TimeQuest Timing Analyzer report for my_vga
Sat Feb 25 14:59:44 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 14. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'uart_rx:uart_rx_inst|po_flag'
 16. Slow 1200mV 85C Model Setup: 'vga_pic:vga_pic_inst|my_flag'
 17. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'uart_rx:uart_rx_inst|po_flag'
 20. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
 22. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 25. Slow 1200mV 85C Model Hold: 'vga_pic:vga_pic_inst|my_flag'
 26. Slow 1200mV 85C Model Recovery: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Removal: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'uart_rx:uart_rx_inst|po_flag'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'vga_pic:vga_pic_inst|my_flag'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Output Enable Times
 41. Minimum Output Enable Times
 42. Output Disable Times
 43. Minimum Output Disable Times
 44. Slow 1200mV 85C Model Metastability Report
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 53. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Slow 1200mV 0C Model Setup: 'uart_rx:uart_rx_inst|po_flag'
 55. Slow 1200mV 0C Model Setup: 'vga_pic:vga_pic_inst|my_flag'
 56. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
 57. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Hold: 'uart_rx:uart_rx_inst|po_flag'
 59. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 62. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
 63. Slow 1200mV 0C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 64. Slow 1200mV 0C Model Hold: 'vga_pic:vga_pic_inst|my_flag'
 65. Slow 1200mV 0C Model Recovery: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Slow 1200mV 0C Model Removal: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'uart_rx:uart_rx_inst|po_flag'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'vga_pic:vga_pic_inst|my_flag'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Output Enable Times
 80. Minimum Output Enable Times
 81. Output Disable Times
 82. Minimum Output Disable Times
 83. Slow 1200mV 0C Model Metastability Report
 84. Fast 1200mV 0C Model Setup Summary
 85. Fast 1200mV 0C Model Hold Summary
 86. Fast 1200mV 0C Model Recovery Summary
 87. Fast 1200mV 0C Model Removal Summary
 88. Fast 1200mV 0C Model Minimum Pulse Width Summary
 89. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
 91. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 92. Fast 1200mV 0C Model Setup: 'uart_rx:uart_rx_inst|po_flag'
 93. Fast 1200mV 0C Model Setup: 'vga_pic:vga_pic_inst|my_flag'
 94. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
 95. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
 96. Fast 1200mV 0C Model Hold: 'uart_rx:uart_rx_inst|po_flag'
 97. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
 98. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
 99. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Hold: 'vga_pic:vga_pic_inst|my_flag'
101. Fast 1200mV 0C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
102. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
103. Fast 1200mV 0C Model Recovery: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
104. Fast 1200mV 0C Model Removal: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'uart_rx:uart_rx_inst|po_flag'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'vga_pic:vga_pic_inst|my_flag'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
113. Setup Times
114. Hold Times
115. Clock to Output Times
116. Minimum Clock to Output Times
117. Output Enable Times
118. Minimum Output Enable Times
119. Output Disable Times
120. Minimum Output Disable Times
121. Fast 1200mV 0C Model Metastability Report
122. Multicorner Timing Analysis Summary
123. Setup Times
124. Hold Times
125. Clock to Output Times
126. Minimum Clock to Output Times
127. Board Trace Model Assignments
128. Input Transition Times
129. Signal Integrity Metrics (Slow 1200mv 0c Model)
130. Signal Integrity Metrics (Slow 1200mv 85c Model)
131. Signal Integrity Metrics (Fast 1200mv 0c Model)
132. Setup Transfers
133. Hold Transfers
134. Recovery Transfers
135. Removal Transfers
136. Report TCCS
137. Report RSKM
138. Unconstrained Paths
139. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; my_vga                                              ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6F17C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz   ; 10.000 ; 20.000 ; 50.00      ; 1         ; 1           ; 180.0 ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] } ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 20.000 ; 50.0 MHz   ; -4.166 ; 5.834  ; 50.00      ; 1         ; 1           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] } ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk }      ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
; uart_rx:uart_rx_inst|po_flag                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { uart_rx:uart_rx_inst|po_flag }                             ;
; vga_pic:vga_pic_inst|my_flag                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { vga_pic:vga_pic_inst|my_flag }                             ;
+----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 66.01 MHz  ; 66.01 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 122.19 MHz ; 122.19 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 127.21 MHz ; 127.21 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 159.49 MHz ; 159.49 MHz      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;      ;
; 327.65 MHz ; 327.65 MHz      ; uart_rx:uart_rx_inst|po_flag                             ;      ;
; 356.0 MHz  ; 356.0 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -8.659 ; -131.191      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -2.997 ; -180.319      ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -2.454 ; -3.006        ;
; uart_rx:uart_rx_inst|po_flag                             ; -2.052 ; -118.240      ;
; vga_pic:vga_pic_inst|my_flag                             ; -0.421 ; -6.723        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.139  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 17.191 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; uart_rx:uart_rx_inst|po_flag                             ; -0.811 ; -39.211       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.202 ; -0.208        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.418  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.441  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.453  ; 0.000         ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.453  ; 0.000         ;
; vga_pic:vga_pic_inst|my_flag                             ; 0.463  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -4.136 ; -166.439      ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.642 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -1.487 ; -151.674      ;
; uart_rx:uart_rx_inst|po_flag                             ; -1.487 ; -99.629       ;
; vga_pic:vga_pic_inst|my_flag                             ; -1.487 ; -95.168       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.719  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.695  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.718  ; 0.000         ;
; sys_clk                                                  ; 9.934  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.697 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+--------+--------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                               ; Launch Clock                 ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -8.659 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 7.173      ;
; -8.630 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 7.144      ;
; -8.603 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.438     ; 7.116      ;
; -8.559 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.438     ; 7.072      ;
; -8.549 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 7.063      ;
; -8.543 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 7.057      ;
; -8.479 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 6.993      ;
; -8.462 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.993      ;
; -8.462 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.993      ;
; -8.461 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.992      ;
; -8.461 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.992      ;
; -8.460 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.991      ;
; -8.458 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.989      ;
; -8.445 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.438     ; 6.958      ;
; -8.433 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.964      ;
; -8.433 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.964      ;
; -8.432 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.963      ;
; -8.432 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.963      ;
; -8.431 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.962      ;
; -8.429 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.960      ;
; -8.427 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.438     ; 6.940      ;
; -8.411 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 6.925      ;
; -8.406 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.936      ;
; -8.406 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.936      ;
; -8.405 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.935      ;
; -8.405 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.935      ;
; -8.404 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.934      ;
; -8.402 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.932      ;
; -8.401 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 6.915      ;
; -8.362 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.892      ;
; -8.362 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.892      ;
; -8.361 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.891      ;
; -8.361 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.891      ;
; -8.360 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.890      ;
; -8.358 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.888      ;
; -8.352 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.883      ;
; -8.352 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.883      ;
; -8.351 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.882      ;
; -8.351 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.882      ;
; -8.350 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.881      ;
; -8.348 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.879      ;
; -8.346 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.877      ;
; -8.346 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.877      ;
; -8.345 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.876      ;
; -8.345 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.876      ;
; -8.344 ; vga_pic:vga_pic_inst|data_2[5] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 6.856      ;
; -8.344 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.875      ;
; -8.342 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.873      ;
; -8.336 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.434     ; 6.853      ;
; -8.293 ; vga_pic:vga_pic_inst|data_3[5] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.438     ; 6.806      ;
; -8.282 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.813      ;
; -8.282 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.813      ;
; -8.281 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.812      ;
; -8.281 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.812      ;
; -8.280 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.811      ;
; -8.278 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.809      ;
; -8.253 ; vga_pic:vga_pic_inst|data_4[3] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.437     ; 6.767      ;
; -8.249 ; vga_pic:vga_pic_inst|data_3[4] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.438     ; 6.762      ;
; -8.248 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.778      ;
; -8.248 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.778      ;
; -8.247 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.777      ;
; -8.247 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.777      ;
; -8.246 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.776      ;
; -8.245 ; vga_pic:vga_pic_inst|data_2[4] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 6.757      ;
; -8.244 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.774      ;
; -8.230 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.760      ;
; -8.230 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.760      ;
; -8.229 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.759      ;
; -8.229 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.759      ;
; -8.228 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.758      ;
; -8.226 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.421     ; 6.756      ;
; -8.214 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.745      ;
; -8.214 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.745      ;
; -8.213 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.744      ;
; -8.213 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.744      ;
; -8.212 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.743      ;
; -8.210 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.741      ;
; -8.204 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.735      ;
; -8.204 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.735      ;
; -8.203 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.734      ;
; -8.203 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.734      ;
; -8.202 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.733      ;
; -8.200 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.420     ; 6.731      ;
; -8.191 ; vga_pic:vga_pic_inst|data_1[2] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.434     ; 6.708      ;
; -8.182 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[10] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.960     ; 7.173      ;
; -8.182 ; vga_pic:vga_pic_inst|data_1[3] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.434     ; 6.699      ;
; -8.180 ; vga_pic:vga_pic_inst|data_3[6] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.438     ; 6.693      ;
; -8.153 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[10] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.960     ; 7.144      ;
; -8.147 ; vga_pic:vga_pic_inst|data_2[5] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.422     ; 6.676      ;
; -8.147 ; vga_pic:vga_pic_inst|data_2[5] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.422     ; 6.676      ;
; -8.146 ; vga_pic:vga_pic_inst|data_2[5] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.422     ; 6.675      ;
; -8.146 ; vga_pic:vga_pic_inst|data_2[5] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.422     ; 6.675      ;
; -8.145 ; vga_pic:vga_pic_inst|data_2[5] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.422     ; 6.674      ;
; -8.143 ; vga_pic:vga_pic_inst|data_2[5] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.422     ; 6.672      ;
; -8.139 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.417     ; 6.673      ;
; -8.139 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.417     ; 6.673      ;
; -8.138 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.417     ; 6.672      ;
; -8.138 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.417     ; 6.672      ;
; -8.137 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.417     ; 6.671      ;
; -8.135 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.417     ; 6.669      ;
+--------+--------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                       ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.997 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.083     ; 3.915      ;
; -2.963 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.083     ; 3.881      ;
; -2.935 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.083     ; 3.853      ;
; -2.928 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.083     ; 3.846      ;
; -2.899 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.819      ;
; -2.855 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.775      ;
; -2.839 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.084     ; 3.756      ;
; -2.838 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.084     ; 3.755      ;
; -2.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.714      ;
; -2.793 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.713      ;
; -2.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.692      ;
; -2.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.676      ;
; -2.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.668      ;
; -2.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.668      ;
; -2.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.668      ;
; -2.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.668      ;
; -2.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.665      ;
; -2.735 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.655      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.722 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.642      ;
; -2.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.084     ; 3.626      ;
; -2.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.084     ; 3.625      ;
; -2.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.079     ; 3.626      ;
; -2.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.079     ; 3.626      ;
; -2.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.079     ; 3.626      ;
; -2.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.079     ; 3.626      ;
; -2.657 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.577      ;
; -2.656 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.576      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.567      ;
; -2.635 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.120     ; 3.016      ;
; -2.630 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.120     ; 3.011      ;
; -2.619 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.538      ;
; -2.619 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.538      ;
; -2.619 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.538      ;
; -2.619 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.082     ; 3.538      ;
; -2.605 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.083     ; 3.523      ;
; -2.567 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.079     ; 3.489      ;
; -2.567 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.079     ; 3.489      ;
; -2.567 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.079     ; 3.489      ;
; -2.567 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.079     ; 3.489      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.530 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.450      ;
; -2.518 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.084     ; 3.435      ;
; -2.517 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.084     ; 3.434      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.431      ;
; -2.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.427      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.426      ;
; -2.494 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.083     ; 3.412      ;
; -2.494 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.414      ;
; -2.493 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.413      ;
; -2.493 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.081     ; 3.413      ;
; -2.489 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.083     ; 3.407      ;
; -2.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.605     ; 2.349      ;
; -2.441 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.083     ; 3.359      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.952     ; 1.453      ;
; -0.413 ; uart_rx:uart_rx_inst|po_flag                                                                                                                   ; vga_pic:vga_pic_inst|my_flag                                                                                                                     ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.033     ; 1.092      ;
; -0.139 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.033     ; 0.818      ;
; 0.170  ; uart_rx:uart_rx_inst|po_flag                                                                                                                   ; vga_pic:vga_pic_inst|my_flag                                                                                                                     ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.033     ; 1.009      ;
; 0.321  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.033     ; 0.858      ;
; 5.599  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.196     ; 4.206      ;
; 6.219  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.618      ;
; 6.226  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 3.611      ;
; 6.396  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.408      ;
; 6.553  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 3.251      ;
; 6.654  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.158      ;
; 6.668  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 3.144      ;
; 6.689  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 3.141      ;
; 6.896  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 2.916      ;
; 6.932  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 2.872      ;
; 7.198  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.634      ;
; 7.198  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.634      ;
; 7.198  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.634      ;
; 7.198  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.634      ;
; 7.217  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.615      ;
; 7.217  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.615      ;
; 7.217  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.615      ;
; 7.217  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.615      ;
; 7.232  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 2.580      ;
; 7.394  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.438      ;
; 7.404  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.169     ; 2.428      ;
; 7.811  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.171     ; 2.019      ;
; 8.164  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 1.638      ;
; 11.816 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 8.572      ;
; 11.862 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 7.545      ;
; 11.887 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 8.501      ;
; 12.076 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 8.312      ;
; 12.117 ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 7.290      ;
; 12.144 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 7.776      ;
; 12.178 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 8.210      ;
; 12.188 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 7.219      ;
; 12.444 ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.963      ;
; 12.512 ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 7.427      ;
; 12.556 ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.851      ;
; 12.576 ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 7.363      ;
; 12.778 ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 7.161      ;
; 12.780 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 7.608      ;
; 12.793 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.614      ;
; 12.817 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 7.571      ;
; 12.839 ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.568      ;
; 12.878 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[22]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.407      ; 7.530      ;
; 12.905 ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 7.034      ;
; 12.932 ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 7.007      ;
; 12.933 ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.530     ; 6.538      ;
; 12.935 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[25]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.407      ; 7.473      ;
; 13.028 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 6.457      ;
; 13.047 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 6.438      ;
; 13.068 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[38]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.409      ; 7.342      ;
; 13.086 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[13]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.409      ; 7.324      ;
; 13.088 ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.832      ;
; 13.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[23]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.407      ; 7.315      ;
; 13.119 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.288      ;
; 13.158 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[30]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.407      ; 7.250      ;
; 13.165 ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.242      ;
; 13.178 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.229      ;
; 13.196 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 6.703      ;
; 13.212 ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 6.729      ;
; 13.217 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 6.682      ;
; 13.225 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[22]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.182      ;
; 13.260 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 6.225      ;
; 13.265 ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.655      ;
; 13.275 ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.645      ;
; 13.279 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 6.206      ;
; 13.300 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 6.185      ;
; 13.300 ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.107      ;
; 13.301 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[29]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.407      ; 7.107      ;
; 13.301 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[33]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.388      ; 7.088      ;
; 13.314 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.606      ;
; 13.319 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 6.166      ;
; 13.329 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.407      ; 7.079      ;
; 13.352 ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 6.588      ;
; 13.360 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.627     ; 6.014      ;
; 13.365 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.042      ;
; 13.373 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[31]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.407      ; 7.035      ;
; 13.383 ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.024      ;
; 13.392 ; data_ctrl:data_ctrl_inst|wr_sec_addr[18]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.528      ;
; 13.392 ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 6.015      ;
; 13.403 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.405      ;
; 13.408 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.400      ;
; 13.410 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.193     ; 6.398      ;
; 13.416 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 6.483      ;
; 13.461 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 6.024      ;
; 13.480 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 6.419      ;
; 13.480 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.516     ; 6.005      ;
; 13.487 ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 5.920      ;
; 13.491 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[27]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.408      ; 6.918      ;
; 13.504 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.594     ; 5.903      ;
; 13.505 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[14]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.406      ; 6.902      ;
; 13.507 ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 6.392      ;
; 13.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[15]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.406      ; 6.894      ;
; 13.521 ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.081     ; 6.399      ;
; 13.522 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 6.377      ;
; 13.524 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.613     ; 5.864      ;
; 13.534 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.411      ; 6.878      ;
; 13.543 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[24]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.408      ; 6.866      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'uart_rx:uart_rx_inst|po_flag'                                                                                                                  ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -2.052 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.966      ;
; -2.052 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.966      ;
; -2.052 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.966      ;
; -2.052 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.966      ;
; -2.052 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.966      ;
; -2.052 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.966      ;
; -2.052 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.966      ;
; -2.052 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.966      ;
; -2.030 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.944      ;
; -2.030 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.944      ;
; -2.030 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.944      ;
; -2.030 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.944      ;
; -2.030 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.944      ;
; -2.030 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.944      ;
; -2.030 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.944      ;
; -2.030 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.944      ;
; -2.019 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.941      ;
; -2.019 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.941      ;
; -2.019 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.941      ;
; -1.990 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.910      ;
; -1.990 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.910      ;
; -1.990 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.910      ;
; -1.990 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.910      ;
; -1.990 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.910      ;
; -1.951 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.867      ;
; -1.951 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.867      ;
; -1.890 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.808      ;
; -1.890 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.808      ;
; -1.890 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.808      ;
; -1.890 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.808      ;
; -1.890 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.808      ;
; -1.890 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.808      ;
; -1.890 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.808      ;
; -1.890 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.808      ;
; -1.842 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.759      ;
; -1.842 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.759      ;
; -1.842 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.759      ;
; -1.842 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.759      ;
; -1.842 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.759      ;
; -1.842 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.759      ;
; -1.842 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.759      ;
; -1.842 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.759      ;
; -1.836 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.754      ;
; -1.836 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.754      ;
; -1.836 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.754      ;
; -1.836 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.754      ;
; -1.830 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.744      ;
; -1.830 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.744      ;
; -1.830 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.744      ;
; -1.830 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.744      ;
; -1.830 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.744      ;
; -1.830 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.744      ;
; -1.830 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.744      ;
; -1.830 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.087     ; 2.744      ;
; -1.829 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.745      ;
; -1.829 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.745      ;
; -1.829 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.745      ;
; -1.829 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.745      ;
; -1.816 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.738      ;
; -1.816 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.738      ;
; -1.816 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.738      ;
; -1.816 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.738      ;
; -1.816 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.738      ;
; -1.816 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.738      ;
; -1.777 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.693      ;
; -1.777 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.693      ;
; -1.757 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.679      ;
; -1.757 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.679      ;
; -1.757 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.079     ; 2.679      ;
; -1.754 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.671      ;
; -1.754 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.671      ;
; -1.754 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.671      ;
; -1.754 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.671      ;
; -1.754 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.671      ;
; -1.754 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.671      ;
; -1.754 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.671      ;
; -1.754 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.671      ;
; -1.746 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.664      ;
; -1.746 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.664      ;
; -1.746 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.664      ;
; -1.746 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.083     ; 2.664      ;
; -1.742 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.658      ;
; -1.742 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.658      ;
; -1.742 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.658      ;
; -1.742 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.658      ;
; -1.741 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.658      ;
; -1.741 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.658      ;
; -1.741 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.658      ;
; -1.741 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.658      ;
; -1.741 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.658      ;
; -1.741 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.658      ;
; -1.741 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.658      ;
; -1.741 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.084     ; 2.658      ;
; -1.728 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.648      ;
; -1.728 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.648      ;
; -1.728 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.648      ;
; -1.728 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.648      ;
; -1.728 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.081     ; 2.648      ;
; -1.722 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_7[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.638      ;
; -1.722 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_7[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.085     ; 2.638      ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vga_pic:vga_pic_inst|my_flag'                                                                                                                      ;
+--------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.421 ; vga_pic:vga_pic_inst|temp_8[2] ; vga_pic:vga_pic_inst|data_4[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.283      ;
; -0.394 ; vga_pic:vga_pic_inst|temp_8[3] ; vga_pic:vga_pic_inst|data_4[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.256      ;
; -0.389 ; vga_pic:vga_pic_inst|temp_8[5] ; vga_pic:vga_pic_inst|data_4[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.251      ;
; -0.387 ; vga_pic:vga_pic_inst|temp_8[6] ; vga_pic:vga_pic_inst|data_4[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.249      ;
; -0.386 ; vga_pic:vga_pic_inst|temp_8[7] ; vga_pic:vga_pic_inst|data_4[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.248      ;
; -0.232 ; vga_pic:vga_pic_inst|temp_5[1] ; vga_pic:vga_pic_inst|data_3[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.094      ;
; -0.232 ; vga_pic:vga_pic_inst|temp_6[6] ; vga_pic:vga_pic_inst|data_3[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.094      ;
; -0.232 ; vga_pic:vga_pic_inst|temp_3[7] ; vga_pic:vga_pic_inst|data_2[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.094      ;
; -0.232 ; vga_pic:vga_pic_inst|temp_8[0] ; vga_pic:vga_pic_inst|data_4[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.094      ;
; -0.231 ; vga_pic:vga_pic_inst|temp_6[0] ; vga_pic:vga_pic_inst|data_3[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.093      ;
; -0.231 ; vga_pic:vga_pic_inst|temp_3[6] ; vga_pic:vga_pic_inst|data_2[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.093      ;
; -0.231 ; vga_pic:vga_pic_inst|temp_4[2] ; vga_pic:vga_pic_inst|data_2[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 1.092      ;
; -0.231 ; vga_pic:vga_pic_inst|temp_8[1] ; vga_pic:vga_pic_inst|data_4[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.093      ;
; -0.230 ; vga_pic:vga_pic_inst|temp_2[7] ; vga_pic:vga_pic_inst|data_1[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.092      ;
; -0.230 ; vga_pic:vga_pic_inst|temp_2[6] ; vga_pic:vga_pic_inst|data_1[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.092      ;
; -0.230 ; vga_pic:vga_pic_inst|temp_6[4] ; vga_pic:vga_pic_inst|data_3[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.092      ;
; -0.229 ; vga_pic:vga_pic_inst|temp_5[5] ; vga_pic:vga_pic_inst|data_3[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.091      ;
; -0.229 ; vga_pic:vga_pic_inst|temp_3[0] ; vga_pic:vga_pic_inst|data_2[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.091      ;
; -0.229 ; vga_pic:vga_pic_inst|temp_8[4] ; vga_pic:vga_pic_inst|data_4[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.091      ;
; -0.228 ; vga_pic:vga_pic_inst|temp_5[7] ; vga_pic:vga_pic_inst|data_3[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.090      ;
; -0.228 ; vga_pic:vga_pic_inst|temp_2[0] ; vga_pic:vga_pic_inst|data_1[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 1.090      ;
; -0.228 ; vga_pic:vga_pic_inst|temp_4[3] ; vga_pic:vga_pic_inst|data_2[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 1.089      ;
; -0.022 ; vga_pic:vga_pic_inst|temp_1[6] ; vga_pic:vga_pic_inst|data_1[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.883      ;
; -0.022 ; vga_pic:vga_pic_inst|temp_1[5] ; vga_pic:vga_pic_inst|data_1[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.883      ;
; -0.022 ; vga_pic:vga_pic_inst|temp_1[0] ; vga_pic:vga_pic_inst|data_1[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.883      ;
; -0.022 ; vga_pic:vga_pic_inst|temp_4[1] ; vga_pic:vga_pic_inst|data_2[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.883      ;
; -0.022 ; vga_pic:vga_pic_inst|temp_7[1] ; vga_pic:vga_pic_inst|data_4[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.884      ;
; -0.022 ; vga_pic:vga_pic_inst|temp_7[0] ; vga_pic:vga_pic_inst|data_4[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.884      ;
; -0.021 ; vga_pic:vga_pic_inst|temp_1[3] ; vga_pic:vga_pic_inst|data_1[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.882      ;
; -0.021 ; vga_pic:vga_pic_inst|temp_1[2] ; vga_pic:vga_pic_inst|data_1[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.882      ;
; -0.021 ; vga_pic:vga_pic_inst|temp_5[0] ; vga_pic:vga_pic_inst|data_3[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.883      ;
; -0.021 ; vga_pic:vga_pic_inst|temp_2[1] ; vga_pic:vga_pic_inst|data_1[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.883      ;
; -0.021 ; vga_pic:vga_pic_inst|temp_7[2] ; vga_pic:vga_pic_inst|data_4[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.883      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_1[4] ; vga_pic:vga_pic_inst|data_1[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.881      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_5[3] ; vga_pic:vga_pic_inst|data_3[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.882      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_1[1] ; vga_pic:vga_pic_inst|data_1[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.881      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_6[7] ; vga_pic:vga_pic_inst|data_3[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.882      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_2[3] ; vga_pic:vga_pic_inst|data_1[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.882      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_6[2] ; vga_pic:vga_pic_inst|data_3[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.882      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_7[6] ; vga_pic:vga_pic_inst|data_4[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.882      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_3[5] ; vga_pic:vga_pic_inst|data_2[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.882      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_3[3] ; vga_pic:vga_pic_inst|data_2[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.882      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_4[7] ; vga_pic:vga_pic_inst|data_2[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.881      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_4[6] ; vga_pic:vga_pic_inst|data_2[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.881      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_4[5] ; vga_pic:vga_pic_inst|data_2[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.881      ;
; -0.020 ; vga_pic:vga_pic_inst|temp_4[0] ; vga_pic:vga_pic_inst|data_2[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_5[6] ; vga_pic:vga_pic_inst|data_3[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_5[4] ; vga_pic:vga_pic_inst|data_3[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_5[2] ; vga_pic:vga_pic_inst|data_3[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_2[5] ; vga_pic:vga_pic_inst|data_1[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_6[5] ; vga_pic:vga_pic_inst|data_3[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_2[4] ; vga_pic:vga_pic_inst|data_1[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_6[1] ; vga_pic:vga_pic_inst|data_3[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_7[7] ; vga_pic:vga_pic_inst|data_4[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_7[4] ; vga_pic:vga_pic_inst|data_4[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_3[4] ; vga_pic:vga_pic_inst|data_2[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_7[3] ; vga_pic:vga_pic_inst|data_4[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_3[2] ; vga_pic:vga_pic_inst|data_2[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.881      ;
; -0.019 ; vga_pic:vga_pic_inst|temp_4[4] ; vga_pic:vga_pic_inst|data_2[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.880      ;
; -0.018 ; vga_pic:vga_pic_inst|temp_1[7] ; vga_pic:vga_pic_inst|data_1[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.140     ; 0.879      ;
; -0.018 ; vga_pic:vga_pic_inst|temp_6[3] ; vga_pic:vga_pic_inst|data_3[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.880      ;
; -0.018 ; vga_pic:vga_pic_inst|temp_2[2] ; vga_pic:vga_pic_inst|data_1[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.880      ;
; -0.018 ; vga_pic:vga_pic_inst|temp_3[1] ; vga_pic:vga_pic_inst|data_2[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.880      ;
; -0.017 ; vga_pic:vga_pic_inst|temp_7[5] ; vga_pic:vga_pic_inst|data_4[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.139     ; 0.879      ;
+--------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.139 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.770      ;
; 2.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.763      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.170 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.750      ;
; 2.217 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.228 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.692      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.240 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.680      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.311 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.609      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.578      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.571      ;
; 2.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.471      ;
; 2.438 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.471      ;
; 2.450 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.086     ; 7.465      ;
; 2.457 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.086     ; 7.458      ;
; 2.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.059     ; 7.476      ;
; 2.469 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.440      ;
; 2.475 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.059     ; 7.467      ;
; 2.483 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.059     ; 7.459      ;
; 2.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.059     ; 7.452      ;
; 2.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.086     ; 7.387      ;
; 2.535 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.374      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.536 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.384      ;
; 2.542 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.367      ;
; 2.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.059     ; 7.358      ;
; 2.611 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.298      ;
; 2.613 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.296      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.058     ; 7.263      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.058     ; 7.254      ;
; 2.693 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.086     ; 7.222      ;
; 2.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.058     ; 7.246      ;
; 2.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.077     ; 7.227      ;
; 2.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.086     ; 7.215      ;
; 2.704 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.058     ; 7.239      ;
; 2.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.059     ; 7.230      ;
; 2.733 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.092     ; 7.176      ;
; 2.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.171      ;
; 2.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.171      ;
; 2.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.081     ; 7.171      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 17.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.729      ;
; 17.239 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.681      ;
; 17.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.587      ;
; 17.500 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.420      ;
; 17.507 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.413      ;
; 17.508 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.412      ;
; 17.556 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.364      ;
; 17.567 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.353      ;
; 17.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.213      ;
; 17.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.206      ;
; 17.715 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.205      ;
; 17.796 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.124      ;
; 17.819 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.101      ;
; 17.849 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.071      ;
; 17.889 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.031      ;
; 17.896 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.024      ;
; 17.897 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.023      ;
; 17.911 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 2.009      ;
; 17.938 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.982      ;
; 17.964 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.956      ;
; 17.965 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.955      ;
; 17.994 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.926      ;
; 18.043 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.877      ;
; 18.043 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.877      ;
; 18.043 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.877      ;
; 18.043 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.877      ;
; 18.043 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.877      ;
; 18.043 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.877      ;
; 18.057 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.863      ;
; 18.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.858      ;
; 18.083 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.837      ;
; 18.088 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.832      ;
; 18.444 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.476      ;
; 18.455 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.465      ;
; 18.576 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.344      ;
; 18.587 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.333      ;
; 18.620 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.300      ;
; 18.636 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.284      ;
; 18.641 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.279      ;
; 18.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.273      ;
; 18.649 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.271      ;
; 18.664 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 1.256      ;
; 19.062 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 0.858      ;
; 19.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 0.822      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'uart_rx:uart_rx_inst|po_flag'                                                                                                                                                   ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                        ; Launch Clock                                             ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.811 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_1[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.452      ; 1.923      ;
; -0.727 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_5[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.451      ; 2.006      ;
; -0.711 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_2[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.445      ; 2.016      ;
; -0.708 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_8[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.450      ; 2.024      ;
; -0.702 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_2[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.445      ; 2.025      ;
; -0.687 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_1[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.452      ; 2.047      ;
; -0.686 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_2[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.447      ; 2.043      ;
; -0.683 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_7[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.453      ; 2.052      ;
; -0.679 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_7[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.458      ; 2.061      ;
; -0.677 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_4[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.450      ; 2.055      ;
; -0.664 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_6[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.067      ;
; -0.658 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_8[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.072      ;
; -0.655 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_2[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.445      ; 2.072      ;
; -0.653 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_7[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.453      ; 2.082      ;
; -0.652 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_1[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.459      ; 2.089      ;
; -0.649 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_2[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.445      ; 2.078      ;
; -0.647 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_4[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.083      ;
; -0.646 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_7[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.453      ; 2.089      ;
; -0.645 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_4[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.455      ; 2.092      ;
; -0.639 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_8[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.453      ; 2.096      ;
; -0.638 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_2[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.445      ; 2.089      ;
; -0.637 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_5[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.454      ; 2.099      ;
; -0.637 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_6[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.454      ; 2.099      ;
; -0.633 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_8[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.097      ;
; -0.631 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_3[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.099      ;
; -0.630 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_1[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.457      ; 2.109      ;
; -0.628 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_7[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.458      ; 2.112      ;
; -0.624 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_8[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.106      ;
; -0.624 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_3[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.106      ;
; -0.622 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_5[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.109      ;
; -0.622 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_6[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.109      ;
; -0.618 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_4[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.453      ; 2.117      ;
; -0.612 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_4[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.450      ; 2.120      ;
; -0.612 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_3[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.453      ; 2.123      ;
; -0.608 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_6[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.123      ;
; -0.603 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_7[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.447      ; 2.126      ;
; -0.599 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_1[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.456      ; 2.139      ;
; -0.599 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_7[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.455      ; 2.138      ;
; -0.595 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_8[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.453      ; 2.140      ;
; -0.593 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_8[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.137      ;
; -0.591 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_2[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.450      ; 2.141      ;
; -0.588 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_4[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.450      ; 2.144      ;
; -0.585 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_7[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.447      ; 2.144      ;
; -0.584 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_3[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.146      ;
; -0.583 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_5[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.454      ; 2.153      ;
; -0.578 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_5[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.153      ;
; -0.577 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_3[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.450      ; 2.155      ;
; -0.572 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_6[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.159      ;
; -0.561 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_1[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.452      ; 2.173      ;
; -0.555 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_3[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.175      ;
; -0.554 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_1[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.454      ; 2.182      ;
; -0.553 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_6[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.454      ; 2.183      ;
; -0.549 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_2[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.450      ; 2.183      ;
; -0.549 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_4[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.181      ;
; -0.548 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_5[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.183      ;
; -0.541 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_1[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.452      ; 2.193      ;
; -0.539 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_3[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.453      ; 2.196      ;
; -0.537 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_4[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.450      ; 2.195      ;
; -0.529 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_5[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.202      ;
; -0.529 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_5[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.202      ;
; -0.528 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_3[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.202      ;
; -0.527 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_8[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.448      ; 2.203      ;
; -0.512 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_6[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.449      ; 2.219      ;
; -0.498 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_6[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.451      ; 2.235      ;
; 0.454  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|cnt[1]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 0.746      ;
; 0.466  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[0]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 0.758      ;
; 0.565  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[1]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 0.857      ;
; 0.570  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 0.862      ;
; 0.818  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 1.110      ;
; 1.880  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.169      ;
; 1.880  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.169      ;
; 1.880  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.169      ;
; 1.880  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.169      ;
; 1.880  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.169      ;
; 1.880  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.169      ;
; 1.880  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.169      ;
; 1.880  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.169      ;
; 2.080  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.076      ; 2.368      ;
; 2.080  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.076      ; 2.368      ;
; 2.080  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.076      ; 2.368      ;
; 2.080  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.076      ; 2.368      ;
; 2.080  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.076      ; 2.368      ;
; 2.080  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.076      ; 2.368      ;
; 2.080  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.076      ; 2.368      ;
; 2.080  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.076      ; 2.368      ;
; 2.097  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.081      ; 2.390      ;
; 2.097  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.081      ; 2.390      ;
; 2.097  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.081      ; 2.390      ;
; 2.097  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.081      ; 2.390      ;
; 2.097  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.081      ; 2.390      ;
; 2.097  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.081      ; 2.390      ;
; 2.111  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 2.403      ;
; 2.111  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 2.403      ;
; 2.111  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 2.403      ;
; 2.111  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 2.403      ;
; 2.111  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.080      ; 2.403      ;
; 2.117  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.406      ;
; 2.117  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.406      ;
; 2.117  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.077      ; 2.406      ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.202 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 0.764      ;
; -0.006 ; uart_rx:uart_rx_inst|po_flag                                                                                                                                           ; vga_pic:vga_pic_inst|my_flag                                                                                                                                                        ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.393      ; 0.960      ;
; 0.280  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.393      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.452  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                                                    ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                                                     ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; uart_rx:uart_rx_inst|work_en                                                                                                                                           ; uart_rx:uart_rx_inst|work_en                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465  ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                        ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.778      ;
; 0.496  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]                                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.790      ;
; 0.497  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                  ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.810      ;
; 0.505  ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                    ; data_ctrl:data_ctrl_inst|wr_busy_d1                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.818      ;
; 0.511  ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                        ; uart_rx:uart_rx_inst|po_data[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.803      ;
; 0.511  ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.803      ;
; 0.526  ; uart_rx:uart_rx_inst|bit_flag                                                                                                                                          ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527  ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528  ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.533  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.826      ;
; 0.536  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.829      ;
; 0.541  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.834      ;
; 0.550  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.199      ;
; 0.556  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.849      ;
; 0.556  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.849      ;
; 0.558  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.851      ;
; 0.559  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.208      ;
; 0.559  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.208      ;
; 0.564  ; uart_rx:uart_rx_inst|po_flag                                                                                                                                           ; vga_pic:vga_pic_inst|my_flag                                                                                                                                                        ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.393      ; 1.030      ;
; 0.583  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.232      ;
; 0.586  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.235      ;
; 0.593  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.242      ;
; 0.600  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.894      ;
; 0.601  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.895      ;
; 0.607  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.901      ;
; 0.622  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.916      ;
; 0.626  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.919      ;
; 0.629  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 1.278      ;
; 0.643  ; key_filter:key_filter_inst|cnt_20ms[1]                                                                                                                                 ; key_filter:key_filter_inst|key_flag                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.649  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.649  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.650  ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[17]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.650  ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[16]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.650  ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.651  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.944      ;
; 0.668  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.962      ;
; 0.686  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.999      ;
; 0.688  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.981      ;
; 0.691  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.984      ;
; 0.692  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.985      ;
; 0.693  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.986      ;
; 0.702  ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                           ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.619      ; 1.533      ;
; 0.709  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.002      ;
; 0.710  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.003      ;
; 0.711  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.004      ;
; 0.712  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[1]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.005      ;
; 0.713  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.006      ;
; 0.716  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.009      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.480      ; 1.152      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.481      ; 1.166      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.457 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.480      ; 1.191      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.473      ; 1.193      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.480      ; 1.204      ;
; 0.475 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.480      ; 1.209      ;
; 0.487 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.473      ; 1.214      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.785      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.789      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.795      ;
; 0.503 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.480      ; 1.239      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.802      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.473      ; 1.241      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.809      ;
; 0.523 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.816      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.829      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.830      ;
; 0.539 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.833      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.843      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.843      ;
; 0.553 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.202      ;
; 0.556 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.205      ;
; 0.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.850      ;
; 0.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.401      ; 1.222      ;
; 0.574 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.401      ; 1.229      ;
; 0.584 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.877      ;
; 0.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.482      ; 1.340      ;
; 0.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.260      ;
; 0.612 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.401      ; 1.267      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.483      ; 1.352      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.395      ; 1.271      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.917      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.919      ;
; 0.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.929      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.933      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.935      ;
; 0.648 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.942      ;
; 0.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.967      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.968      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.976      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.977      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.977      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.977      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.981      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.989      ;
; 0.699 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.991      ;
; 0.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.993      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.003      ;
; 0.713 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.005      ;
; 0.714 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.007      ;
; 0.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.013      ;
; 0.722 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.016      ;
; 0.726 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 1.022      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.024      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.028      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.486      ; 1.479      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.034      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.036      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.042      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.441 ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.168      ;
; 0.450 ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.176      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|y_flag                                                                                                                                            ; vga_pic:vga_pic_inst|y_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_pic:vga_pic_inst|x_flag                                                                                                                                            ; vga_pic:vga_pic_inst|x_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.192      ;
; 0.472 ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.198      ;
; 0.478 ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.204      ;
; 0.482 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a12~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.196      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.486 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.213      ;
; 0.489 ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.216      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.224      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.236      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.513 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.239      ;
; 0.520 ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.247      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.241      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.241      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.538 ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.264      ;
; 0.542 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.554 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.270      ;
; 0.556 ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.285      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.665 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.671 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.964      ;
; 0.699 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.701 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.726 ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|y_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.760 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.493      ;
; 0.767 ; vga_pic:vga_pic_inst|y_move[7]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[7]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.061      ;
; 0.768 ; vga_pic:vga_pic_inst|y_move[5]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[5]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.768 ; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; vga_pic:vga_pic_inst|y_move[9]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[9]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.771 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.773 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
; 0.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.513      ;
; 0.782 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.786 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.791 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a12~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.505      ;
; 0.792 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.085      ;
; 0.793 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.531      ;
; 0.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.517      ;
; 0.804 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a2~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.533      ;
; 0.806 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.538      ;
; 0.810 ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.539      ;
; 0.817 ; vga_pic:vga_pic_inst|x_move[0]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[0]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.111      ;
; 0.819 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 1.535      ;
; 0.824 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.553      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.760 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.862 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.155      ;
; 0.896 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.189      ;
; 0.897 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.190      ;
; 0.916 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.209      ;
; 1.039 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.332      ;
; 1.040 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.333      ;
; 1.059 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.352      ;
; 1.100 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.102 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.395      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.233 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.526      ;
; 1.240 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.249 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.542      ;
; 1.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.550      ;
; 1.371 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.664      ;
; 1.387 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.681      ;
; 1.543 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.836      ;
; 1.565 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.858      ;
; 1.565 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.858      ;
; 1.624 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.917      ;
; 1.624 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.917      ;
; 1.624 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.917      ;
; 1.624 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.917      ;
; 1.624 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.917      ;
; 1.684 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.977      ;
; 1.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.999      ;
; 1.750 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.043      ;
; 1.844 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.137      ;
; 1.866 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.159      ;
; 1.866 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.159      ;
; 1.904 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.197      ;
; 1.924 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 2.217      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.795      ;
; 0.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.798      ;
; 0.509 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.800      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.803      ;
; 0.511 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.803      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.935      ;
; 0.682 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.974      ;
; 0.688 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.980      ;
; 0.692 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.984      ;
; 0.699 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.990      ;
; 0.700 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 0.992      ;
; 0.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 0.994      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.000      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.002      ;
; 0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.005      ;
; 0.726 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.017      ;
; 0.726 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.017      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.039      ;
; 0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.041      ;
; 0.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.048      ;
; 0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.050      ;
; 0.761 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.059      ;
; 0.770 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.063      ;
; 0.772 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.065      ;
; 0.786 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.079      ;
; 0.796 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.088      ;
; 0.832 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.125      ;
; 0.857 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.150      ;
; 0.880 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.171      ;
; 0.889 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.182      ;
; 0.899 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.190      ;
; 0.908 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.200      ;
; 0.911 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.203      ;
; 0.919 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.211      ;
; 0.934 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.079      ; 1.225      ;
; 0.937 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.230      ;
; 0.938 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.230      ;
; 0.999 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.083      ; 1.294      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.320      ;
; 1.054 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.347      ;
; 1.060 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.352      ;
; 1.098 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.390      ;
; 1.101 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.393      ;
; 1.107 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.080      ; 1.402      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.081      ; 1.410      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vga_pic:vga_pic_inst|my_flag'                                                                                                                      ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.463 ; vga_pic:vga_pic_inst|temp_1[7] ; vga_pic:vga_pic_inst|data_1[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.793      ;
; 0.463 ; vga_pic:vga_pic_inst|temp_4[4] ; vga_pic:vga_pic_inst|data_2[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.793      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_1[4] ; vga_pic:vga_pic_inst|data_1[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_1[1] ; vga_pic:vga_pic_inst|data_1[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_2[2] ; vga_pic:vga_pic_inst|data_1[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.793      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_7[5] ; vga_pic:vga_pic_inst|data_4[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.793      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_3[4] ; vga_pic:vga_pic_inst|data_2[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_3[2] ; vga_pic:vga_pic_inst|data_2[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_3[1] ; vga_pic:vga_pic_inst|data_2[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_4[7] ; vga_pic:vga_pic_inst|data_2[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_4[6] ; vga_pic:vga_pic_inst|data_2[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_4[5] ; vga_pic:vga_pic_inst|data_2[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.464 ; vga_pic:vga_pic_inst|temp_4[0] ; vga_pic:vga_pic_inst|data_2[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_5[6] ; vga_pic:vga_pic_inst|data_3[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_1[5] ; vga_pic:vga_pic_inst|data_1[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.795      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_5[4] ; vga_pic:vga_pic_inst|data_3[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_1[3] ; vga_pic:vga_pic_inst|data_1[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.795      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_1[2] ; vga_pic:vga_pic_inst|data_1[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.795      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_5[2] ; vga_pic:vga_pic_inst|data_3[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_2[5] ; vga_pic:vga_pic_inst|data_1[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_6[5] ; vga_pic:vga_pic_inst|data_3[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_2[4] ; vga_pic:vga_pic_inst|data_1[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_6[3] ; vga_pic:vga_pic_inst|data_3[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_6[1] ; vga_pic:vga_pic_inst|data_3[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_7[7] ; vga_pic:vga_pic_inst|data_4[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_3[5] ; vga_pic:vga_pic_inst|data_2[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.795      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_7[4] ; vga_pic:vga_pic_inst|data_4[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_3[3] ; vga_pic:vga_pic_inst|data_2[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.795      ;
; 0.465 ; vga_pic:vga_pic_inst|temp_7[3] ; vga_pic:vga_pic_inst|data_4[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.794      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_1[6] ; vga_pic:vga_pic_inst|data_1[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.796      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_5[3] ; vga_pic:vga_pic_inst|data_3[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.795      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_1[0] ; vga_pic:vga_pic_inst|data_1[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.796      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_6[7] ; vga_pic:vga_pic_inst|data_3[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.795      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_2[3] ; vga_pic:vga_pic_inst|data_1[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.795      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_6[2] ; vga_pic:vga_pic_inst|data_3[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.795      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_2[1] ; vga_pic:vga_pic_inst|data_1[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.795      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_7[6] ; vga_pic:vga_pic_inst|data_4[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.795      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_7[2] ; vga_pic:vga_pic_inst|data_4[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.795      ;
; 0.466 ; vga_pic:vga_pic_inst|temp_4[1] ; vga_pic:vga_pic_inst|data_2[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.796      ;
; 0.467 ; vga_pic:vga_pic_inst|temp_5[0] ; vga_pic:vga_pic_inst|data_3[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.796      ;
; 0.468 ; vga_pic:vga_pic_inst|temp_7[1] ; vga_pic:vga_pic_inst|data_4[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.797      ;
; 0.468 ; vga_pic:vga_pic_inst|temp_7[0] ; vga_pic:vga_pic_inst|data_4[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.797      ;
; 0.661 ; vga_pic:vga_pic_inst|temp_4[3] ; vga_pic:vga_pic_inst|data_2[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.991      ;
; 0.662 ; vga_pic:vga_pic_inst|temp_2[0] ; vga_pic:vga_pic_inst|data_1[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.991      ;
; 0.662 ; vga_pic:vga_pic_inst|temp_3[0] ; vga_pic:vga_pic_inst|data_2[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.992      ;
; 0.663 ; vga_pic:vga_pic_inst|temp_5[7] ; vga_pic:vga_pic_inst|data_3[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.992      ;
; 0.663 ; vga_pic:vga_pic_inst|temp_5[5] ; vga_pic:vga_pic_inst|data_3[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.992      ;
; 0.663 ; vga_pic:vga_pic_inst|temp_4[2] ; vga_pic:vga_pic_inst|data_2[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.993      ;
; 0.663 ; vga_pic:vga_pic_inst|temp_8[4] ; vga_pic:vga_pic_inst|data_4[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.992      ;
; 0.664 ; vga_pic:vga_pic_inst|temp_2[7] ; vga_pic:vga_pic_inst|data_1[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.993      ;
; 0.664 ; vga_pic:vga_pic_inst|temp_2[6] ; vga_pic:vga_pic_inst|data_1[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.993      ;
; 0.664 ; vga_pic:vga_pic_inst|temp_6[4] ; vga_pic:vga_pic_inst|data_3[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.993      ;
; 0.664 ; vga_pic:vga_pic_inst|temp_6[0] ; vga_pic:vga_pic_inst|data_3[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.993      ;
; 0.664 ; vga_pic:vga_pic_inst|temp_3[7] ; vga_pic:vga_pic_inst|data_2[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.994      ;
; 0.664 ; vga_pic:vga_pic_inst|temp_3[6] ; vga_pic:vga_pic_inst|data_2[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.098      ; 0.994      ;
; 0.664 ; vga_pic:vga_pic_inst|temp_8[1] ; vga_pic:vga_pic_inst|data_4[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.993      ;
; 0.665 ; vga_pic:vga_pic_inst|temp_8[0] ; vga_pic:vga_pic_inst|data_4[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.994      ;
; 0.666 ; vga_pic:vga_pic_inst|temp_5[1] ; vga_pic:vga_pic_inst|data_3[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.995      ;
; 0.666 ; vga_pic:vga_pic_inst|temp_6[6] ; vga_pic:vga_pic_inst|data_3[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 0.995      ;
; 0.866 ; vga_pic:vga_pic_inst|temp_8[7] ; vga_pic:vga_pic_inst|data_4[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 1.195      ;
; 0.867 ; vga_pic:vga_pic_inst|temp_8[6] ; vga_pic:vga_pic_inst|data_4[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 1.196      ;
; 0.868 ; vga_pic:vga_pic_inst|temp_8[5] ; vga_pic:vga_pic_inst|data_4[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 1.197      ;
; 0.875 ; vga_pic:vga_pic_inst|temp_8[3] ; vga_pic:vga_pic_inst|data_4[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 1.204      ;
; 0.904 ; vga_pic:vga_pic_inst|temp_8[2] ; vga_pic:vga_pic_inst|data_4[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.097      ; 1.233      ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.136 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.448     ; 2.639      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_start_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.082 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.421     ; 2.612      ;
; -4.081 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.447     ; 2.585      ;
; -3.955 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.440     ; 2.466      ;
; -3.955 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.440     ; 2.466      ;
; -3.955 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.440     ; 2.466      ;
; -3.955 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.440     ; 2.466      ;
; -3.955 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.440     ; 2.466      ;
; -3.608 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.991     ; 2.568      ;
; -3.569 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.952     ; 2.568      ;
; -3.569 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_busy_d1      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.952     ; 2.568      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.235 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.004     ; 2.182      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; -3.206 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.929     ; 2.228      ;
; 5.307  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.512      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.361  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.485      ;
; 5.362  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 4.458      ;
; 5.465  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.354      ;
; 5.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.339      ;
; 5.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.339      ;
; 5.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.339      ;
; 5.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.339      ;
; 5.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.339      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.519  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.327      ;
; 5.520  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 4.300      ;
; 5.632  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.182     ; 4.187      ;
; 5.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.181      ;
; 5.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.181      ;
; 5.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.181      ;
; 5.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.181      ;
; 5.646  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 4.181      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.676  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.155     ; 4.170      ;
; 5.696  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 4.124      ;
; 5.831  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.996      ;
; 5.831  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.996      ;
; 5.831  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.996      ;
; 5.831  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.996      ;
; 5.831  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.174     ; 3.996      ;
; 5.835  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.275      ; 4.441      ;
; 5.874  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.314      ; 4.441      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.642 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.594      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.676 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.550      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.833 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.785      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.741      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.952 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.720      ; 3.904      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.979 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.642      ; 3.853      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.921      ;
; 2.993 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_busy_d1      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.696      ; 3.921      ;
; 3.033 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.656      ; 3.921      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
; 3.112 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.364     ; 2.060      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                              ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                               ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'uart_rx:uart_rx_inst|po_flag'                                                              ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[7] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[0]    ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[1]    ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[2]    ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[3] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[6] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[7] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[2] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[3] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[4] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[5] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[6] ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[7] ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[0] ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[1] ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[2] ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[3] ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[4] ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[5] ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[6] ;
; 0.279  ; 0.499        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[7] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[0] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[1] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[2] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[3] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[4] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[5] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[6] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[7] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[0] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[1] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[2] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[3] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[0] ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vga_pic:vga_pic_inst|my_flag'                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[9]  ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[11] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[14] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[15] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[10] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[11] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[12] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[13] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[14] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[15] ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[0]  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[1]  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[2]  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[3]  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[4]  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[5]  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[6]  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[7]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[10] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[12] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[13] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[8]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[9]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[0]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[10] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[11] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[12] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[13] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[14] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[15] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[1]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[2]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[3]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[8]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[9]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[0]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[10] ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                                ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[1]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[4]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[1]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[4]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[7]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[1]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[3]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[4]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                          ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                       ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                           ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                            ;
; 9.700 ; 9.920        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                            ;
; 9.702 ; 9.922        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                           ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]                                                                                                                            ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                                             ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_busy_d1                                                                                                                                ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[0]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[10]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[11]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[12]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[13]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[14]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[15]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[16]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[17]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[18]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[19]                                                                                                                            ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[1]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[2]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[3]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[4]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[5]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[6]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[7]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[8]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[9]                                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|key_flag                                                                                                                                ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[0]                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[1]                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[2]                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[3]                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[4]                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[5]                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[6]                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_cnt[7]                                                                                                             ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[10]                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[13]                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[26]                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[34]                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[38]                                                                                                           ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[1]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[2]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[3]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[4]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[5]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[6]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[7]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]                                                                                                          ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[10]                                                                                                        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[11]                                                                                                        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[12]                                                                                                        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[13]                                                                                                        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[14]                                                                                                        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[15]                                                                                                        ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[8]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[9]                                                                                                         ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 9.718  ; 9.938        ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 9.872  ; 10.060       ; 0.188          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.967  ; 9.967        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[0]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[1]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[2]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[3]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[4]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[5]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_en|clk                                            ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_flag|clk                                          ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[0]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[1]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[2]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[3]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[4]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[5]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_en|clk                                            ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_flag|clk                                          ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.031 ; 10.031       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[0]                                                                                                                                   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[11]                                                                                                                                  ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[12]                                                                                                                                  ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[1]                                                                                                                                   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[3]                                                                                                                                   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[4]                                                                                                                                   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[7]                                                                                                                                   ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[9]                                                                                                                                   ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[10]                                                                                                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pic_valid                                                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[14]                                                                                                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[15]                                                                                                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[2]                                                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[5]                                                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[6]                                                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[8]                                                                                                                                   ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[13]                                                                                                                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                      ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                                                       ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                                                       ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a6~porta_address_reg0                               ;
; 19.723 ; 19.958       ; 0.235          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a6~porta_re_reg                                     ;
; 19.723 ; 19.943       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|rden_a_store                                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                        ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                                                                                                                                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                       ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_flag                                                                                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[0]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[5]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[6]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_flag                                                                                                                                            ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[1]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[2]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[4]                                                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                     ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; key_in          ; sys_clk                                             ; 3.765  ; 3.810  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; rx              ; sys_clk                                             ; 1.440  ; 1.542  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; 5.197  ; 5.469  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; -3.979 ; -3.704 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_data[*]   ; sys_clk                                             ; 5.663  ; 5.815  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 5.663  ; 5.815  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 4.907  ; 5.052  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 5.016  ; 5.279  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 5.015  ; 5.256  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 5.053  ; 5.323  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 4.879  ; 5.092  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 4.592  ; 4.771  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 4.673  ; 4.881  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 5.334  ; 5.640  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 5.096  ; 5.351  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 5.026  ; 5.197  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 5.359  ; 5.649  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 4.949  ; 5.181  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 4.797  ; 5.005  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 5.031  ; 5.202  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 4.945  ; 5.136  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sys_rst_n       ; sys_clk                                             ; 3.105  ; 3.221  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sd_miso         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.678  ; 4.993  ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; key_in          ; sys_clk                                             ; -1.535 ; -1.657 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; rx              ; sys_clk                                             ; -0.767 ; -0.879 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; -4.316 ; -4.558 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; 5.761  ; 5.512  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_data[*]   ; sys_clk                                             ; -3.799 ; -3.956 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; -4.830 ; -4.961 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; -4.096 ; -4.225 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; -4.201 ; -4.443 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; -4.200 ; -4.420 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; -4.238 ; -4.486 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; -4.092 ; -4.293 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; -3.799 ; -3.956 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; -3.877 ; -4.062 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; -4.524 ; -4.818 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; -4.279 ; -4.513 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; -4.212 ; -4.365 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; -4.548 ; -4.827 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; -4.154 ; -4.377 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; -3.992 ; -4.180 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; -4.216 ; -4.369 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; -4.134 ; -4.306 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sys_rst_n       ; sys_clk                                             ; -2.364 ; -2.470 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sd_miso         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; -2.597 ; -2.819 ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                           ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync           ; sys_clk                                             ; 6.723  ; 6.861  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]          ; sys_clk                                             ; 9.536  ; 9.562  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]         ; sys_clk                                             ; 9.366  ; 9.332  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]         ; sys_clk                                             ; 9.389  ; 9.388  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]         ; sys_clk                                             ; 8.884  ; 8.929  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]         ; sys_clk                                             ; 9.367  ; 9.357  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]         ; sys_clk                                             ; 9.431  ; 9.388  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]         ; sys_clk                                             ; 9.441  ; 9.415  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]         ; sys_clk                                             ; 9.441  ; 9.425  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]         ; sys_clk                                             ; 8.984  ; 9.014  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]         ; sys_clk                                             ; 9.111  ; 9.095  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]         ; sys_clk                                             ; 8.961  ; 8.993  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]        ; sys_clk                                             ; 9.047  ; 9.045  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]        ; sys_clk                                             ; 8.776  ; 8.825  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]        ; sys_clk                                             ; 8.861  ; 8.909  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]        ; sys_clk                                             ; 9.473  ; 9.490  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]        ; sys_clk                                             ; 9.536  ; 9.562  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]        ; sys_clk                                             ; 9.456  ; 9.394  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync           ; sys_clk                                             ; 8.072  ; 7.928  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs           ; sys_clk                                             ; 6.846  ; 6.560  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi         ; sys_clk                                             ; 6.898  ; 6.623  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk          ; sys_clk                                             ; 14.484 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sd_clk          ; sys_clk                                             ;        ; 14.357 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_addr[*]   ; sys_clk                                             ; 5.458  ; 5.653  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[0]  ; sys_clk                                             ; 5.458  ; 5.653  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[1]  ; sys_clk                                             ; 5.062  ; 5.222  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[2]  ; sys_clk                                             ; 4.848  ; 4.952  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[3]  ; sys_clk                                             ; 4.832  ; 4.937  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[4]  ; sys_clk                                             ; 5.051  ; 5.208  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[5]  ; sys_clk                                             ; 5.153  ; 5.254  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[6]  ; sys_clk                                             ; 5.018  ; 5.163  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[7]  ; sys_clk                                             ; 5.038  ; 5.187  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[8]  ; sys_clk                                             ; 5.211  ; 5.316  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[9]  ; sys_clk                                             ; 5.210  ; 5.311  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[10] ; sys_clk                                             ; 5.185  ; 5.324  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[11] ; sys_clk                                             ; 5.234  ; 5.352  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[12] ; sys_clk                                             ; 5.409  ; 5.600  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ba[*]     ; sys_clk                                             ; 5.533  ; 5.699  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[0]    ; sys_clk                                             ; 5.275  ; 5.360  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[1]    ; sys_clk                                             ; 5.533  ; 5.699  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cas_n     ; sys_clk                                             ; 5.567  ; 5.730  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cke       ; sys_clk                                             ; 4.491  ; 4.394  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cs_n      ; sys_clk                                             ; 4.441  ; 4.539  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_data[*]   ; sys_clk                                             ; 7.443  ; 7.254  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 7.443  ; 7.254  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 5.812  ; 5.703  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 5.993  ; 5.846  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 5.781  ; 5.683  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 6.347  ; 6.153  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 6.006  ; 5.873  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 5.436  ; 5.387  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 6.282  ; 6.091  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 4.638  ; 4.571  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 4.620  ; 4.554  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 4.982  ; 4.889  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 5.039  ; 4.931  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 5.238  ; 5.098  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 5.268  ; 5.133  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 4.958  ; 4.867  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 4.995  ; 4.904  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ras_n     ; sys_clk                                             ; 5.260  ; 5.330  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_we_n      ; sys_clk                                             ; 5.073  ; 5.094  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_clk       ; sys_clk                                             ; -2.386 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sdram_clk       ; sys_clk                                             ;        ; -2.405 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.698  ; 8.665  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 9.609  ; 9.534  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 10.337 ; 10.262 ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.542  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                   ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync           ; sys_clk                                             ; 5.182  ; 5.347  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]          ; sys_clk                                             ; 5.886  ; 5.685  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]         ; sys_clk                                             ; 6.452  ; 6.170  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]         ; sys_clk                                             ; 6.472  ; 6.223  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]         ; sys_clk                                             ; 5.994  ; 5.791  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]         ; sys_clk                                             ; 6.510  ; 6.202  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]         ; sys_clk                                             ; 6.516  ; 6.226  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]         ; sys_clk                                             ; 6.527  ; 6.256  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]         ; sys_clk                                             ; 6.526  ; 6.262  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]         ; sys_clk                                             ; 6.137  ; 5.869  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]         ; sys_clk                                             ; 6.209  ; 5.945  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]         ; sys_clk                                             ; 6.118  ; 5.851  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]        ; sys_clk                                             ; 6.147  ; 5.898  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]        ; sys_clk                                             ; 5.886  ; 5.685  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]        ; sys_clk                                             ; 5.971  ; 5.769  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]        ; sys_clk                                             ; 6.557  ; 6.327  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]        ; sys_clk                                             ; 6.619  ; 6.397  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]        ; sys_clk                                             ; 6.328  ; 6.105  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync           ; sys_clk                                             ; 6.250  ; 6.017  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs           ; sys_clk                                             ; 5.973  ; 5.717  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi         ; sys_clk                                             ; 5.959  ; 5.682  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk          ; sys_clk                                             ; 13.933 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sd_clk          ; sys_clk                                             ;        ; 13.813 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_addr[*]   ; sys_clk                                             ; 4.258  ; 4.361  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[0]  ; sys_clk                                             ; 4.859  ; 5.049  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[1]  ; sys_clk                                             ; 4.479  ; 4.634  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[2]  ; sys_clk                                             ; 4.273  ; 4.375  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[3]  ; sys_clk                                             ; 4.258  ; 4.361  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[4]  ; sys_clk                                             ; 4.468  ; 4.619  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[5]  ; sys_clk                                             ; 4.565  ; 4.663  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[6]  ; sys_clk                                             ; 4.437  ; 4.577  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[7]  ; sys_clk                                             ; 4.456  ; 4.600  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[8]  ; sys_clk                                             ; 4.622  ; 4.723  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[9]  ; sys_clk                                             ; 4.617  ; 4.715  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[10] ; sys_clk                                             ; 4.597  ; 4.733  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[11] ; sys_clk                                             ; 4.644  ; 4.758  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[12] ; sys_clk                                             ; 4.813  ; 4.999  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ba[*]     ; sys_clk                                             ; 4.684  ; 4.767  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[0]    ; sys_clk                                             ; 4.684  ; 4.767  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[1]    ; sys_clk                                             ; 4.930  ; 5.092  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cas_n     ; sys_clk                                             ; 4.964  ; 5.122  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cke       ; sys_clk                                             ; 3.934  ; 3.839  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cs_n      ; sys_clk                                             ; 3.883  ; 3.980  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_data[*]   ; sys_clk                                             ; 4.058  ; 3.992  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 6.761  ; 6.578  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 5.202  ; 5.095  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 5.376  ; 5.232  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 5.171  ; 5.075  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 5.715  ; 5.528  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 5.383  ; 5.254  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 4.839  ; 4.791  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 5.651  ; 5.467  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 4.074  ; 4.008  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 4.058  ; 3.992  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 4.405  ; 4.313  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 4.459  ; 4.354  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 4.651  ; 4.513  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 4.680  ; 4.548  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 4.381  ; 4.292  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 4.417  ; 4.327  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ras_n     ; sys_clk                                             ; 4.669  ; 4.739  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_we_n      ; sys_clk                                             ; 4.489  ; 4.510  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_clk       ; sys_clk                                             ; -2.823 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sdram_clk       ; sys_clk                                             ;        ; -2.844 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.311  ; 4.212  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.239  ; 8.013  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.561  ; 8.332  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.380  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.466 ; 5.352 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 6.014 ; 5.916 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 6.437 ; 6.323 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 6.818 ; 6.704 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 6.818 ; 6.704 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 7.343 ; 7.229 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 6.824 ; 6.726 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 6.919 ; 6.842 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 6.919 ; 6.842 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 6.311 ; 6.197 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 6.311 ; 6.197 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 5.860 ; 5.746 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 5.912 ; 5.798 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 5.466 ; 5.352 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 5.466 ; 5.352 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 5.860 ; 5.746 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 5.860 ; 5.746 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.844 ; 4.730 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 5.405 ; 5.307 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 5.776 ; 5.662 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 6.142 ; 6.028 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 6.142 ; 6.028 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 6.645 ; 6.531 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 6.182 ; 6.084 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 6.277 ; 6.200 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 6.277 ; 6.200 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 5.655 ; 5.541 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 5.655 ; 5.541 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 5.222 ; 5.108 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 5.271 ; 5.157 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 4.844 ; 4.730 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 4.844 ; 4.730 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 5.222 ; 5.108 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 5.222 ; 5.108 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.279     ; 5.393     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 5.916     ; 6.014     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 6.336     ; 6.450     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 6.678     ; 6.792     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 6.678     ; 6.792     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 7.097     ; 7.211     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 6.704     ; 6.802     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 6.822     ; 6.899     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 6.822     ; 6.899     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 6.163     ; 6.277     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 6.163     ; 6.277     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 5.625     ; 5.739     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 5.675     ; 5.789     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 5.279     ; 5.393     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 5.279     ; 5.393     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 5.625     ; 5.739     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 5.625     ; 5.739     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.659     ; 4.773     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 5.306     ; 5.404     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 5.674     ; 5.788     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 6.002     ; 6.116     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 6.002     ; 6.116     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 6.404     ; 6.518     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 6.064     ; 6.162     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 6.180     ; 6.257     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 6.180     ; 6.257     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 5.508     ; 5.622     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 5.508     ; 5.622     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 4.992     ; 5.106     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 5.039     ; 5.153     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 4.659     ; 4.773     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 4.659     ; 4.773     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 4.992     ; 5.106     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 4.992     ; 5.106     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 70.81 MHz  ; 70.81 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 127.29 MHz ; 127.29 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 135.43 MHz ; 135.43 MHz      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 176.24 MHz ; 176.24 MHz      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;      ;
; 345.9 MHz  ; 345.9 MHz       ; uart_rx:uart_rx_inst|po_flag                             ;      ;
; 388.2 MHz  ; 388.2 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -7.853 ; -118.487      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -2.778 ; -161.658      ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -2.050 ; -2.249        ;
; uart_rx:uart_rx_inst|po_flag                             ; -1.891 ; -106.945      ;
; vga_pic:vga_pic_inst|my_flag                             ; -0.323 ; -3.596        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.616  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 17.424 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; uart_rx:uart_rx_inst|po_flag                             ; -0.641 ; -29.803       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.314 ; -0.434        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.401  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.401  ; 0.000         ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.402  ; 0.000         ;
; vga_pic:vga_pic_inst|my_flag                             ; 0.433  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.590 ; -142.000      ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.372 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -1.487 ; -151.674      ;
; uart_rx:uart_rx_inst|po_flag                             ; -1.487 ; -99.629       ;
; vga_pic:vga_pic_inst|my_flag                             ; -1.487 ; -95.168       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.716  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.662  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.717  ; 0.000         ;
; sys_clk                                                  ; 9.943  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.661 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+--------+--------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                               ; Launch Clock                 ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -7.853 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 6.718      ;
; -7.825 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.689      ;
; -7.751 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.615      ;
; -7.743 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 6.608      ;
; -7.689 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 6.554      ;
; -7.667 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.087     ; 6.532      ;
; -7.660 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.524      ;
; -7.653 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.535      ;
; -7.653 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.535      ;
; -7.652 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.534      ;
; -7.652 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.534      ;
; -7.650 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.532      ;
; -7.649 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.531      ;
; -7.645 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.509      ;
; -7.631 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.495      ;
; -7.625 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.506      ;
; -7.625 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.506      ;
; -7.624 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.505      ;
; -7.624 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.505      ;
; -7.622 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.503      ;
; -7.621 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.502      ;
; -7.551 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.432      ;
; -7.551 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.432      ;
; -7.550 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.431      ;
; -7.550 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.431      ;
; -7.548 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.429      ;
; -7.547 ; vga_pic:vga_pic_inst|data_4[0] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.428      ;
; -7.544 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.408      ;
; -7.543 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.425      ;
; -7.543 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.425      ;
; -7.542 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.406      ;
; -7.542 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.424      ;
; -7.542 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.424      ;
; -7.540 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 6.408      ;
; -7.540 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.422      ;
; -7.539 ; vga_pic:vga_pic_inst|data_2[1] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.421      ;
; -7.508 ; vga_pic:vga_pic_inst|data_3[4] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.372      ;
; -7.489 ; vga_pic:vga_pic_inst|data_2[5] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 6.352      ;
; -7.489 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.371      ;
; -7.489 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.371      ;
; -7.488 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.370      ;
; -7.488 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.370      ;
; -7.486 ; vga_pic:vga_pic_inst|data_2[4] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 6.349      ;
; -7.486 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.368      ;
; -7.485 ; vga_pic:vga_pic_inst|data_2[2] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.367      ;
; -7.467 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.349      ;
; -7.467 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.349      ;
; -7.466 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.348      ;
; -7.466 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.348      ;
; -7.464 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.346      ;
; -7.463 ; vga_pic:vga_pic_inst|data_2[3] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.070     ; 6.345      ;
; -7.460 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.341      ;
; -7.460 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.341      ;
; -7.459 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.340      ;
; -7.459 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.340      ;
; -7.457 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.338      ;
; -7.456 ; vga_pic:vga_pic_inst|data_3[6] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.320      ;
; -7.456 ; vga_pic:vga_pic_inst|data_3[2] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.337      ;
; -7.445 ; vga_pic:vga_pic_inst|data_1[6] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 6.313      ;
; -7.445 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.326      ;
; -7.445 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.326      ;
; -7.444 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.325      ;
; -7.444 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.325      ;
; -7.442 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.323      ;
; -7.441 ; vga_pic:vga_pic_inst|data_3[1] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.322      ;
; -7.431 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.312      ;
; -7.431 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.312      ;
; -7.430 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.311      ;
; -7.430 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.311      ;
; -7.428 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.309      ;
; -7.428 ; vga_pic:vga_pic_inst|data_1[4] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 6.296      ;
; -7.427 ; vga_pic:vga_pic_inst|data_4[2] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.308      ;
; -7.418 ; vga_pic:vga_pic_inst|data_4[3] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.282      ;
; -7.411 ; vga_pic:vga_pic_inst|data_1[2] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 6.279      ;
; -7.411 ; vga_pic:vga_pic_inst|data_3[5] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.088     ; 6.275      ;
; -7.404 ; vga_pic:vga_pic_inst|data_1[3] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.084     ; 6.272      ;
; -7.399 ; vga_pic:vga_pic_inst|data_2[0] ; vga_pic:vga_pic_inst|pix_data_out[10] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.632     ; 6.719      ;
; -7.371 ; vga_pic:vga_pic_inst|data_3[0] ; vga_pic:vga_pic_inst|pix_data_out[10] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.633     ; 6.690      ;
; -7.368 ; vga_pic:vga_pic_inst|data_2[6] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.089     ; 6.231      ;
; -7.344 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.225      ;
; -7.344 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.225      ;
; -7.343 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.224      ;
; -7.343 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.224      ;
; -7.342 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.223      ;
; -7.342 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.223      ;
; -7.341 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.222      ;
; -7.341 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.222      ;
; -7.341 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.222      ;
; -7.340 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.067     ; 6.225      ;
; -7.340 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.067     ; 6.225      ;
; -7.340 ; vga_pic:vga_pic_inst|data_4[1] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.221      ;
; -7.339 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.067     ; 6.224      ;
; -7.339 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.067     ; 6.224      ;
; -7.339 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.220      ;
; -7.338 ; vga_pic:vga_pic_inst|data_3[3] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.219      ;
; -7.337 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.067     ; 6.222      ;
; -7.336 ; vga_pic:vga_pic_inst|data_1[0] ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.067     ; 6.221      ;
; -7.308 ; vga_pic:vga_pic_inst|data_3[4] ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.189      ;
; -7.308 ; vga_pic:vga_pic_inst|data_3[4] ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.189      ;
; -7.307 ; vga_pic:vga_pic_inst|data_3[4] ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.071     ; 6.188      ;
+--------+--------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                       ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -2.778 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.707      ;
; -2.728 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.657      ;
; -2.725 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.654      ;
; -2.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.635      ;
; -2.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.594      ;
; -2.662 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.593      ;
; -2.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.577      ;
; -2.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.553      ;
; -2.622 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.552      ;
; -2.553 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.485      ;
; -2.553 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.485      ;
; -2.553 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.485      ;
; -2.553 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.485      ;
; -2.549 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.480      ;
; -2.548 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.479      ;
; -2.537 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.467      ;
; -2.535 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.465      ;
; -2.522 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.452      ;
; -2.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.444      ;
; -2.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.444      ;
; -2.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.444      ;
; -2.513 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.444      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.506 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.436      ;
; -2.504 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.434      ;
; -2.499 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.429      ;
; -2.497 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.427      ;
; -2.496 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.426      ;
; -2.439 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.371      ;
; -2.439 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.371      ;
; -2.439 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.371      ;
; -2.439 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.070     ; 3.371      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.430 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.360      ;
; -2.387 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.318      ;
; -2.387 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.318      ;
; -2.387 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.318      ;
; -2.387 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.318      ;
; -2.371 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.301      ;
; -2.370 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.300      ;
; -2.337 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.090     ; 2.749      ;
; -2.335 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.090     ; 2.747      ;
; -2.334 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.264      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.328 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.258      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.244      ;
; -2.293 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.073     ; 3.222      ;
; -2.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.192      ;
; -2.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.192      ;
; -2.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.192      ;
; -2.261 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.071     ; 3.192      ;
; -2.237 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.516     ; 2.223      ;
; -2.228 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.158      ;
; -2.214 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.144      ;
; -2.209 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.072     ; 3.139      ;
+--------+----------------------------------------------------------------------+---------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.050 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.625     ; 1.377      ;
; -0.199 ; uart_rx:uart_rx_inst|po_flag                                                                                                                   ; vga_pic:vga_pic_inst|my_flag                                                                                                                     ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.098      ; 0.989      ;
; 0.054  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.098      ; 0.736      ;
; 0.356  ; uart_rx:uart_rx_inst|po_flag                                                                                                                   ; vga_pic:vga_pic_inst|my_flag                                                                                                                     ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.098      ; 0.934      ;
; 0.520  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.098      ; 0.770      ;
; 5.832  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.172     ; 3.998      ;
; 6.484  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 3.375      ;
; 6.494  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.143     ; 3.365      ;
; 6.653  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 3.176      ;
; 6.765  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 3.064      ;
; 6.884  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 2.951      ;
; 6.900  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 2.935      ;
; 6.922  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 2.931      ;
; 7.109  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 2.726      ;
; 7.117  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.173     ; 2.712      ;
; 7.389  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.465      ;
; 7.389  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.465      ;
; 7.389  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.465      ;
; 7.389  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.465      ;
; 7.404  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 2.431      ;
; 7.407  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.447      ;
; 7.407  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.447      ;
; 7.407  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.447      ;
; 7.407  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.447      ;
; 7.560  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.294      ;
; 7.579  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.148     ; 2.275      ;
; 7.939  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.149     ; 1.914      ;
; 8.348  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 1.479      ;
; 12.144 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.369      ; 8.227      ;
; 12.277 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.369      ; 8.094      ;
; 12.398 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.369      ; 7.973      ;
; 12.456 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 6.990      ;
; 12.555 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.369      ; 7.816      ;
; 12.668 ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 6.778      ;
; 12.729 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 7.200      ;
; 12.746 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 6.700      ;
; 12.950 ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 6.496      ;
; 13.081 ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 6.365      ;
; 13.128 ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 6.818      ;
; 13.165 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.369      ; 7.206      ;
; 13.181 ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 6.765      ;
; 13.183 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.369      ; 7.188      ;
; 13.222 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[22]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 7.167      ;
; 13.309 ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 6.137      ;
; 13.330 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[25]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 7.059      ;
; 13.342 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[13]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.392      ; 7.052      ;
; 13.346 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 6.172      ;
; 13.354 ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 6.592      ;
; 13.364 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 6.154      ;
; 13.373 ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 6.573      ;
; 13.381 ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.056     ; 6.565      ;
; 13.383 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[38]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.392      ; 7.011      ;
; 13.389 ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.491     ; 6.122      ;
; 13.425 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[23]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 6.964      ;
; 13.473 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.973      ;
; 13.502 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[30]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 6.887      ;
; 13.537 ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.392      ;
; 13.571 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 6.818      ;
; 13.573 ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.873      ;
; 13.612 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[33]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.370      ; 6.760      ;
; 13.645 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.873      ;
; 13.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[29]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 6.742      ;
; 13.663 ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.266      ;
; 13.663 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.855      ;
; 13.668 ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.261      ;
; 13.672 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.846      ;
; 13.690 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.828      ;
; 13.693 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.753      ;
; 13.701 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 6.131      ;
; 13.704 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 6.128      ;
; 13.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[31]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.387      ; 6.683      ;
; 13.707 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.170     ; 6.125      ;
; 13.745 ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.051     ; 6.206      ;
; 13.754 ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.692      ;
; 13.757 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 6.153      ;
; 13.761 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[14]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.386      ; 6.627      ;
; 13.769 ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 6.179      ;
; 13.788 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[15]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.386      ; 6.600      ;
; 13.788 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.730      ;
; 13.790 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.656      ;
; 13.796 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[22]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.650      ;
; 13.799 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 6.111      ;
; 13.800 ; data_ctrl:data_ctrl_inst|wr_sec_addr[18]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.129      ;
; 13.806 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.712      ;
; 13.815 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[27]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.389      ; 6.576      ;
; 13.851 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[24]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.389      ; 6.540      ;
; 13.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[28]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.389      ; 6.514      ;
; 13.880 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.566      ;
; 13.906 ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.540      ;
; 13.912 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.587     ; 5.503      ;
; 13.912 ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.556     ; 5.534      ;
; 13.919 ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 6.010      ;
; 13.924 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.594      ;
; 13.942 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.576      ;
; 13.963 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.092     ; 5.947      ;
; 13.968 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.550      ;
; 13.970 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[26]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.392      ; 6.424      ;
; 13.970 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.959      ;
; 13.986 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.484     ; 5.532      ;
; 13.992 ; data_ctrl:data_ctrl_inst|wr_sec_addr[22]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 5.937      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'uart_rx:uart_rx_inst|po_flag'                                                                                                                   ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.891 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.817      ;
; -1.891 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.817      ;
; -1.891 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.817      ;
; -1.891 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.817      ;
; -1.891 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.817      ;
; -1.891 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.817      ;
; -1.891 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.817      ;
; -1.891 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.817      ;
; -1.858 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.784      ;
; -1.858 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.784      ;
; -1.858 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.784      ;
; -1.858 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.784      ;
; -1.858 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.784      ;
; -1.858 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.784      ;
; -1.858 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.784      ;
; -1.858 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.784      ;
; -1.798 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.730      ;
; -1.798 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.730      ;
; -1.798 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.730      ;
; -1.785 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.074     ; 2.713      ;
; -1.785 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.074     ; 2.713      ;
; -1.766 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.699      ;
; -1.766 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.699      ;
; -1.766 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.699      ;
; -1.766 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.699      ;
; -1.766 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.699      ;
; -1.726 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.656      ;
; -1.726 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.656      ;
; -1.726 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.656      ;
; -1.726 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.656      ;
; -1.726 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.656      ;
; -1.726 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.656      ;
; -1.726 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.656      ;
; -1.726 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.656      ;
; -1.701 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.627      ;
; -1.701 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.627      ;
; -1.701 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.627      ;
; -1.701 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.627      ;
; -1.701 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.627      ;
; -1.701 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.627      ;
; -1.701 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.627      ;
; -1.701 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.076     ; 2.627      ;
; -1.675 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.605      ;
; -1.675 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.605      ;
; -1.669 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.073     ; 2.598      ;
; -1.669 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.073     ; 2.598      ;
; -1.669 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.073     ; 2.598      ;
; -1.669 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.073     ; 2.598      ;
; -1.663 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.071     ; 2.594      ;
; -1.663 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.071     ; 2.594      ;
; -1.663 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.071     ; 2.594      ;
; -1.663 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.071     ; 2.594      ;
; -1.653 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.585      ;
; -1.653 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.585      ;
; -1.653 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.585      ;
; -1.653 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.585      ;
; -1.653 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.585      ;
; -1.653 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.585      ;
; -1.621 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.074     ; 2.549      ;
; -1.621 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.074     ; 2.549      ;
; -1.591 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.521      ;
; -1.591 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.521      ;
; -1.591 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.521      ;
; -1.591 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.521      ;
; -1.591 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.521      ;
; -1.591 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.521      ;
; -1.591 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.521      ;
; -1.591 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.521      ;
; -1.586 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.516      ;
; -1.586 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.516      ;
; -1.586 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.516      ;
; -1.586 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.516      ;
; -1.586 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.516      ;
; -1.586 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.516      ;
; -1.586 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.516      ;
; -1.586 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.072     ; 2.516      ;
; -1.577 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.509      ;
; -1.577 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.509      ;
; -1.577 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.070     ; 2.509      ;
; -1.569 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.073     ; 2.498      ;
; -1.569 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.073     ; 2.498      ;
; -1.569 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.073     ; 2.498      ;
; -1.569 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.073     ; 2.498      ;
; -1.563 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.071     ; 2.494      ;
; -1.563 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.071     ; 2.494      ;
; -1.563 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.071     ; 2.494      ;
; -1.563 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.071     ; 2.494      ;
; -1.549 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_7[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.074     ; 2.477      ;
; -1.549 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_7[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.074     ; 2.477      ;
; -1.545 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.478      ;
; -1.545 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.478      ;
; -1.545 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.478      ;
; -1.545 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.478      ;
; -1.545 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_1[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.069     ; 2.478      ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vga_pic:vga_pic_inst|my_flag'                                                                                                                       ;
+--------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.323 ; vga_pic:vga_pic_inst|temp_8[2] ; vga_pic:vga_pic_inst|data_4[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.200      ;
; -0.287 ; vga_pic:vga_pic_inst|temp_8[3] ; vga_pic:vga_pic_inst|data_4[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.164      ;
; -0.282 ; vga_pic:vga_pic_inst|temp_8[5] ; vga_pic:vga_pic_inst|data_4[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.159      ;
; -0.281 ; vga_pic:vga_pic_inst|temp_8[6] ; vga_pic:vga_pic_inst|data_4[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.158      ;
; -0.280 ; vga_pic:vga_pic_inst|temp_8[7] ; vga_pic:vga_pic_inst|data_4[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.157      ;
; -0.128 ; vga_pic:vga_pic_inst|temp_5[1] ; vga_pic:vga_pic_inst|data_3[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.006      ;
; -0.128 ; vga_pic:vga_pic_inst|temp_6[6] ; vga_pic:vga_pic_inst|data_3[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.006      ;
; -0.128 ; vga_pic:vga_pic_inst|temp_3[7] ; vga_pic:vga_pic_inst|data_2[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.005      ;
; -0.128 ; vga_pic:vga_pic_inst|temp_3[6] ; vga_pic:vga_pic_inst|data_2[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.005      ;
; -0.128 ; vga_pic:vga_pic_inst|temp_8[0] ; vga_pic:vga_pic_inst|data_4[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.005      ;
; -0.127 ; vga_pic:vga_pic_inst|temp_8[1] ; vga_pic:vga_pic_inst|data_4[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.004      ;
; -0.126 ; vga_pic:vga_pic_inst|temp_2[7] ; vga_pic:vga_pic_inst|data_1[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.004      ;
; -0.126 ; vga_pic:vga_pic_inst|temp_2[6] ; vga_pic:vga_pic_inst|data_1[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.004      ;
; -0.126 ; vga_pic:vga_pic_inst|temp_6[0] ; vga_pic:vga_pic_inst|data_3[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.004      ;
; -0.126 ; vga_pic:vga_pic_inst|temp_3[0] ; vga_pic:vga_pic_inst|data_2[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.003      ;
; -0.126 ; vga_pic:vga_pic_inst|temp_4[2] ; vga_pic:vga_pic_inst|data_2[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.004      ;
; -0.126 ; vga_pic:vga_pic_inst|temp_8[4] ; vga_pic:vga_pic_inst|data_4[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 1.003      ;
; -0.125 ; vga_pic:vga_pic_inst|temp_5[5] ; vga_pic:vga_pic_inst|data_3[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.003      ;
; -0.125 ; vga_pic:vga_pic_inst|temp_6[4] ; vga_pic:vga_pic_inst|data_3[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.003      ;
; -0.124 ; vga_pic:vga_pic_inst|temp_5[7] ; vga_pic:vga_pic_inst|data_3[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.002      ;
; -0.123 ; vga_pic:vga_pic_inst|temp_2[0] ; vga_pic:vga_pic_inst|data_1[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.001      ;
; -0.123 ; vga_pic:vga_pic_inst|temp_4[3] ; vga_pic:vga_pic_inst|data_2[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 1.001      ;
; 0.080  ; vga_pic:vga_pic_inst|temp_7[2] ; vga_pic:vga_pic_inst|data_4[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.797      ;
; 0.080  ; vga_pic:vga_pic_inst|temp_7[1] ; vga_pic:vga_pic_inst|data_4[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.798      ;
; 0.080  ; vga_pic:vga_pic_inst|temp_7[0] ; vga_pic:vga_pic_inst|data_4[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.798      ;
; 0.081  ; vga_pic:vga_pic_inst|temp_1[6] ; vga_pic:vga_pic_inst|data_1[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.797      ;
; 0.081  ; vga_pic:vga_pic_inst|temp_1[5] ; vga_pic:vga_pic_inst|data_1[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.797      ;
; 0.081  ; vga_pic:vga_pic_inst|temp_1[0] ; vga_pic:vga_pic_inst|data_1[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.797      ;
; 0.081  ; vga_pic:vga_pic_inst|temp_5[0] ; vga_pic:vga_pic_inst|data_3[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.797      ;
; 0.081  ; vga_pic:vga_pic_inst|temp_7[6] ; vga_pic:vga_pic_inst|data_4[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.796      ;
; 0.081  ; vga_pic:vga_pic_inst|temp_3[5] ; vga_pic:vga_pic_inst|data_2[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.796      ;
; 0.081  ; vga_pic:vga_pic_inst|temp_3[3] ; vga_pic:vga_pic_inst|data_2[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.796      ;
; 0.081  ; vga_pic:vga_pic_inst|temp_4[1] ; vga_pic:vga_pic_inst|data_2[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.797      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_1[3] ; vga_pic:vga_pic_inst|data_1[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.796      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_5[3] ; vga_pic:vga_pic_inst|data_3[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.796      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_1[2] ; vga_pic:vga_pic_inst|data_1[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.796      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_2[3] ; vga_pic:vga_pic_inst|data_1[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.796      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_2[1] ; vga_pic:vga_pic_inst|data_1[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.796      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_7[7] ; vga_pic:vga_pic_inst|data_4[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.795      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_7[4] ; vga_pic:vga_pic_inst|data_4[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.795      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_7[3] ; vga_pic:vga_pic_inst|data_4[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.795      ;
; 0.082  ; vga_pic:vga_pic_inst|temp_3[2] ; vga_pic:vga_pic_inst|data_2[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_5[6] ; vga_pic:vga_pic_inst|data_3[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_5[4] ; vga_pic:vga_pic_inst|data_3[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_1[4] ; vga_pic:vga_pic_inst|data_1[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_5[2] ; vga_pic:vga_pic_inst|data_3[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_1[1] ; vga_pic:vga_pic_inst|data_1[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_6[7] ; vga_pic:vga_pic_inst|data_3[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_6[5] ; vga_pic:vga_pic_inst|data_3[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_2[4] ; vga_pic:vga_pic_inst|data_1[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_6[2] ; vga_pic:vga_pic_inst|data_3[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_6[1] ; vga_pic:vga_pic_inst|data_3[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_3[4] ; vga_pic:vga_pic_inst|data_2[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.794      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_3[1] ; vga_pic:vga_pic_inst|data_2[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.794      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_4[7] ; vga_pic:vga_pic_inst|data_2[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_4[6] ; vga_pic:vga_pic_inst|data_2[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_4[5] ; vga_pic:vga_pic_inst|data_2[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.083  ; vga_pic:vga_pic_inst|temp_4[0] ; vga_pic:vga_pic_inst|data_2[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.795      ;
; 0.084  ; vga_pic:vga_pic_inst|temp_2[5] ; vga_pic:vga_pic_inst|data_1[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.794      ;
; 0.084  ; vga_pic:vga_pic_inst|temp_6[3] ; vga_pic:vga_pic_inst|data_3[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.794      ;
; 0.084  ; vga_pic:vga_pic_inst|temp_2[2] ; vga_pic:vga_pic_inst|data_1[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.794      ;
; 0.084  ; vga_pic:vga_pic_inst|temp_7[5] ; vga_pic:vga_pic_inst|data_4[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.125     ; 0.793      ;
; 0.084  ; vga_pic:vga_pic_inst|temp_4[4] ; vga_pic:vga_pic_inst|data_2[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.794      ;
; 0.085  ; vga_pic:vga_pic_inst|temp_1[7] ; vga_pic:vga_pic_inst|data_1[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.124     ; 0.793      ;
+--------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.616 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 7.304      ;
; 2.621 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 7.299      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.272      ;
; 2.680 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 7.240      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.200      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.784 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.146      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.817 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.113      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.828 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.102      ;
; 2.835 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.053     ; 7.114      ;
; 2.837 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 7.083      ;
; 2.837 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 7.083      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.876 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 7.054      ;
; 2.883 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.053     ; 7.066      ;
; 2.893 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.053     ; 7.056      ;
; 2.897 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.053     ; 7.052      ;
; 2.909 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 7.011      ;
; 2.910 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.053     ; 7.039      ;
; 2.919 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.077     ; 7.006      ;
; 2.924 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.077     ; 7.001      ;
; 2.981 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 6.939      ;
; 2.983 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.077     ; 6.942      ;
; 2.996 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 6.924      ;
; 3.001 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 6.919      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.018 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]    ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.072     ; 6.912      ;
; 3.053 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.053     ; 6.896      ;
; 3.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 6.860      ;
; 3.071 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.052     ; 6.879      ;
; 3.095 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.082     ; 6.825      ;
; 3.110 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.069     ; 6.823      ;
; 3.119 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.052     ; 6.831      ;
; 3.129 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.052     ; 6.821      ;
; 3.133 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.052     ; 6.817      ;
; 3.140 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.077     ; 6.785      ;
; 3.140 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.077     ; 6.785      ;
; 3.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.052     ; 6.804      ;
; 3.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.053     ; 6.793      ;
; 3.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.078     ; 6.758      ;
+-------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 17.424 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.505      ;
; 17.525 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.404      ;
; 17.544 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.385      ;
; 17.743 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.186      ;
; 17.748 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.181      ;
; 17.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.173      ;
; 17.756 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.173      ;
; 17.766 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.163      ;
; 17.929 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 2.000      ;
; 17.942 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.987      ;
; 17.942 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.987      ;
; 18.005 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.924      ;
; 18.044 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.885      ;
; 18.083 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.846      ;
; 18.086 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.843      ;
; 18.086 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.843      ;
; 18.096 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.833      ;
; 18.125 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.804      ;
; 18.128 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.801      ;
; 18.169 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.760      ;
; 18.170 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.759      ;
; 18.203 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.726      ;
; 18.203 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.726      ;
; 18.203 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.726      ;
; 18.203 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.726      ;
; 18.203 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.726      ;
; 18.203 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.726      ;
; 18.208 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.721      ;
; 18.252 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.677      ;
; 18.254 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.675      ;
; 18.257 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.672      ;
; 18.260 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.669      ;
; 18.568 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.361      ;
; 18.586 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.343      ;
; 18.689 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.240      ;
; 18.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.222      ;
; 18.755 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.174      ;
; 18.769 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.160      ;
; 18.774 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.155      ;
; 18.780 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.149      ;
; 18.781 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.148      ;
; 18.793 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 1.136      ;
; 19.159 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 0.770      ;
; 19.184 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 0.745      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'uart_rx:uart_rx_inst|po_flag'                                                                                                                                                    ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                        ; Launch Clock                                             ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.641 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_1[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.724      ;
; -0.572 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_5[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.098      ; 1.791      ;
; -0.564 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_2[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.093      ; 1.794      ;
; -0.555 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_8[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.098      ; 1.808      ;
; -0.553 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_2[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.093      ; 1.805      ;
; -0.537 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_2[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.094      ; 1.822      ;
; -0.526 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_1[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.839      ;
; -0.525 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_7[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.099      ; 1.839      ;
; -0.521 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_4[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.098      ; 1.842      ;
; -0.520 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_6[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.842      ;
; -0.517 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_8[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.845      ;
; -0.516 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_7[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.102      ; 1.851      ;
; -0.510 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_2[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.093      ; 1.848      ;
; -0.509 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_2[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.093      ; 1.849      ;
; -0.508 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_7[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.099      ; 1.856      ;
; -0.504 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_1[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.102      ; 1.863      ;
; -0.500 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_7[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.099      ; 1.864      ;
; -0.500 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_5[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.865      ;
; -0.500 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_2[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.093      ; 1.858      ;
; -0.498 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_4[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.096      ; 1.863      ;
; -0.491 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_8[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.871      ;
; -0.490 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_3[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.872      ;
; -0.488 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_4[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.101      ; 1.878      ;
; -0.487 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_5[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.875      ;
; -0.486 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_6[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.876      ;
; -0.485 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_8[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.880      ;
; -0.484 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_7[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.102      ; 1.883      ;
; -0.481 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_6[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.884      ;
; -0.481 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_3[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.881      ;
; -0.474 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_4[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.098      ; 1.889      ;
; -0.474 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_1[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.103      ; 1.894      ;
; -0.470 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_8[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.892      ;
; -0.470 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_6[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.892      ;
; -0.466 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_4[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.099      ; 1.898      ;
; -0.464 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_3[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.901      ;
; -0.460 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_7[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.095      ; 1.900      ;
; -0.450 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_4[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.098      ; 1.913      ;
; -0.444 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_7[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.095      ; 1.916      ;
; -0.443 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_1[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.922      ;
; -0.443 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_7[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.922      ;
; -0.439 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_2[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.096      ; 1.922      ;
; -0.437 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_8[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.925      ;
; -0.436 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_6[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.926      ;
; -0.436 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_3[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.926      ;
; -0.435 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_8[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.930      ;
; -0.431 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_5[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.931      ;
; -0.430 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_3[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.098      ; 1.933      ;
; -0.422 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_3[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.940      ;
; -0.421 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_1[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.944      ;
; -0.419 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_1[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.099      ; 1.945      ;
; -0.419 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_5[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.946      ;
; -0.412 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_6[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.953      ;
; -0.407 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_5[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.955      ;
; -0.401 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_3[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.964      ;
; -0.399 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_1[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.100      ; 1.966      ;
; -0.398 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_5[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.964      ;
; -0.397 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_3[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.965      ;
; -0.397 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_4[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.965      ;
; -0.395 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_4[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.096      ; 1.966      ;
; -0.391 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_2[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.096      ; 1.970      ;
; -0.377 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_5[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.985      ;
; -0.376 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_8[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 1.986      ;
; -0.365 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_6[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.098      ; 1.998      ;
; -0.356 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_6[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 2.097      ; 2.006      ;
; 0.403  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|cnt[1]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.071      ; 0.669      ;
; 0.418  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[0]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.071      ; 0.684      ;
; 0.521  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[1]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.071      ; 0.787      ;
; 0.525  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.071      ; 0.791      ;
; 0.762  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.071      ; 1.028      ;
; 1.713  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 1.978      ;
; 1.713  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 1.978      ;
; 1.713  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 1.978      ;
; 1.713  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 1.978      ;
; 1.713  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 1.978      ;
; 1.713  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 1.978      ;
; 1.713  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 1.978      ;
; 1.713  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 1.978      ;
; 1.887  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 2.152      ;
; 1.887  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 2.152      ;
; 1.887  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 2.152      ;
; 1.887  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 2.152      ;
; 1.887  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 2.152      ;
; 1.887  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 2.152      ;
; 1.887  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 2.152      ;
; 1.887  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.070      ; 2.152      ;
; 1.914  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.181      ;
; 1.914  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.181      ;
; 1.914  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.181      ;
; 1.914  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.181      ;
; 1.914  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.181      ;
; 1.914  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_7[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.181      ;
; 1.929  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.073      ; 2.197      ;
; 1.929  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.073      ; 2.197      ;
; 1.929  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.073      ; 2.197      ;
; 1.929  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.073      ; 2.197      ;
; 1.929  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.073      ; 2.197      ;
; 1.944  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.211      ;
; 1.944  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.211      ;
; 1.944  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_1[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.072      ; 2.211      ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.314 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 0.693      ;
; -0.120 ; uart_rx:uart_rx_inst|po_flag                                                                                                                                           ; vga_pic:vga_pic_inst|my_flag                                                                                                                                                        ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.472      ; 0.887      ;
; 0.162  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.472      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384  ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.400  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                                                    ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                                                     ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; uart_rx:uart_rx_inst|work_en                                                                                                                                           ; uart_rx:uart_rx_inst|work_en                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                        ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.426  ; uart_rx:uart_rx_inst|po_flag                                                                                                                                           ; vga_pic:vga_pic_inst|my_flag                                                                                                                                                        ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.500       ; 0.472      ; 0.933      ;
; 0.449  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.717      ;
; 0.463  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]                                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.730      ;
; 0.467  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                  ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.753      ;
; 0.472  ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                    ; data_ctrl:data_ctrl_inst|wr_busy_d1                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.758      ;
; 0.478  ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                        ; uart_rx:uart_rx_inst|po_data[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.745      ;
; 0.479  ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.746      ;
; 0.488  ; uart_rx:uart_rx_inst|bit_flag                                                                                                                                          ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.755      ;
; 0.492  ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493  ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.495  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.763      ;
; 0.499  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.767      ;
; 0.504  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.772      ;
; 0.513  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.781      ;
; 0.514  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.782      ;
; 0.515  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.783      ;
; 0.516  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.093      ;
; 0.522  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.099      ;
; 0.525  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.102      ;
; 0.544  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.121      ;
; 0.548  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.125      ;
; 0.551  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.819      ;
; 0.556  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.133      ;
; 0.561  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.829      ;
; 0.568  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.836      ;
; 0.579  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.847      ;
; 0.584  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.347      ; 1.161      ;
; 0.588  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.856      ;
; 0.597  ; key_filter:key_filter_inst|cnt_20ms[1]                                                                                                                                 ; key_filter:key_filter_inst|key_flag                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.599  ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                           ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.580      ; 1.374      ;
; 0.600  ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[17]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600  ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601  ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[16]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.605  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.874      ;
; 0.605  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.874      ;
; 0.607  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.876      ;
; 0.618  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.886      ;
; 0.633  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.902      ;
; 0.635  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.921      ;
; 0.639  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.907      ;
; 0.642  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.910      ;
; 0.643  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.911      ;
; 0.645  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.913      ;
; 0.649  ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.917      ;
; 0.650  ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.918      ;
; 0.650  ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.918      ;
; 0.663  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.932      ;
; 0.664  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.933      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.400 ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|y_flag                                                                                                                                            ; vga_pic:vga_pic_inst|y_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_pic:vga_pic_inst|x_flag                                                                                                                                            ; vga_pic:vga_pic_inst|x_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.418 ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.064      ;
; 0.426 ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.072      ;
; 0.438 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.090      ;
; 0.447 ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.093      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.454 ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.100      ;
; 0.460 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a12~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.093      ;
; 0.460 ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.106      ;
; 0.461 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.107      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.476 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.114      ;
; 0.481 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.127      ;
; 0.486 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.132      ;
; 0.489 ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.135      ;
; 0.489 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.130      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.762      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.134      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.769      ;
; 0.505 ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.151      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.156      ;
; 0.530 ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.176      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.602 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.869      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.892      ;
; 0.643 ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|y_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.649 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.916      ;
; 0.651 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.918      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.926      ;
; 0.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.355      ;
; 0.711 ; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; vga_pic:vga_pic_inst|y_move[7]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[7]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; vga_pic:vga_pic_inst|y_move[9]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[9]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.713 ; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.714 ; vga_pic:vga_pic_inst|y_move[5]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[5]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.714 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.983      ;
; 0.717 ; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.719 ; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.722 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.374      ;
; 0.726 ; vga_pic:vga_pic_inst|pix_data[13]                                                                                                                                      ; vga_pic:vga_pic_inst|pix_data_out[11]                                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.583      ; 1.504      ;
; 0.728 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.996      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.735 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.736 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a12~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.369      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.394      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.380      ;
; 0.749 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a2~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.395      ;
; 0.752 ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.398      ;
; 0.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.407      ;
; 0.756 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 1.394      ;
; 0.762 ; vga_pic:vga_pic_inst|x_move[0]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[0]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.030      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.694 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.714 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.982      ;
; 0.799 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.067      ;
; 0.820 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.088      ;
; 0.821 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.089      ;
; 0.842 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.110      ;
; 0.952 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.220      ;
; 0.953 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.221      ;
; 0.974 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.242      ;
; 1.012 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.280      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.284      ;
; 1.019 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.288      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.032 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.385      ;
; 1.139 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.407      ;
; 1.141 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.409      ;
; 1.149 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.417      ;
; 1.238 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.506      ;
; 1.256 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.524      ;
; 1.295 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.563      ;
; 1.436 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.704      ;
; 1.437 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.705      ;
; 1.444 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.712      ;
; 1.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.788      ;
; 1.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.788      ;
; 1.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.788      ;
; 1.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.788      ;
; 1.520 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.788      ;
; 1.573 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.841      ;
; 1.592 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.860      ;
; 1.597 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.865      ;
; 1.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.985      ;
; 1.739 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.007      ;
; 1.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.012      ;
; 1.745 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.013      ;
; 1.761 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 2.029      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.425      ; 1.068      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.433 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.086      ;
; 0.439 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.418      ; 1.087      ;
; 0.444 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.425      ; 1.099      ;
; 0.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.424      ; 1.105      ;
; 0.456 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.723      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.418      ; 1.107      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.728      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.732      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.733      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.472 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.743      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.423      ; 1.131      ;
; 0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.418      ; 1.130      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.752      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.762      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.763      ;
; 0.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.773      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.781      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.781      ;
; 0.517 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.785      ;
; 0.521 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.347      ; 1.098      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.347      ; 1.102      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 1.114      ;
; 0.540 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 1.121      ;
; 0.544 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.811      ;
; 0.571 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.351      ; 1.152      ;
; 0.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.845      ;
; 0.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.347      ; 1.154      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.847      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.347      ; 1.157      ;
; 0.587 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.426      ; 1.243      ;
; 0.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.858      ;
; 0.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.862      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.863      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.864      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.867      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.884      ;
; 0.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.885      ;
; 0.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.427      ; 1.276      ;
; 0.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.887      ;
; 0.621 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.889      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.892      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.894      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.894      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.896      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.906      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.908      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.910      ;
; 0.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.914      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.918      ;
; 0.655 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.922      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.074      ; 0.926      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.924      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.934      ;
; 0.668 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.935      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.951      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.429      ; 1.347      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.956      ;
; 0.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[6]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.964      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.737      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.738      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.739      ;
; 0.476 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.741      ;
; 0.476 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.741      ;
; 0.479 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.744      ;
; 0.482 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.747      ;
; 0.482 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.747      ;
; 0.600 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.865      ;
; 0.602 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.867      ;
; 0.605 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.871      ;
; 0.613 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.878      ;
; 0.618 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.883      ;
; 0.626 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.069      ; 0.890      ;
; 0.627 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.892      ;
; 0.636 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.901      ;
; 0.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.911      ;
; 0.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.069      ; 0.912      ;
; 0.658 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.923      ;
; 0.659 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.924      ;
; 0.697 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.962      ;
; 0.698 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.963      ;
; 0.701 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.966      ;
; 0.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 0.980      ;
; 0.715 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 0.983      ;
; 0.733 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.000      ;
; 0.733 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.001      ;
; 0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.009      ;
; 0.771 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.038      ;
; 0.812 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.079      ;
; 0.812 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.077      ;
; 0.818 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.085      ;
; 0.823 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.088      ;
; 0.828 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 1.094      ;
; 0.836 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 1.102      ;
; 0.842 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.107      ;
; 0.842 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.107      ;
; 0.858 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.071      ; 1.124      ;
; 0.864 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.129      ;
; 0.891 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.159      ;
; 0.914 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.181      ;
; 0.969 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.236      ;
; 0.971 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.236      ;
; 1.015 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.281      ;
; 1.020 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.285      ;
; 1.021 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.288      ;
; 1.022 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.070      ; 1.287      ;
; 1.025 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.073      ; 1.295      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vga_pic:vga_pic_inst|my_flag'                                                                                                                       ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.433 ; vga_pic:vga_pic_inst|temp_1[7] ; vga_pic:vga_pic_inst|data_1[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.737      ;
; 0.433 ; vga_pic:vga_pic_inst|temp_6[3] ; vga_pic:vga_pic_inst|data_3[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.737      ;
; 0.433 ; vga_pic:vga_pic_inst|temp_2[2] ; vga_pic:vga_pic_inst|data_1[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.737      ;
; 0.433 ; vga_pic:vga_pic_inst|temp_7[5] ; vga_pic:vga_pic_inst|data_4[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.737      ;
; 0.433 ; vga_pic:vga_pic_inst|temp_3[1] ; vga_pic:vga_pic_inst|data_2[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.737      ;
; 0.433 ; vga_pic:vga_pic_inst|temp_4[4] ; vga_pic:vga_pic_inst|data_2[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.737      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_5[6] ; vga_pic:vga_pic_inst|data_3[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_5[4] ; vga_pic:vga_pic_inst|data_3[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_1[4] ; vga_pic:vga_pic_inst|data_1[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_1[3] ; vga_pic:vga_pic_inst|data_1[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_5[3] ; vga_pic:vga_pic_inst|data_3[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_5[2] ; vga_pic:vga_pic_inst|data_3[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_1[1] ; vga_pic:vga_pic_inst|data_1[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_6[7] ; vga_pic:vga_pic_inst|data_3[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_2[5] ; vga_pic:vga_pic_inst|data_1[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_6[5] ; vga_pic:vga_pic_inst|data_3[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_2[4] ; vga_pic:vga_pic_inst|data_1[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_6[2] ; vga_pic:vga_pic_inst|data_3[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_6[1] ; vga_pic:vga_pic_inst|data_3[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_7[7] ; vga_pic:vga_pic_inst|data_4[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_3[5] ; vga_pic:vga_pic_inst|data_2[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_7[4] ; vga_pic:vga_pic_inst|data_4[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_3[4] ; vga_pic:vga_pic_inst|data_2[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_7[3] ; vga_pic:vga_pic_inst|data_4[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_3[2] ; vga_pic:vga_pic_inst|data_2[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_4[7] ; vga_pic:vga_pic_inst|data_2[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_4[6] ; vga_pic:vga_pic_inst|data_2[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_4[5] ; vga_pic:vga_pic_inst|data_2[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.434 ; vga_pic:vga_pic_inst|temp_4[0] ; vga_pic:vga_pic_inst|data_2[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.738      ;
; 0.435 ; vga_pic:vga_pic_inst|temp_1[5] ; vga_pic:vga_pic_inst|data_1[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.739      ;
; 0.435 ; vga_pic:vga_pic_inst|temp_1[2] ; vga_pic:vga_pic_inst|data_1[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.739      ;
; 0.435 ; vga_pic:vga_pic_inst|temp_2[3] ; vga_pic:vga_pic_inst|data_1[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.739      ;
; 0.435 ; vga_pic:vga_pic_inst|temp_2[1] ; vga_pic:vga_pic_inst|data_1[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.739      ;
; 0.435 ; vga_pic:vga_pic_inst|temp_7[6] ; vga_pic:vga_pic_inst|data_4[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.739      ;
; 0.435 ; vga_pic:vga_pic_inst|temp_3[3] ; vga_pic:vga_pic_inst|data_2[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.739      ;
; 0.435 ; vga_pic:vga_pic_inst|temp_7[2] ; vga_pic:vga_pic_inst|data_4[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.739      ;
; 0.435 ; vga_pic:vga_pic_inst|temp_4[1] ; vga_pic:vga_pic_inst|data_2[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.739      ;
; 0.436 ; vga_pic:vga_pic_inst|temp_1[6] ; vga_pic:vga_pic_inst|data_1[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.740      ;
; 0.436 ; vga_pic:vga_pic_inst|temp_1[0] ; vga_pic:vga_pic_inst|data_1[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.740      ;
; 0.436 ; vga_pic:vga_pic_inst|temp_5[0] ; vga_pic:vga_pic_inst|data_3[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.740      ;
; 0.436 ; vga_pic:vga_pic_inst|temp_7[1] ; vga_pic:vga_pic_inst|data_4[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.740      ;
; 0.436 ; vga_pic:vga_pic_inst|temp_7[0] ; vga_pic:vga_pic_inst|data_4[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.740      ;
; 0.608 ; vga_pic:vga_pic_inst|temp_4[3] ; vga_pic:vga_pic_inst|data_2[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.912      ;
; 0.609 ; vga_pic:vga_pic_inst|temp_5[7] ; vga_pic:vga_pic_inst|data_3[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.913      ;
; 0.609 ; vga_pic:vga_pic_inst|temp_2[0] ; vga_pic:vga_pic_inst|data_1[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.913      ;
; 0.610 ; vga_pic:vga_pic_inst|temp_5[5] ; vga_pic:vga_pic_inst|data_3[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.914      ;
; 0.610 ; vga_pic:vga_pic_inst|temp_2[7] ; vga_pic:vga_pic_inst|data_1[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.914      ;
; 0.610 ; vga_pic:vga_pic_inst|temp_2[6] ; vga_pic:vga_pic_inst|data_1[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.914      ;
; 0.610 ; vga_pic:vga_pic_inst|temp_6[4] ; vga_pic:vga_pic_inst|data_3[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.914      ;
; 0.610 ; vga_pic:vga_pic_inst|temp_3[0] ; vga_pic:vga_pic_inst|data_2[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.914      ;
; 0.610 ; vga_pic:vga_pic_inst|temp_4[2] ; vga_pic:vga_pic_inst|data_2[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.914      ;
; 0.610 ; vga_pic:vga_pic_inst|temp_8[4] ; vga_pic:vga_pic_inst|data_4[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.914      ;
; 0.611 ; vga_pic:vga_pic_inst|temp_6[0] ; vga_pic:vga_pic_inst|data_3[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.915      ;
; 0.611 ; vga_pic:vga_pic_inst|temp_3[6] ; vga_pic:vga_pic_inst|data_2[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.915      ;
; 0.611 ; vga_pic:vga_pic_inst|temp_8[1] ; vga_pic:vga_pic_inst|data_4[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.915      ;
; 0.612 ; vga_pic:vga_pic_inst|temp_5[1] ; vga_pic:vga_pic_inst|data_3[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.916      ;
; 0.612 ; vga_pic:vga_pic_inst|temp_6[6] ; vga_pic:vga_pic_inst|data_3[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.916      ;
; 0.612 ; vga_pic:vga_pic_inst|temp_3[7] ; vga_pic:vga_pic_inst|data_2[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.916      ;
; 0.612 ; vga_pic:vga_pic_inst|temp_8[0] ; vga_pic:vga_pic_inst|data_4[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 0.916      ;
; 0.798 ; vga_pic:vga_pic_inst|temp_8[7] ; vga_pic:vga_pic_inst|data_4[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 1.102      ;
; 0.799 ; vga_pic:vga_pic_inst|temp_8[6] ; vga_pic:vga_pic_inst|data_4[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 1.103      ;
; 0.800 ; vga_pic:vga_pic_inst|temp_8[5] ; vga_pic:vga_pic_inst|data_4[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 1.104      ;
; 0.804 ; vga_pic:vga_pic_inst|temp_8[3] ; vga_pic:vga_pic_inst|data_4[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 1.108      ;
; 0.824 ; vga_pic:vga_pic_inst|temp_8[2] ; vga_pic:vga_pic_inst|data_4[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.089      ; 1.128      ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.590 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.094     ; 2.448      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_start_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.536 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.068     ; 2.420      ;
; -3.528 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.091     ; 2.389      ;
; -3.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.084     ; 2.280      ;
; -3.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.084     ; 2.280      ;
; -3.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.084     ; 2.280      ;
; -3.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.084     ; 2.280      ;
; -3.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.084     ; 2.280      ;
; -3.093 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.667     ; 2.378      ;
; -3.051 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.625     ; 2.378      ;
; -3.051 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_busy_d1      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.625     ; 2.378      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.729 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.674     ; 2.007      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; -2.703 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 2.051      ;
; 5.660  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.181      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.698  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.169      ;
; 5.719  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 4.125      ;
; 5.802  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 4.039      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.840  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 4.027      ;
; 5.841  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.010      ;
; 5.841  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.010      ;
; 5.841  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.010      ;
; 5.841  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.010      ;
; 5.841  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 4.010      ;
; 5.861  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 3.983      ;
; 5.946  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.161     ; 3.895      ;
; 5.983  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.868      ;
; 5.983  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.868      ;
; 5.983  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.868      ;
; 5.983  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.868      ;
; 5.983  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.868      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 5.984  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.135     ; 3.883      ;
; 6.005  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.158     ; 3.839      ;
; 6.127  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.724      ;
; 6.127  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.724      ;
; 6.127  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.724      ;
; 6.127  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.724      ;
; 6.127  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.151     ; 3.724      ;
; 6.154  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.266      ; 4.114      ;
; 6.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.308      ; 4.114      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.254      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.212      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.550 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.432      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.580 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.390      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.667      ; 3.541      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.683 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.103     ; 1.875      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.689 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.595      ; 3.499      ;
; 2.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.175     ; 1.827      ;
; 2.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.175     ; 1.827      ;
; 2.707 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -1.175     ; 1.827      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                               ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'uart_rx:uart_rx_inst|po_flag'                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[7] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[0] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[1] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[2] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[3] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[4] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[5] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[6] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[7] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[0]    ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[1]    ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[2]    ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[0] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[1] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[2] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[4] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[5] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[0] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[1] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[2] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[3] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[4] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[5] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[6] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[7] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[0] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[1] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[2] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[3] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[4] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[5] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[6] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[7] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[0] ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vga_pic:vga_pic_inst|my_flag'                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[9]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[0]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[1]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[2]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[3]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[4]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[5]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[6]  ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[7]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[10] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[12] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[13] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[8]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[9]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[0]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[10] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[11] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[12] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[13] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[14] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[15] ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[1]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[2]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[3]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[4]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[5]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[6]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[7]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[8]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[9]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[0]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[1]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[2]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[3]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[4]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[5]  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[6]  ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                       ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                                ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[7]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[7]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                                ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                          ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                         ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                           ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                               ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                ;
; 9.665 ; 9.881        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]                                                                                                                                ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                                                 ;
; 9.672 ; 9.888        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]                                                                                                                                 ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                    ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_busy_d1                                                                                                                                    ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                  ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                  ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                                                 ;
; 9.676 ; 9.892        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1                                                                                                                 ;
; 9.677 ; 9.893        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[24]                                                                                                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[27]                                                                                                               ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[28]                                                                                                               ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[0]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[10]                                                                                                            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[11]                                                                                                            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[12]                                                                                                            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[13]                                                                                                            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[14]                                                                                                            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[15]                                                                                                            ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[1]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[2]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[3]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[4]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[5]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[6]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[7]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[8]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[9]                                                                                                             ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                  ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                                                      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                                                      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                                                      ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                                                       ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[18]                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[22]                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                                                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[0]                                                                                                                                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[10]                                                                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[11]                                                                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[12]                                                                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[13]                                                                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[14]                                                                                                                                ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[15]                                                                                                                                ;
+-------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 9.717  ; 9.933        ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 9.879  ; 10.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.965  ; 9.965        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[0]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[1]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[2]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[3]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[4]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[5]|clk                                    ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_en|clk                                            ;
; 9.987  ; 9.987        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_flag|clk                                          ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[0]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[1]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[2]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[3]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[4]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[5]|clk                                    ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_en|clk                                            ;
; 10.012 ; 10.012       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_flag|clk                                          ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.033 ; 10.033       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 17.513 ; 20.000       ; 2.487          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[0]                                                                                                                                   ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[11]                                                                                                                                  ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[12]                                                                                                                                  ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[1]                                                                                                                                   ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[3]                                                                                                                                   ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[4]                                                                                                                                   ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[7]                                                                                                                                   ;
; 19.661 ; 19.877       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[9]                                                                                                                                   ;
; 19.669 ; 19.885       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[10]                                                                                                                                  ;
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pic_valid                                                                                                                                         ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[14]                                                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[15]                                                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[2]                                                                                                                                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[5]                                                                                                                                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[6]                                                                                                                                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[8]                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[13]                                                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_flag                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[0]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[5]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[6]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_flag                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[1]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[2]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[4]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[5]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[6]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[7]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[8]                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|y_move[9]                                                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                                        ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                     ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; key_in          ; sys_clk                                             ; 3.402  ; 3.424  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; rx              ; sys_clk                                             ; 1.210  ; 1.340  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; 4.574  ; 4.682  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; -4.667 ; -4.523 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_data[*]   ; sys_clk                                             ; 5.037  ; 4.994  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 5.037  ; 4.994  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 4.310  ; 4.295  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 4.423  ; 4.500  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 4.422  ; 4.475  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 4.457  ; 4.538  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 4.279  ; 4.358  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 4.028  ; 4.043  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 4.097  ; 4.149  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 4.712  ; 4.845  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 4.500  ; 4.565  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 4.443  ; 4.427  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 4.741  ; 4.849  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 4.340  ; 4.433  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 4.208  ; 4.254  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 4.451  ; 4.428  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 4.362  ; 4.372  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sys_rst_n       ; sys_clk                                             ; 2.765  ; 2.900  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sd_miso         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.261  ; 4.478  ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; key_in          ; sys_clk                                             ; -1.334 ; -1.490 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; rx              ; sys_clk                                             ; -0.613 ; -0.748 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; -3.781 ; -3.872 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; 6.287  ; 6.179  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_data[*]   ; sys_clk                                             ; -3.322 ; -3.324 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; -4.292 ; -4.240 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; -3.590 ; -3.567 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; -3.698 ; -3.764 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; -3.698 ; -3.740 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; -3.733 ; -3.802 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; -3.579 ; -3.652 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; -3.322 ; -3.324 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; -3.388 ; -3.426 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; -3.992 ; -4.120 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; -3.773 ; -3.827 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; -3.718 ; -3.694 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; -4.020 ; -4.125 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; -3.634 ; -3.725 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; -3.493 ; -3.528 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; -3.726 ; -3.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; -3.640 ; -3.641 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sys_rst_n       ; sys_clk                                             ; -2.096 ; -2.221 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sd_miso         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; -2.370 ; -2.442 ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                           ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync           ; sys_clk                                             ; 6.154  ; 6.411  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]          ; sys_clk                                             ; 8.808  ; 8.892  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]         ; sys_clk                                             ; 8.676  ; 8.650  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]         ; sys_clk                                             ; 8.684  ; 8.712  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]         ; sys_clk                                             ; 8.186  ; 8.318  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]         ; sys_clk                                             ; 8.677  ; 8.673  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]         ; sys_clk                                             ; 8.717  ; 8.718  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]         ; sys_clk                                             ; 8.720  ; 8.746  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]         ; sys_clk                                             ; 8.737  ; 8.748  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]         ; sys_clk                                             ; 8.307  ; 8.368  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]         ; sys_clk                                             ; 8.407  ; 8.456  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]         ; sys_clk                                             ; 8.285  ; 8.347  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]        ; sys_clk                                             ; 8.348  ; 8.410  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]        ; sys_clk                                             ; 8.177  ; 8.212  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]        ; sys_clk                                             ; 8.164  ; 8.292  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]        ; sys_clk                                             ; 8.745  ; 8.827  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]        ; sys_clk                                             ; 8.808  ; 8.892  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]        ; sys_clk                                             ; 8.769  ; 8.690  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync           ; sys_clk                                             ; 7.528  ; 7.293  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs           ; sys_clk                                             ; 6.401  ; 6.011  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi         ; sys_clk                                             ; 6.427  ; 6.087  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk          ; sys_clk                                             ; 14.208 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sd_clk          ; sys_clk                                             ;        ; 13.972 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_addr[*]   ; sys_clk                                             ; 5.002  ; 5.303  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[0]  ; sys_clk                                             ; 5.002  ; 5.303  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[1]  ; sys_clk                                             ; 4.644  ; 4.886  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[2]  ; sys_clk                                             ; 4.452  ; 4.618  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[3]  ; sys_clk                                             ; 4.440  ; 4.603  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[4]  ; sys_clk                                             ; 4.621  ; 4.884  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[5]  ; sys_clk                                             ; 4.708  ; 4.929  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[6]  ; sys_clk                                             ; 4.597  ; 4.834  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[7]  ; sys_clk                                             ; 4.613  ; 4.861  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[8]  ; sys_clk                                             ; 4.758  ; 4.983  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[9]  ; sys_clk                                             ; 4.775  ; 4.965  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[10] ; sys_clk                                             ; 4.757  ; 4.975  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[11] ; sys_clk                                             ; 4.786  ; 5.019  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[12] ; sys_clk                                             ; 4.959  ; 5.239  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ba[*]     ; sys_clk                                             ; 5.073  ; 5.346  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[0]    ; sys_clk                                             ; 4.831  ; 5.022  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[1]    ; sys_clk                                             ; 5.073  ; 5.346  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cas_n     ; sys_clk                                             ; 5.105  ; 5.370  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cke       ; sys_clk                                             ; 4.181  ; 4.047  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cs_n      ; sys_clk                                             ; 4.088  ; 4.226  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_data[*]   ; sys_clk                                             ; 7.049  ; 6.598  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 7.049  ; 6.598  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 5.458  ; 5.228  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 5.635  ; 5.342  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 5.418  ; 5.205  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 5.986  ; 5.617  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 5.659  ; 5.367  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 5.115  ; 4.932  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 5.964  ; 5.555  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 4.316  ; 4.211  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 4.296  ; 4.195  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 4.652  ; 4.496  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 4.703  ; 4.536  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 4.895  ; 4.674  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 4.938  ; 4.713  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 4.627  ; 4.478  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 4.664  ; 4.507  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ras_n     ; sys_clk                                             ; 4.816  ; 4.993  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_we_n      ; sys_clk                                             ; 4.646  ; 4.768  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_clk       ; sys_clk                                             ; -2.479 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sdram_clk       ; sys_clk                                             ;        ; -2.489 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 7.982  ; 7.891  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.770  ; 8.697  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 9.432  ; 9.369  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.123  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                   ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync           ; sys_clk                                             ; 4.717  ; 5.046  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]          ; sys_clk                                             ; 5.474  ; 5.215  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]         ; sys_clk                                             ; 6.040  ; 5.635  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]         ; sys_clk                                             ; 6.046  ; 5.694  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]         ; sys_clk                                             ; 5.574  ; 5.321  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]         ; sys_clk                                             ; 6.100  ; 5.673  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]         ; sys_clk                                             ; 6.080  ; 5.700  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]         ; sys_clk                                             ; 6.084  ; 5.730  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]         ; sys_clk                                             ; 6.099  ; 5.730  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]         ; sys_clk                                             ; 5.740  ; 5.376  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]         ; sys_clk                                             ; 5.782  ; 5.449  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]         ; sys_clk                                             ; 5.723  ; 5.357  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]        ; sys_clk                                             ; 5.726  ; 5.405  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]        ; sys_clk                                             ; 5.474  ; 5.215  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]        ; sys_clk                                             ; 5.551  ; 5.294  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]        ; sys_clk                                             ; 6.107  ; 5.778  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]        ; sys_clk                                             ; 6.169  ; 5.871  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]        ; sys_clk                                             ; 5.907  ; 5.602  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync           ; sys_clk                                             ; 5.851  ; 5.491  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs           ; sys_clk                                             ; 5.576  ; 5.239  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi         ; sys_clk                                             ; 5.574  ; 5.220  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk          ; sys_clk                                             ; 13.699 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sd_clk          ; sys_clk                                             ;        ; 13.473 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_addr[*]   ; sys_clk                                             ; 3.913  ; 4.070  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[0]  ; sys_clk                                             ; 4.453  ; 4.743  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[1]  ; sys_clk                                             ; 4.109  ; 4.342  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[2]  ; sys_clk                                             ; 3.924  ; 4.085  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[3]  ; sys_clk                                             ; 3.913  ; 4.070  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[4]  ; sys_clk                                             ; 4.087  ; 4.341  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[5]  ; sys_clk                                             ; 4.171  ; 4.384  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[6]  ; sys_clk                                             ; 4.065  ; 4.294  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[7]  ; sys_clk                                             ; 4.080  ; 4.319  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[8]  ; sys_clk                                             ; 4.220  ; 4.437  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[9]  ; sys_clk                                             ; 4.232  ; 4.416  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[10] ; sys_clk                                             ; 4.217  ; 4.427  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[11] ; sys_clk                                             ; 4.247  ; 4.471  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[12] ; sys_clk                                             ; 4.412  ; 4.682  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ba[*]     ; sys_clk                                             ; 4.288  ; 4.473  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[0]    ; sys_clk                                             ; 4.288  ; 4.473  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[1]    ; sys_clk                                             ; 4.520  ; 4.783  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cas_n     ; sys_clk                                             ; 4.551  ; 4.806  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cke       ; sys_clk                                             ; 3.666  ; 3.536  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cs_n      ; sys_clk                                             ; 3.575  ; 3.710  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_data[*]   ; sys_clk                                             ; 3.775  ; 3.678  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 6.415  ; 5.980  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 4.892  ; 4.669  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 5.061  ; 4.778  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 4.852  ; 4.646  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 5.399  ; 5.043  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 5.081  ; 4.801  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 4.563  ; 4.386  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 5.378  ; 4.984  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 3.795  ; 3.693  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 3.775  ; 3.678  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 4.117  ; 3.966  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 4.167  ; 4.005  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 4.351  ; 4.138  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 4.391  ; 4.174  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 4.093  ; 3.949  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 4.128  ; 3.976  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ras_n     ; sys_clk                                             ; 4.273  ; 4.444  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_we_n      ; sys_clk                                             ; 4.112  ; 4.231  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_clk       ; sys_clk                                             ; -2.885 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sdram_clk       ; sys_clk                                             ;        ; -2.896 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 7.516  ; 3.736  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 7.506  ; 7.146  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 7.795  ; 7.450  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.956  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 5.085 ; 4.992 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 5.606 ; 5.531 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 6.023 ; 5.930 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 6.387 ; 6.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 6.387 ; 6.294 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 6.913 ; 6.820 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 6.371 ; 6.296 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 6.479 ; 6.380 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 6.479 ; 6.380 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 5.913 ; 5.820 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 5.913 ; 5.820 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 5.463 ; 5.370 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 5.513 ; 5.420 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 5.085 ; 4.992 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 5.085 ; 4.992 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 5.463 ; 5.370 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 5.463 ; 5.370 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.517 ; 4.424 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 5.061 ; 4.986 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 5.418 ; 5.325 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 5.767 ; 5.674 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 5.767 ; 5.674 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 6.272 ; 6.179 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 5.795 ; 5.720 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 5.902 ; 5.803 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 5.902 ; 5.803 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 5.312 ; 5.219 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 5.312 ; 5.219 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 4.881 ; 4.788 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 4.928 ; 4.835 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 4.517 ; 4.424 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 4.517 ; 4.424 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 4.881 ; 4.788 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 4.881 ; 4.788 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.830     ; 4.923     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 5.390     ; 5.465     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 5.768     ; 5.861     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 6.080     ; 6.173     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 6.080     ; 6.173     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 6.448     ; 6.541     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 6.102     ; 6.177     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 6.186     ; 6.285     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 6.186     ; 6.285     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 5.606     ; 5.699     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 5.606     ; 5.699     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 5.142     ; 5.235     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 5.185     ; 5.278     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 4.830     ; 4.923     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 4.830     ; 4.923     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 5.142     ; 5.235     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 5.142     ; 5.235     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.269     ; 4.362     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 4.850     ; 4.925     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 5.169     ; 5.262     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 5.469     ; 5.562     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 5.469     ; 5.562     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 5.822     ; 5.915     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 5.533     ; 5.608     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 5.617     ; 5.716     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 5.617     ; 5.716     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 5.014     ; 5.107     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 5.014     ; 5.107     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 4.569     ; 4.662     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 4.610     ; 4.703     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 4.269     ; 4.362     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 4.269     ; 4.362     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 4.569     ; 4.662     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 4.569     ; 4.662     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.327 ; -50.198       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -0.879 ; -26.689       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.735 ; -0.789        ;
; uart_rx:uart_rx_inst|po_flag                             ; -0.325 ; -15.361       ;
; vga_pic:vga_pic_inst|my_flag                             ; 0.392  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 6.570  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 18.790 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; uart_rx:uart_rx_inst|po_flag                             ; -0.565 ; -32.286       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.049 ; -0.049        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.147  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.164  ; 0.000         ;
; vga_pic:vga_pic_inst|my_flag                             ; 0.165  ; 0.000         ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 0.185  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.187  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.429 ; -54.966       ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.120 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -1.000 ; -102.000      ;
; uart_rx:uart_rx_inst|po_flag                             ; -1.000 ; -67.000       ;
; vga_pic:vga_pic_inst|my_flag                             ; -1.000 ; -64.000       ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 4.733  ; 0.000         ;
; sys_clk                                                  ; 9.594  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.735  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.797  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.733 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+--------+---------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock                 ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -3.327 ; vga_pic:vga_pic_inst|data_2[0]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.221     ; 3.043      ;
; -3.327 ; vga_pic:vga_pic_inst|data_3[1]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.224     ; 3.040      ;
; -3.314 ; vga_pic:vga_pic_inst|data_2[1]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.221     ; 3.030      ;
; -3.297 ; vga_pic:vga_pic_inst|data_3[0]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.224     ; 3.010      ;
; -3.281 ; vga_pic:vga_pic_inst|data_2[3]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.221     ; 2.997      ;
; -3.277 ; vga_pic:vga_pic_inst|data_4[0]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.223     ; 2.991      ;
; -3.267 ; vga_pic:vga_pic_inst|data_3[3]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.224     ; 2.980      ;
; -3.246 ; vga_pic:vga_pic_inst|data_2[2]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.221     ; 2.962      ;
; -3.244 ; vga_pic:vga_pic_inst|data_2[0]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.970      ;
; -3.244 ; vga_pic:vga_pic_inst|data_3[1]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.967      ;
; -3.243 ; vga_pic:vga_pic_inst|data_2[0]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.969      ;
; -3.243 ; vga_pic:vga_pic_inst|data_3[1]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.966      ;
; -3.242 ; vga_pic:vga_pic_inst|data_2[0]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.968      ;
; -3.242 ; vga_pic:vga_pic_inst|data_2[0]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.968      ;
; -3.242 ; vga_pic:vga_pic_inst|data_3[1]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.965      ;
; -3.242 ; vga_pic:vga_pic_inst|data_3[1]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.965      ;
; -3.239 ; vga_pic:vga_pic_inst|data_2[0]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.965      ;
; -3.239 ; vga_pic:vga_pic_inst|data_2[0]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.965      ;
; -3.239 ; vga_pic:vga_pic_inst|data_3[1]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.962      ;
; -3.239 ; vga_pic:vga_pic_inst|data_3[1]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.962      ;
; -3.231 ; vga_pic:vga_pic_inst|data_2[1]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.957      ;
; -3.230 ; vga_pic:vga_pic_inst|data_2[1]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.956      ;
; -3.229 ; vga_pic:vga_pic_inst|data_2[1]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.955      ;
; -3.229 ; vga_pic:vga_pic_inst|data_2[1]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.955      ;
; -3.226 ; vga_pic:vga_pic_inst|data_2[1]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.952      ;
; -3.226 ; vga_pic:vga_pic_inst|data_2[1]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.952      ;
; -3.218 ; vga_pic:vga_pic_inst|data_3[2]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.224     ; 2.931      ;
; -3.216 ; vga_pic:vga_pic_inst|data_4[2]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.223     ; 2.930      ;
; -3.214 ; vga_pic:vga_pic_inst|data_3[0]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.937      ;
; -3.213 ; vga_pic:vga_pic_inst|data_3[0]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.936      ;
; -3.212 ; vga_pic:vga_pic_inst|data_3[0]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.935      ;
; -3.212 ; vga_pic:vga_pic_inst|data_3[0]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.935      ;
; -3.209 ; vga_pic:vga_pic_inst|data_3[5]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.224     ; 2.922      ;
; -3.209 ; vga_pic:vga_pic_inst|data_3[0]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.932      ;
; -3.209 ; vga_pic:vga_pic_inst|data_3[0]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.932      ;
; -3.203 ; vga_pic:vga_pic_inst|data_4[1]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.223     ; 2.917      ;
; -3.198 ; vga_pic:vga_pic_inst|data_2[3]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.924      ;
; -3.197 ; vga_pic:vga_pic_inst|data_1[0]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 2.917      ;
; -3.197 ; vga_pic:vga_pic_inst|data_2[3]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.923      ;
; -3.196 ; vga_pic:vga_pic_inst|data_2[3]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.922      ;
; -3.196 ; vga_pic:vga_pic_inst|data_2[3]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.922      ;
; -3.194 ; vga_pic:vga_pic_inst|data_4[0]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.918      ;
; -3.193 ; vga_pic:vga_pic_inst|data_4[0]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.917      ;
; -3.193 ; vga_pic:vga_pic_inst|data_2[3]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.919      ;
; -3.193 ; vga_pic:vga_pic_inst|data_2[3]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.919      ;
; -3.192 ; vga_pic:vga_pic_inst|data_4[0]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.916      ;
; -3.192 ; vga_pic:vga_pic_inst|data_4[0]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.916      ;
; -3.189 ; vga_pic:vga_pic_inst|data_4[0]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.913      ;
; -3.189 ; vga_pic:vga_pic_inst|data_4[0]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.913      ;
; -3.185 ; vga_pic:vga_pic_inst|data_2[5]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.225     ; 2.897      ;
; -3.184 ; vga_pic:vga_pic_inst|data_3[3]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.907      ;
; -3.183 ; vga_pic:vga_pic_inst|data_3[3]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.906      ;
; -3.182 ; vga_pic:vga_pic_inst|data_3[3]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.905      ;
; -3.182 ; vga_pic:vga_pic_inst|data_3[3]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.905      ;
; -3.179 ; vga_pic:vga_pic_inst|data_3[3]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.902      ;
; -3.179 ; vga_pic:vga_pic_inst|data_3[3]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.902      ;
; -3.163 ; vga_pic:vga_pic_inst|data_2[2]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.889      ;
; -3.162 ; vga_pic:vga_pic_inst|data_2[2]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.888      ;
; -3.161 ; vga_pic:vga_pic_inst|data_2[2]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.887      ;
; -3.161 ; vga_pic:vga_pic_inst|data_2[2]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.887      ;
; -3.158 ; vga_pic:vga_pic_inst|data_2[2]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.884      ;
; -3.158 ; vga_pic:vga_pic_inst|data_2[2]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.211     ; 2.884      ;
; -3.151 ; vga_pic:vga_pic_inst|data_2[13] ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.222     ; 2.866      ;
; -3.148 ; vga_pic:vga_pic_inst|data_1[3]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 2.868      ;
; -3.138 ; vga_pic:vga_pic_inst|data_4[3]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.223     ; 2.852      ;
; -3.137 ; vga_pic:vga_pic_inst|data_2[4]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.225     ; 2.849      ;
; -3.136 ; vga_pic:vga_pic_inst|data_1[2]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.217     ; 2.856      ;
; -3.135 ; vga_pic:vga_pic_inst|data_3[2]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.858      ;
; -3.134 ; vga_pic:vga_pic_inst|data_2[0]  ; vga_pic:vga_pic_inst|pix_data_out[10] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.028     ; 3.043      ;
; -3.134 ; vga_pic:vga_pic_inst|data_3[4]  ; vga_pic:vga_pic_inst|pix_data_out[13] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.224     ; 2.847      ;
; -3.134 ; vga_pic:vga_pic_inst|data_3[2]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.857      ;
; -3.134 ; vga_pic:vga_pic_inst|data_3[1]  ; vga_pic:vga_pic_inst|pix_data_out[10] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.031     ; 3.040      ;
; -3.133 ; vga_pic:vga_pic_inst|data_4[2]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.857      ;
; -3.133 ; vga_pic:vga_pic_inst|data_3[2]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.856      ;
; -3.133 ; vga_pic:vga_pic_inst|data_3[2]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.856      ;
; -3.132 ; vga_pic:vga_pic_inst|data_4[2]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.856      ;
; -3.131 ; vga_pic:vga_pic_inst|data_4[2]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.855      ;
; -3.131 ; vga_pic:vga_pic_inst|data_4[2]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.855      ;
; -3.130 ; vga_pic:vga_pic_inst|data_3[2]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.853      ;
; -3.130 ; vga_pic:vga_pic_inst|data_3[2]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.853      ;
; -3.128 ; vga_pic:vga_pic_inst|data_4[2]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.852      ;
; -3.128 ; vga_pic:vga_pic_inst|data_4[2]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.852      ;
; -3.126 ; vga_pic:vga_pic_inst|data_3[5]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.849      ;
; -3.125 ; vga_pic:vga_pic_inst|data_3[5]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.848      ;
; -3.124 ; vga_pic:vga_pic_inst|data_3[5]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.847      ;
; -3.124 ; vga_pic:vga_pic_inst|data_3[5]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.847      ;
; -3.121 ; vga_pic:vga_pic_inst|data_3[5]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.844      ;
; -3.121 ; vga_pic:vga_pic_inst|data_3[5]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.214     ; 2.844      ;
; -3.121 ; vga_pic:vga_pic_inst|data_2[1]  ; vga_pic:vga_pic_inst|pix_data_out[10] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.028     ; 3.030      ;
; -3.120 ; vga_pic:vga_pic_inst|data_4[1]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.844      ;
; -3.119 ; vga_pic:vga_pic_inst|data_4[1]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.843      ;
; -3.118 ; vga_pic:vga_pic_inst|data_4[1]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.842      ;
; -3.118 ; vga_pic:vga_pic_inst|data_4[1]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.842      ;
; -3.115 ; vga_pic:vga_pic_inst|data_4[1]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.839      ;
; -3.115 ; vga_pic:vga_pic_inst|data_4[1]  ; vga_pic:vga_pic_inst|pix_data_out[14] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.213     ; 2.839      ;
; -3.114 ; vga_pic:vga_pic_inst|data_1[0]  ; vga_pic:vga_pic_inst|pix_data_out[6]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 2.844      ;
; -3.113 ; vga_pic:vga_pic_inst|data_1[0]  ; vga_pic:vga_pic_inst|pix_data_out[5]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 2.843      ;
; -3.112 ; vga_pic:vga_pic_inst|data_1[0]  ; vga_pic:vga_pic_inst|pix_data_out[2]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 2.842      ;
; -3.112 ; vga_pic:vga_pic_inst|data_1[0]  ; vga_pic:vga_pic_inst|pix_data_out[15] ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 2.842      ;
; -3.109 ; vga_pic:vga_pic_inst|data_1[0]  ; vga_pic:vga_pic_inst|pix_data_out[8]  ; vga_pic:vga_pic_inst|my_flag ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.207     ; 2.839      ;
+--------+---------------------------------+---------------------------------------+------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.879 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.267      ;
; -0.877 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.265      ;
; -0.852 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.328     ; 1.011      ;
; -0.794 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.182      ;
; -0.792 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.180      ;
; -0.763 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.329     ; 0.921      ;
; -0.762 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.329     ; 0.920      ;
; -0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.137      ;
; -0.749 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.137      ;
; -0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.328     ; 0.903      ;
; -0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.328     ; 0.903      ;
; -0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.328     ; 0.903      ;
; -0.744 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.328     ; 0.903      ;
; -0.736 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.124      ;
; -0.731 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.681      ;
; -0.718 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.669      ;
; -0.713 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.098     ; 1.102      ;
; -0.711 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.661      ;
; -0.708 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.098     ; 1.097      ;
; -0.704 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.092      ;
; -0.701 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.098     ; 1.090      ;
; -0.687 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.638      ;
; -0.682 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.633      ;
; -0.681 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.632      ;
; -0.675 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.329     ; 0.833      ;
; -0.675 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.063      ;
; -0.671 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.621      ;
; -0.670 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.621      ;
; -0.668 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.619      ;
; -0.667 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.618      ;
; -0.664 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.614      ;
; -0.664 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.052      ;
; -0.664 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.052      ;
; -0.661 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.098     ; 1.050      ;
; -0.654 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.098     ; 1.043      ;
; -0.651 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.039      ;
; -0.649 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.328     ; 0.808      ;
; -0.647 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.331     ; 0.803      ;
; -0.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.329     ; 0.804      ;
; -0.646 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.329     ; 0.804      ;
; -0.645 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.098     ; 1.034      ;
; -0.643 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.594      ;
; -0.634 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.585      ;
; -0.633 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.584      ;
; -0.632 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.584      ;
; -0.632 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.584      ;
; -0.632 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.584      ;
; -0.632 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.584      ;
; -0.623 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.011      ;
; -0.618 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.570      ;
; -0.618 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.570      ;
; -0.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 1.004      ;
; -0.614 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.100     ; 1.001      ;
; -0.611 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.100     ; 0.998      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.554      ;
; -0.602 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.553      ;
; -0.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.552      ;
; -0.596 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.098     ; 0.985      ;
; -0.590 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 0.978      ;
; -0.590 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.100     ; 0.977      ;
; -0.587 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.100     ; 0.974      ;
; -0.586 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.537      ;
; -0.584 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.536      ;
; -0.584 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.536      ;
; -0.584 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.536      ;
; -0.584 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.536      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.582 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.532      ;
; -0.576 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.328     ; 0.735      ;
; -0.576 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.098     ; 0.965      ;
; -0.571 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.500        ; -0.099     ; 0.959      ;
; -0.569 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.519      ;
; -0.569 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.036     ; 1.520      ;
; -0.563 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.037     ; 1.513      ;
; -0.552 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 1.000        ; -0.035     ; 1.504      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.735 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.023     ; 0.649      ;
; -0.054 ; uart_rx:uart_rx_inst|po_flag                                                                                                                   ; vga_pic:vga_pic_inst|my_flag                                                                                                                     ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.139     ; 0.457      ;
; 0.053  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.139     ; 0.350      ;
; 0.502  ; uart_rx:uart_rx_inst|po_flag                                                                                                                   ; vga_pic:vga_pic_inst|my_flag                                                                                                                     ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.139     ; 0.401      ;
; 0.544  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.139     ; 0.359      ;
; 8.033  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 1.863      ;
; 8.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 1.701      ;
; 8.225  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 1.691      ;
; 8.428  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 1.467      ;
; 8.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 1.410      ;
; 8.563  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.340      ;
; 8.563  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.340      ;
; 8.564  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 1.344      ;
; 8.612  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.291      ;
; 8.678  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 1.217      ;
; 8.746  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.163      ;
; 8.746  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.163      ;
; 8.746  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.163      ;
; 8.746  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.163      ;
; 8.779  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 1.124      ;
; 8.812  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.097      ;
; 8.817  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.092      ;
; 8.817  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.092      ;
; 8.817  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.092      ;
; 8.817  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.092      ;
; 8.821  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 1.088      ;
; 9.004  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.079     ; 0.904      ;
; 9.195  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 0.698      ;
; 16.252 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 3.501      ;
; 16.338 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 3.798      ;
; 16.364 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 3.772      ;
; 16.439 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 3.697      ;
; 16.463 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.488      ;
; 16.475 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                   ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 3.661      ;
; 16.478 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 3.275      ;
; 16.564 ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 3.189      ;
; 16.565 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 3.188      ;
; 16.583 ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 3.170      ;
; 16.606 ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 3.147      ;
; 16.623 ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 3.336      ;
; 16.646 ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 3.313      ;
; 16.703 ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 3.050      ;
; 16.720 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.223      ;
; 16.741 ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 3.218      ;
; 16.764 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.179      ;
; 16.776 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.175      ;
; 16.790 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[25]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 3.355      ;
; 16.791 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.962      ;
; 16.803 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.140      ;
; 16.803 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 3.333      ;
; 16.806 ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.145      ;
; 16.809 ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 3.150      ;
; 16.810 ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 2.962      ;
; 16.815 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.149      ; 3.321      ;
; 16.821 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.932      ;
; 16.824 ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 3.135      ;
; 16.836 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[22]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 3.309      ;
; 16.847 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 3.096      ;
; 16.872 ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.079      ;
; 16.877 ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.876      ;
; 16.883 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.870      ;
; 16.890 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.211     ; 2.886      ;
; 16.895 ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 3.056      ;
; 16.896 ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.857      ;
; 16.899 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[22]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.854      ;
; 16.899 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_start_en                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.211     ; 2.877      ;
; 16.907 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.254     ; 2.826      ;
; 16.908 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[13]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.162      ; 3.241      ;
; 16.919 ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.834      ;
; 16.927 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[23]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 3.218      ;
; 16.928 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[38]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.162      ; 3.221      ;
; 16.931 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 3.210      ;
; 16.942 ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.811      ;
; 16.946 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.997      ;
; 16.964 ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.024     ; 2.999      ;
; 16.975 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 3.166      ;
; 16.976 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[30]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 3.169      ;
; 16.980 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.917      ;
; 16.982 ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.969      ;
; 16.982 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[29]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 3.163      ;
; 16.985 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.958      ;
; 16.990 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.953      ;
; 16.991 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.906      ;
; 16.994 ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.090     ; 2.903      ;
; 16.996 ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.963      ;
; 17.007 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[33]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.150      ; 3.130      ;
; 17.011 ; data_ctrl:data_ctrl_inst|wr_busy_d1                                                                                                            ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.230     ; 2.746      ;
; 17.014 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 3.127      ;
; 17.016 ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.737      ;
; 17.019 ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 2.940      ;
; 17.024 ; data_ctrl:data_ctrl_inst|wr_sec_addr[18]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[23]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.927      ;
; 17.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]                                                                                       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.158      ; 3.117      ;
; 17.029 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.914      ;
; 17.032 ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                       ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.911      ;
; 17.032 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 2.919      ;
; 17.047 ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[19]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.706      ;
; 17.051 ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.044     ; 2.892      ;
; 17.055 ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[18]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.234     ; 2.698      ;
; 17.055 ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                         ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                          ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.211     ; 2.721      ;
; 17.058 ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.154      ; 3.083      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'uart_rx:uart_rx_inst|po_flag'                                                                                                                   ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                        ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.325 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.274      ;
; -0.325 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.274      ;
; -0.316 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.260      ;
; -0.316 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.260      ;
; -0.316 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.260      ;
; -0.316 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.260      ;
; -0.316 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.260      ;
; -0.316 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.260      ;
; -0.316 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.260      ;
; -0.316 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.260      ;
; -0.313 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.257      ;
; -0.313 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.257      ;
; -0.313 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.257      ;
; -0.313 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.257      ;
; -0.313 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.257      ;
; -0.313 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.257      ;
; -0.313 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.257      ;
; -0.313 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.257      ;
; -0.272 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.224      ;
; -0.272 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.224      ;
; -0.272 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.224      ;
; -0.272 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.224      ;
; -0.270 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.220      ;
; -0.270 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_8[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.220      ;
; -0.265 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.217      ;
; -0.265 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.217      ;
; -0.265 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.217      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.034     ; 1.213      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.034     ; 1.213      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.034     ; 1.213      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.034     ; 1.213      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_1[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.034     ; 1.213      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.036     ; 1.211      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.036     ; 1.211      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.036     ; 1.211      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.036     ; 1.211      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.036     ; 1.211      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.036     ; 1.211      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.036     ; 1.211      ;
; -0.260 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_6[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.036     ; 1.211      ;
; -0.259 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.039     ; 1.207      ;
; -0.259 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.039     ; 1.207      ;
; -0.259 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.039     ; 1.207      ;
; -0.259 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_4[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.039     ; 1.207      ;
; -0.250 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.202      ;
; -0.250 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.202      ;
; -0.250 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.202      ;
; -0.250 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.202      ;
; -0.250 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.202      ;
; -0.250 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_7[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.202      ;
; -0.241 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.190      ;
; -0.241 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.190      ;
; -0.215 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.159      ;
; -0.215 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.159      ;
; -0.215 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.159      ;
; -0.215 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.159      ;
; -0.215 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.159      ;
; -0.215 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.159      ;
; -0.215 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.159      ;
; -0.215 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_2[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.043     ; 1.159      ;
; -0.198 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.148      ;
; -0.198 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.148      ;
; -0.198 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.148      ;
; -0.198 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.148      ;
; -0.198 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.148      ;
; -0.198 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.148      ;
; -0.198 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.148      ;
; -0.198 ; vga_pic:vga_pic_inst|cnt[1] ; vga_pic:vga_pic_inst|temp_8[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.037     ; 1.148      ;
; -0.197 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_3[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.146      ;
; -0.166 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.118      ;
; -0.166 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.118      ;
; -0.166 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.118      ;
; -0.166 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.118      ;
; -0.166 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.118      ;
; -0.166 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_7[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.118      ;
; -0.161 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_3[0] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.110      ;
; -0.161 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_3[1] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.110      ;
; -0.161 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_3[2] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.110      ;
; -0.161 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_3[3] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.110      ;
; -0.161 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_3[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.110      ;
; -0.161 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_3[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.110      ;
; -0.161 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_3[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.110      ;
; -0.161 ; vga_pic:vga_pic_inst|cnt[0] ; vga_pic:vga_pic_inst|temp_3[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.038     ; 1.110      ;
; -0.141 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[4] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.093      ;
; -0.141 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[5] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.093      ;
; -0.141 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[6] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.093      ;
; -0.141 ; vga_pic:vga_pic_inst|cnt[2] ; vga_pic:vga_pic_inst|temp_4[7] ; uart_rx:uart_rx_inst|po_flag ; uart_rx:uart_rx_inst|po_flag ; 1.000        ; -0.035     ; 1.093      ;
+--------+-----------------------------+--------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vga_pic:vga_pic_inst|my_flag'                                                                                                                      ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.392 ; vga_pic:vga_pic_inst|temp_8[2] ; vga_pic:vga_pic_inst|data_4[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.532      ;
; 0.405 ; vga_pic:vga_pic_inst|temp_8[3] ; vga_pic:vga_pic_inst|data_4[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.519      ;
; 0.407 ; vga_pic:vga_pic_inst|temp_8[5] ; vga_pic:vga_pic_inst|data_4[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.517      ;
; 0.409 ; vga_pic:vga_pic_inst|temp_8[7] ; vga_pic:vga_pic_inst|data_4[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.515      ;
; 0.409 ; vga_pic:vga_pic_inst|temp_8[6] ; vga_pic:vga_pic_inst|data_4[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.515      ;
; 0.482 ; vga_pic:vga_pic_inst|temp_8[0] ; vga_pic:vga_pic_inst|data_4[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.442      ;
; 0.483 ; vga_pic:vga_pic_inst|temp_5[1] ; vga_pic:vga_pic_inst|data_3[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.442      ;
; 0.483 ; vga_pic:vga_pic_inst|temp_6[6] ; vga_pic:vga_pic_inst|data_3[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.442      ;
; 0.483 ; vga_pic:vga_pic_inst|temp_8[1] ; vga_pic:vga_pic_inst|data_4[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.441      ;
; 0.484 ; vga_pic:vga_pic_inst|temp_3[7] ; vga_pic:vga_pic_inst|data_2[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.441      ;
; 0.484 ; vga_pic:vga_pic_inst|temp_3[6] ; vga_pic:vga_pic_inst|data_2[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.441      ;
; 0.485 ; vga_pic:vga_pic_inst|temp_2[6] ; vga_pic:vga_pic_inst|data_1[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.440      ;
; 0.485 ; vga_pic:vga_pic_inst|temp_6[0] ; vga_pic:vga_pic_inst|data_3[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.440      ;
; 0.485 ; vga_pic:vga_pic_inst|temp_8[4] ; vga_pic:vga_pic_inst|data_4[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.439      ;
; 0.486 ; vga_pic:vga_pic_inst|temp_2[7] ; vga_pic:vga_pic_inst|data_1[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.439      ;
; 0.486 ; vga_pic:vga_pic_inst|temp_6[4] ; vga_pic:vga_pic_inst|data_3[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.439      ;
; 0.486 ; vga_pic:vga_pic_inst|temp_3[0] ; vga_pic:vga_pic_inst|data_2[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.439      ;
; 0.486 ; vga_pic:vga_pic_inst|temp_4[2] ; vga_pic:vga_pic_inst|data_2[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.439      ;
; 0.487 ; vga_pic:vga_pic_inst|temp_5[5] ; vga_pic:vga_pic_inst|data_3[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.438      ;
; 0.487 ; vga_pic:vga_pic_inst|temp_2[0] ; vga_pic:vga_pic_inst|data_1[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.438      ;
; 0.488 ; vga_pic:vga_pic_inst|temp_5[7] ; vga_pic:vga_pic_inst|data_3[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.437      ;
; 0.488 ; vga_pic:vga_pic_inst|temp_4[3] ; vga_pic:vga_pic_inst|data_2[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.437      ;
; 0.548 ; vga_pic:vga_pic_inst|temp_7[1] ; vga_pic:vga_pic_inst|data_4[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.376      ;
; 0.548 ; vga_pic:vga_pic_inst|temp_7[0] ; vga_pic:vga_pic_inst|data_4[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.063     ; 0.376      ;
; 0.549 ; vga_pic:vga_pic_inst|temp_1[6] ; vga_pic:vga_pic_inst|data_1[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.376      ;
; 0.550 ; vga_pic:vga_pic_inst|temp_1[5] ; vga_pic:vga_pic_inst|data_1[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.375      ;
; 0.550 ; vga_pic:vga_pic_inst|temp_1[0] ; vga_pic:vga_pic_inst|data_1[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.375      ;
; 0.550 ; vga_pic:vga_pic_inst|temp_5[0] ; vga_pic:vga_pic_inst|data_3[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.375      ;
; 0.550 ; vga_pic:vga_pic_inst|temp_2[3] ; vga_pic:vga_pic_inst|data_1[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.375      ;
; 0.550 ; vga_pic:vga_pic_inst|temp_7[2] ; vga_pic:vga_pic_inst|data_4[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.375      ;
; 0.551 ; vga_pic:vga_pic_inst|temp_1[2] ; vga_pic:vga_pic_inst|data_1[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.374      ;
; 0.551 ; vga_pic:vga_pic_inst|temp_6[2] ; vga_pic:vga_pic_inst|data_3[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.374      ;
; 0.551 ; vga_pic:vga_pic_inst|temp_2[1] ; vga_pic:vga_pic_inst|data_1[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.374      ;
; 0.551 ; vga_pic:vga_pic_inst|temp_3[3] ; vga_pic:vga_pic_inst|data_2[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.374      ;
; 0.551 ; vga_pic:vga_pic_inst|temp_4[1] ; vga_pic:vga_pic_inst|data_2[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.374      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_5[6] ; vga_pic:vga_pic_inst|data_3[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_1[3] ; vga_pic:vga_pic_inst|data_1[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_5[3] ; vga_pic:vga_pic_inst|data_3[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_1[1] ; vga_pic:vga_pic_inst|data_1[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_6[7] ; vga_pic:vga_pic_inst|data_3[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_2[5] ; vga_pic:vga_pic_inst|data_1[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_6[3] ; vga_pic:vga_pic_inst|data_3[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_6[1] ; vga_pic:vga_pic_inst|data_3[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_7[6] ; vga_pic:vga_pic_inst|data_4[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_3[5] ; vga_pic:vga_pic_inst|data_2[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_7[3] ; vga_pic:vga_pic_inst|data_4[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_3[1] ; vga_pic:vga_pic_inst|data_2[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.552 ; vga_pic:vga_pic_inst|temp_4[4] ; vga_pic:vga_pic_inst|data_2[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.373      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_5[4] ; vga_pic:vga_pic_inst|data_3[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_1[4] ; vga_pic:vga_pic_inst|data_1[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_5[2] ; vga_pic:vga_pic_inst|data_3[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_6[5] ; vga_pic:vga_pic_inst|data_3[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_2[4] ; vga_pic:vga_pic_inst|data_1[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_2[2] ; vga_pic:vga_pic_inst|data_1[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_7[7] ; vga_pic:vga_pic_inst|data_4[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_7[4] ; vga_pic:vga_pic_inst|data_4[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_3[4] ; vga_pic:vga_pic_inst|data_2[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_3[2] ; vga_pic:vga_pic_inst|data_2[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_4[7] ; vga_pic:vga_pic_inst|data_2[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_4[6] ; vga_pic:vga_pic_inst|data_2[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_4[5] ; vga_pic:vga_pic_inst|data_2[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.553 ; vga_pic:vga_pic_inst|temp_4[0] ; vga_pic:vga_pic_inst|data_2[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.372      ;
; 0.554 ; vga_pic:vga_pic_inst|temp_1[7] ; vga_pic:vga_pic_inst|data_1[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.371      ;
; 0.554 ; vga_pic:vga_pic_inst|temp_7[5] ; vga_pic:vga_pic_inst|data_4[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 1.000        ; -0.062     ; 0.371      ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 6.570 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.391      ;
; 6.612 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.349      ;
; 6.626 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.320      ;
; 6.628 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.333      ;
; 6.639 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.307      ;
; 6.643 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.318      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.646 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.305      ;
; 6.650 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.311      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.652 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.299      ;
; 6.658 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.025     ; 3.304      ;
; 6.660 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.286      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.664 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.287      ;
; 6.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.286      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.264      ;
; 6.700 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.025     ; 3.262      ;
; 6.716 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.025     ; 3.246      ;
; 6.727 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.234      ;
; 6.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.025     ; 3.231      ;
; 6.738 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.025     ; 3.224      ;
; 6.743 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.203      ;
; 6.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.202      ;
; 6.748 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.198      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.202      ;
; 6.763 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.025     ; 3.199      ;
; 6.769 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.192      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.180      ;
; 6.776 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.185      ;
; 6.785 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 3.165      ;
; 6.785 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.176      ;
; 6.793 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.153      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.797 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3] ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.036     ; 3.154      ;
; 6.798 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 3.152      ;
; 6.800 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.161      ;
; 6.806 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.140      ;
; 6.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.026     ; 3.154      ;
; 6.813 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.041     ; 3.133      ;
; 6.819 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.037     ; 3.131      ;
+-------+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 18.790 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.161      ;
; 18.807 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.144      ;
; 18.874 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.077      ;
; 18.903 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.048      ;
; 18.903 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.048      ;
; 18.913 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 1.038      ;
; 18.965 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.986      ;
; 18.975 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.976      ;
; 19.000 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.951      ;
; 19.000 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.951      ;
; 19.010 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.941      ;
; 19.048 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.903      ;
; 19.052 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.899      ;
; 19.065 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.886      ;
; 19.073 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.878      ;
; 19.073 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.878      ;
; 19.083 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.868      ;
; 19.103 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.848      ;
; 19.113 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.838      ;
; 19.117 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.834      ;
; 19.120 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.831      ;
; 19.132 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.819      ;
; 19.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.804      ;
; 19.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.804      ;
; 19.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.804      ;
; 19.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.804      ;
; 19.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.804      ;
; 19.147 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.804      ;
; 19.168 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.783      ;
; 19.171 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.780      ;
; 19.200 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.751      ;
; 19.201 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.750      ;
; 19.348 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.603      ;
; 19.355 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.596      ;
; 19.392 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.559      ;
; 19.398 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.553      ;
; 19.404 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.547      ;
; 19.404 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.547      ;
; 19.405 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.546      ;
; 19.406 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.545      ;
; 19.406 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.545      ;
; 19.413 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.538      ;
; 19.592 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.359      ;
; 19.601 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 0.350      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'uart_rx:uart_rx_inst|po_flag'                                                                                                                                                    ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                        ; Launch Clock                                             ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.565 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_1[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.227      ; 0.816      ;
; -0.546 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_2[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.218      ; 0.826      ;
; -0.542 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_2[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.218      ; 0.830      ;
; -0.538 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_5[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.840      ;
; -0.533 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_8[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.845      ;
; -0.532 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_7[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.228      ; 0.850      ;
; -0.531 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_2[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.218      ; 0.841      ;
; -0.529 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_2[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.218      ; 0.843      ;
; -0.528 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_6[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.225      ; 0.851      ;
; -0.528 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_8[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.850      ;
; -0.527 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_7[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.853      ;
; -0.527 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_4[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.222      ; 0.849      ;
; -0.526 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_8[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.852      ;
; -0.521 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_1[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.228      ; 0.861      ;
; -0.521 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_5[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.859      ;
; -0.519 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_2[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.218      ; 0.853      ;
; -0.519 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_7[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.861      ;
; -0.519 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_7[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.861      ;
; -0.518 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_7[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.228      ; 0.864      ;
; -0.517 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_4[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.863      ;
; -0.517 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_2[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.218      ; 0.855      ;
; -0.515 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_4[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.228      ; 0.867      ;
; -0.514 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_1[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.227      ; 0.867      ;
; -0.514 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_8[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.866      ;
; -0.514 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_6[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.225      ; 0.865      ;
; -0.512 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_3[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.223      ; 0.865      ;
; -0.512 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_8[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.866      ;
; -0.512 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_8[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.866      ;
; -0.511 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_5[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.867      ;
; -0.509 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_6[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.227      ; 0.872      ;
; -0.507 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_8[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.873      ;
; -0.506 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_7[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.223      ; 0.871      ;
; -0.505 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_4[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.875      ;
; -0.505 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_1[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.229      ; 0.878      ;
; -0.505 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_3[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.223      ; 0.872      ;
; -0.504 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_4[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.876      ;
; -0.502 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_4[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.876      ;
; -0.501 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_3[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.225      ; 0.878      ;
; -0.499 ; uart_rx:uart_rx_inst|po_data[4] ; vga_pic:vga_pic_inst|temp_6[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.225      ; 0.880      ;
; -0.498 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_5[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.882      ;
; -0.496 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_1[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.227      ; 0.885      ;
; -0.495 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_6[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.225      ; 0.884      ;
; -0.493 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_3[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.223      ; 0.884      ;
; -0.493 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_4[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.222      ; 0.883      ;
; -0.493 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_7[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.223      ; 0.884      ;
; -0.490 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_1[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.890      ;
; -0.490 ; uart_rx:uart_rx_inst|po_data[2] ; vga_pic:vga_pic_inst|temp_2[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.220      ; 0.884      ;
; -0.487 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_3[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.223      ; 0.890      ;
; -0.487 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_7[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.893      ;
; -0.486 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_1[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.226      ; 0.894      ;
; -0.485 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_2[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.220      ; 0.889      ;
; -0.485 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_5[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.893      ;
; -0.481 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_5[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.897      ;
; -0.480 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_5[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.898      ;
; -0.479 ; uart_rx:uart_rx_inst|po_data[7] ; vga_pic:vga_pic_inst|temp_3[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.223      ; 0.898      ;
; -0.479 ; uart_rx:uart_rx_inst|po_data[0] ; vga_pic:vga_pic_inst|temp_3[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.223      ; 0.898      ;
; -0.472 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_3[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.225      ; 0.907      ;
; -0.471 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_5[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.907      ;
; -0.471 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_6[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.225      ; 0.908      ;
; -0.471 ; uart_rx:uart_rx_inst|po_data[5] ; vga_pic:vga_pic_inst|temp_8[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.224      ; 0.907      ;
; -0.471 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_4[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.222      ; 0.905      ;
; -0.471 ; uart_rx:uart_rx_inst|po_data[1] ; vga_pic:vga_pic_inst|temp_1[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.227      ; 0.910      ;
; -0.469 ; uart_rx:uart_rx_inst|po_data[6] ; vga_pic:vga_pic_inst|temp_6[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.227      ; 0.912      ;
; -0.443 ; uart_rx:uart_rx_inst|po_data[3] ; vga_pic:vga_pic_inst|temp_6[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 1.225      ; 0.936      ;
; 0.187  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|cnt[1]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[0]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.314      ;
; 0.231  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[1]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.351      ;
; 0.236  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.356      ;
; 0.336  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|cnt[2]    ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.456      ;
; 0.759  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.878      ;
; 0.759  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.878      ;
; 0.759  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.878      ;
; 0.759  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.878      ;
; 0.759  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.878      ;
; 0.759  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.878      ;
; 0.759  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.878      ;
; 0.759  ; vga_pic:vga_pic_inst|cnt[2]     ; vga_pic:vga_pic_inst|temp_5[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.878      ;
; 0.854  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.034      ; 0.972      ;
; 0.854  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_3[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.034      ; 0.972      ;
; 0.869  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.988      ;
; 0.869  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.988      ;
; 0.869  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.988      ;
; 0.869  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.988      ;
; 0.869  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.988      ;
; 0.869  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.988      ;
; 0.869  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[6] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.988      ;
; 0.869  ; vga_pic:vga_pic_inst|cnt[0]     ; vga_pic:vga_pic_inst|temp_5[7] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.035      ; 0.988      ;
; 0.877  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_6[0] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.997      ;
; 0.877  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_6[1] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.997      ;
; 0.877  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_6[2] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.997      ;
; 0.877  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_6[3] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.997      ;
; 0.877  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_6[4] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.997      ;
; 0.877  ; vga_pic:vga_pic_inst|cnt[1]     ; vga_pic:vga_pic_inst|temp_6[5] ; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag ; 0.000        ; 0.036      ; 0.997      ;
+--------+---------------------------------+--------------------------------+----------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.049 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk                                                                                                                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.307      ;
; 0.029  ; uart_rx:uart_rx_inst|po_flag                                                                                                                                           ; vga_pic:vga_pic_inst|my_flag                                                                                                                                                        ; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.385      ;
; 0.179  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                                                    ; vga_ctrl:vga_ctrl_inst|catch_finish                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                                                     ; vga_ctrl:vga_ctrl_inst|catch_valid                                                                                                                                                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|my_click                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; uart_rx:uart_rx_inst|work_en                                                                                                                                           ; uart_rx:uart_rx_inst|work_en                                                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                    ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                               ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[1]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194  ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                        ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                  ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.322      ;
; 0.196  ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                    ; data_ctrl:data_ctrl_inst|wr_busy_d1                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.324      ;
; 0.198  ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                        ; uart_rx:uart_rx_inst|po_data[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198  ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.205  ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[0]                                                                                                              ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|data_cnt[8]                                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206  ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207  ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207  ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.211  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.493      ;
; 0.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.497      ;
; 0.216  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.498      ;
; 0.218  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.339      ;
; 0.220  ; uart_rx:uart_rx_inst|bit_flag                                                                                                                                          ; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.340      ;
; 0.224  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.505      ;
; 0.224  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.344      ;
; 0.224  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                               ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.344      ;
; 0.229  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.510      ;
; 0.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.177      ; 0.511      ;
; 0.233  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.353      ;
; 0.233  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.353      ;
; 0.236  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.356      ;
; 0.244  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.178      ; 0.526      ;
; 0.252  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.257  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[2]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[2]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.259  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[5]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[3]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_ctrl_cnt[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262  ; key_filter:key_filter_inst|cnt_20ms[1]                                                                                                                                 ; key_filter:key_filter_inst|key_flag                                                                                                                                                 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263  ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[17]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263  ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[16]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264  ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                                                ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                                                 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1                                                                                                                              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.392      ;
; 0.271  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[4]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.394      ;
; 0.277  ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[30]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277  ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[16]                                                                                                                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277  ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278  ; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278  ; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                        ; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.284  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.406      ;
; 0.286  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[0]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.407      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.408      ;
; 0.288  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                           ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.408      ;
; 0.288  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[7]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.409      ;
; 0.289  ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_done_flag                                                                                                         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|detect_data[6]                                                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.410      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.470      ;
; 0.155 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.220      ; 0.479      ;
; 0.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.484      ;
; 0.169 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.491      ;
; 0.178 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.500      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.508      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.218      ; 0.510      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_req                                                                                                                ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.317      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.329      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.494      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.496      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.502      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.505      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.341      ;
; 0.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.181      ; 0.512      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.351      ;
; 0.230 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.512      ;
; 0.233 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.178      ; 0.515      ;
; 0.234 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.354      ;
; 0.248 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.227      ; 0.579      ;
; 0.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.372      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.374      ;
; 0.257 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.228      ; 0.589      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.385      ;
; 0.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.387      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                        ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.401      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[6]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.405      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.620      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[5]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.626      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.164 ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.489      ;
; 0.172 ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.493      ;
; 0.175 ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.175 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.178 ; vga_pic:vga_pic_inst|rom_addr[9]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.180 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a12~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.495      ;
; 0.181 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.501      ;
; 0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.502      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[6]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_addr[8]                                                                                                                                                    ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|y_flag                                                                                                                                            ; vga_pic:vga_pic_inst|y_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_pic:vga_pic_inst|x_flag                                                                                                                                            ; vga_pic:vga_pic_inst|x_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.508      ;
; 0.188 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.509      ;
; 0.191 ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.513      ;
; 0.191 ; vga_pic:vga_pic_inst|rom_addr[7]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.513      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; vga_pic:vga_pic_inst|rom_addr[5]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.517      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.521      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.336      ;
; 0.218 ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.540      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.223 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.276 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|y_flag                                                                                                                                                         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.289 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.291 ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.625      ;
; 0.306 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.632      ;
; 0.307 ; vga_pic:vga_pic_inst|y_move[9]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[9]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; vga_pic:vga_pic_inst|y_move[7]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[7]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[1]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[3]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[3]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_pic:vga_pic_inst|y_move[5]                                                                                                                                         ; vga_pic:vga_pic_inst|y_move[5]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[9]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[7]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[2]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[8]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                         ; vga_pic:vga_pic_inst|x_move[4]                                                                                                                                                      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a12~porta_address_reg0                                           ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.631      ;
; 0.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.645      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.641      ;
; 0.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.641      ;
; 0.321 ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                      ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.643      ;
; 0.321 ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                        ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                                     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.650      ;
; 0.323 ; vga_pic:vga_pic_inst|rom_addr[3]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a2~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.645      ;
; 0.326 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a2~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.648      ;
; 0.327 ; vga_pic:vga_pic_inst|rom_addr[4]                                                                                                                                       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.649      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vga_pic:vga_pic_inst|my_flag'                                                                                                                       ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.165 ; vga_pic:vga_pic_inst|temp_1[7] ; vga_pic:vga_pic_inst|data_1[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.313      ;
; 0.165 ; vga_pic:vga_pic_inst|temp_2[2] ; vga_pic:vga_pic_inst|data_1[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.313      ;
; 0.165 ; vga_pic:vga_pic_inst|temp_7[5] ; vga_pic:vga_pic_inst|data_4[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.313      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_5[6] ; vga_pic:vga_pic_inst|data_3[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_5[4] ; vga_pic:vga_pic_inst|data_3[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_1[4] ; vga_pic:vga_pic_inst|data_1[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_1[3] ; vga_pic:vga_pic_inst|data_1[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_5[2] ; vga_pic:vga_pic_inst|data_3[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_1[1] ; vga_pic:vga_pic_inst|data_1[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_6[7] ; vga_pic:vga_pic_inst|data_3[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_2[5] ; vga_pic:vga_pic_inst|data_1[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_6[5] ; vga_pic:vga_pic_inst|data_3[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_2[4] ; vga_pic:vga_pic_inst|data_1[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_6[3] ; vga_pic:vga_pic_inst|data_3[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_6[1] ; vga_pic:vga_pic_inst|data_3[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_7[7] ; vga_pic:vga_pic_inst|data_4[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_3[5] ; vga_pic:vga_pic_inst|data_2[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_7[4] ; vga_pic:vga_pic_inst|data_4[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_3[4] ; vga_pic:vga_pic_inst|data_2[12] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_7[3] ; vga_pic:vga_pic_inst|data_4[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_3[2] ; vga_pic:vga_pic_inst|data_2[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_3[1] ; vga_pic:vga_pic_inst|data_2[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_4[7] ; vga_pic:vga_pic_inst|data_2[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_4[6] ; vga_pic:vga_pic_inst|data_2[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_4[5] ; vga_pic:vga_pic_inst|data_2[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_4[4] ; vga_pic:vga_pic_inst|data_2[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.166 ; vga_pic:vga_pic_inst|temp_4[0] ; vga_pic:vga_pic_inst|data_2[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.314      ;
; 0.167 ; vga_pic:vga_pic_inst|temp_5[3] ; vga_pic:vga_pic_inst|data_3[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.315      ;
; 0.167 ; vga_pic:vga_pic_inst|temp_1[2] ; vga_pic:vga_pic_inst|data_1[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.315      ;
; 0.167 ; vga_pic:vga_pic_inst|temp_2[3] ; vga_pic:vga_pic_inst|data_1[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.315      ;
; 0.167 ; vga_pic:vga_pic_inst|temp_6[2] ; vga_pic:vga_pic_inst|data_3[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.315      ;
; 0.167 ; vga_pic:vga_pic_inst|temp_2[1] ; vga_pic:vga_pic_inst|data_1[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.315      ;
; 0.167 ; vga_pic:vga_pic_inst|temp_7[6] ; vga_pic:vga_pic_inst|data_4[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.315      ;
; 0.167 ; vga_pic:vga_pic_inst|temp_3[3] ; vga_pic:vga_pic_inst|data_2[11] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.315      ;
; 0.168 ; vga_pic:vga_pic_inst|temp_1[6] ; vga_pic:vga_pic_inst|data_1[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.316      ;
; 0.168 ; vga_pic:vga_pic_inst|temp_1[5] ; vga_pic:vga_pic_inst|data_1[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.316      ;
; 0.168 ; vga_pic:vga_pic_inst|temp_1[0] ; vga_pic:vga_pic_inst|data_1[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.316      ;
; 0.168 ; vga_pic:vga_pic_inst|temp_5[0] ; vga_pic:vga_pic_inst|data_3[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.316      ;
; 0.168 ; vga_pic:vga_pic_inst|temp_7[2] ; vga_pic:vga_pic_inst|data_4[10] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.316      ;
; 0.168 ; vga_pic:vga_pic_inst|temp_4[1] ; vga_pic:vga_pic_inst|data_2[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.316      ;
; 0.168 ; vga_pic:vga_pic_inst|temp_7[1] ; vga_pic:vga_pic_inst|data_4[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.316      ;
; 0.168 ; vga_pic:vga_pic_inst|temp_7[0] ; vga_pic:vga_pic_inst|data_4[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.316      ;
; 0.238 ; vga_pic:vga_pic_inst|temp_4[3] ; vga_pic:vga_pic_inst|data_2[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.386      ;
; 0.239 ; vga_pic:vga_pic_inst|temp_5[7] ; vga_pic:vga_pic_inst|data_3[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.387      ;
; 0.239 ; vga_pic:vga_pic_inst|temp_5[5] ; vga_pic:vga_pic_inst|data_3[13] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.387      ;
; 0.239 ; vga_pic:vga_pic_inst|temp_2[0] ; vga_pic:vga_pic_inst|data_1[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.387      ;
; 0.240 ; vga_pic:vga_pic_inst|temp_2[7] ; vga_pic:vga_pic_inst|data_1[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.388      ;
; 0.240 ; vga_pic:vga_pic_inst|temp_6[4] ; vga_pic:vga_pic_inst|data_3[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.388      ;
; 0.240 ; vga_pic:vga_pic_inst|temp_3[0] ; vga_pic:vga_pic_inst|data_2[8]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.388      ;
; 0.240 ; vga_pic:vga_pic_inst|temp_4[2] ; vga_pic:vga_pic_inst|data_2[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.388      ;
; 0.240 ; vga_pic:vga_pic_inst|temp_8[4] ; vga_pic:vga_pic_inst|data_4[4]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.388      ;
; 0.241 ; vga_pic:vga_pic_inst|temp_2[6] ; vga_pic:vga_pic_inst|data_1[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.389      ;
; 0.241 ; vga_pic:vga_pic_inst|temp_6[0] ; vga_pic:vga_pic_inst|data_3[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.389      ;
; 0.241 ; vga_pic:vga_pic_inst|temp_3[6] ; vga_pic:vga_pic_inst|data_2[14] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.389      ;
; 0.241 ; vga_pic:vga_pic_inst|temp_8[1] ; vga_pic:vga_pic_inst|data_4[1]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.389      ;
; 0.242 ; vga_pic:vga_pic_inst|temp_5[1] ; vga_pic:vga_pic_inst|data_3[9]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.390      ;
; 0.242 ; vga_pic:vga_pic_inst|temp_6[6] ; vga_pic:vga_pic_inst|data_3[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.390      ;
; 0.242 ; vga_pic:vga_pic_inst|temp_3[7] ; vga_pic:vga_pic_inst|data_2[15] ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.390      ;
; 0.242 ; vga_pic:vga_pic_inst|temp_8[0] ; vga_pic:vga_pic_inst|data_4[0]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.390      ;
; 0.307 ; vga_pic:vga_pic_inst|temp_8[7] ; vga_pic:vga_pic_inst|data_4[7]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.455      ;
; 0.307 ; vga_pic:vga_pic_inst|temp_8[6] ; vga_pic:vga_pic_inst|data_4[6]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.455      ;
; 0.308 ; vga_pic:vga_pic_inst|temp_8[5] ; vga_pic:vga_pic_inst|data_4[5]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.456      ;
; 0.310 ; vga_pic:vga_pic_inst|temp_8[3] ; vga_pic:vga_pic_inst|data_4[3]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.458      ;
; 0.318 ; vga_pic:vga_pic_inst|temp_8[2] ; vga_pic:vga_pic_inst|data_4[2]  ; uart_rx:uart_rx_inst|po_flag ; vga_pic:vga_pic_inst|my_flag ; 0.000        ; 0.044      ; 0.466      ;
+-------+--------------------------------+---------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                              ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.185 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.315      ;
; 0.195 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.317      ;
; 0.198 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.320      ;
; 0.198 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.320      ;
; 0.210 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.332      ;
; 0.250 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.372      ;
; 0.251 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.373      ;
; 0.255 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.039      ; 0.378      ;
; 0.259 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.381      ;
; 0.259 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.381      ;
; 0.263 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.386      ;
; 0.265 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.387      ;
; 0.270 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.392      ;
; 0.271 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.393      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.420      ;
; 0.302 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.430      ;
; 0.317 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi                  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.442      ;
; 0.332 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.454      ;
; 0.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.453      ;
; 0.333 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.039      ; 0.456      ;
; 0.336 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.459      ;
; 0.338 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.460      ;
; 0.342 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.039      ; 0.465      ;
; 0.348 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.470      ;
; 0.359 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.481      ;
; 0.370 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.035      ; 0.489      ;
; 0.375 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.495      ;
; 0.396 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.041      ; 0.521      ;
; 0.407 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.039      ; 0.530      ;
; 0.431 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.551      ;
; 0.441 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.271      ; 0.796      ;
; 0.443 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.565      ;
; 0.446 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.035      ; 0.566      ;
; 0.447 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]            ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.569      ;
; 0.451 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.038      ; 0.573      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]        ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 0.000        ; 0.036      ; 0.574      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.353 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.473      ;
; 0.381 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.501      ;
; 0.384 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.504      ;
; 0.384 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.504      ;
; 0.435 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.555      ;
; 0.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.558      ;
; 0.438 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.558      ;
; 0.448 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.571      ;
; 0.456 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.514 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.634      ;
; 0.524 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.645      ;
; 0.556 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.676      ;
; 0.577 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.697      ;
; 0.588 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.708      ;
; 0.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.736      ;
; 0.616 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.736      ;
; 0.617 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.737      ;
; 0.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.783      ;
; 0.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.783      ;
; 0.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.783      ;
; 0.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.783      ;
; 0.663 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.783      ;
; 0.674 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.794      ;
; 0.674 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.794      ;
; 0.712 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.832      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.866      ;
; 0.746 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.866      ;
; 0.747 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.867      ;
; 0.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.920      ;
; 0.800 ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en         ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.920      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.429 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.225     ; 1.141      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_start_en     ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.412 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.209     ; 1.140      ;
; -1.400 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.224     ; 1.113      ;
; -1.324 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.217     ; 1.044      ;
; -1.324 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.217     ; 1.044      ;
; -1.324 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.217     ; 1.044      ;
; -1.324 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.217     ; 1.044      ;
; -1.324 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.217     ; 1.044      ;
; -1.201 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.037     ; 1.101      ;
; -1.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.023     ; 1.101      ;
; -1.187 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_busy_d1      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.023     ; 1.101      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.034 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.041     ; 0.930      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; -1.028 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.019     ; 0.946      ;
; 7.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.996      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.917  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.997      ;
; 7.920  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 1.979      ;
; 7.980  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.918      ;
; 7.982  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.924      ;
; 7.982  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.924      ;
; 7.982  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.924      ;
; 7.982  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.924      ;
; 7.982  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.924      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.995  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.919      ;
; 7.998  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 1.901      ;
; 8.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.846      ;
; 8.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.846      ;
; 8.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.846      ;
; 8.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.846      ;
; 8.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.846      ;
; 8.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[10] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 1.834      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_start_en     ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[14] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[16] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[18] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[19] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[22] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[23] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[30] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.073     ; 1.835      ;
; 8.082  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[12] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 1.817      ;
; 8.117  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.099      ; 1.969      ;
; 8.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.113      ; 1.969      ;
; 8.131  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_busy_d1      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.113      ; 1.969      ;
; 8.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.762      ;
; 8.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.762      ;
; 8.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.762      ;
; 8.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 1.762      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.496      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.120 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.519      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.562      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.585      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.272      ; 1.615      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[13] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[17] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[20] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[21] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[24] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[25] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[26] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[27] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[28] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[29] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.239 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[31] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.295      ; 1.638      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.291      ; 1.670      ;
; 1.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_busy_d1      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.291      ; 1.670      ;
; 1.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 1.670      ;
; 1.341 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.291      ; 1.736      ;
; 1.341 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_busy_d1      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.291      ; 1.736      ;
; 1.356 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 1.736      ;
; 1.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_busy_d0      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.291      ; 1.789      ;
; 1.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_busy_d1      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.291      ; 1.789      ;
; 1.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; data_ctrl:data_ctrl_inst|wr_sec_addr[11] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.276      ; 1.789      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.614      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.614      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.614      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.614      ;
; 1.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 1.614      ;
; 1.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.776     ; 0.879      ;
; 1.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.776     ; 0.879      ;
; 1.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.776     ; 0.879      ;
; 1.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.776     ; 0.879      ;
; 1.471 ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_init_done                                        ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]   ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; -0.776     ; 0.879      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk'                                                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                               ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_idle        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_init_done   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_acmd41 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd55  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_send_cmd8   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state.st_wait_cmd0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_cnt[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|over_time_en             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[10]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[11]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[12]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[13]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[14]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[15]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[16]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[17]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[18]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[19]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[20]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[21]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[22]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[23]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[24]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[25]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[26]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[27]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[28]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[29]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[30]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[31]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[32]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[33]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[34]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[35]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[36]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[37]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[38]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[39]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[40]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[41]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[42]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[43]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[44]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[45]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[46]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[47]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[8]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_data[9]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_en                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs                    ;
+--------+--------------+----------------+------------+-----------------------------------------------------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'uart_rx:uart_rx_inst|po_flag'                                                              ;
+--------+--------------+----------------+-----------------+------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                        ; Clock Edge ; Target                         ;
+--------+--------------+----------------+-----------------+------------------------------+------------+--------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_6[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_7[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_8[7] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[0]    ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[1]    ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|cnt[2]    ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[3] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[6] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_1[7] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[0] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[1] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[2] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[3] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[4] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[5] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[6] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_2[7] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[0] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[1] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[2] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[3] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[4] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[5] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[6] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_3[7] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[0] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[1] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[2] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_4[3] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[0] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[1] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[2] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[3] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[4] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[5] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; uart_rx:uart_rx_inst|po_flag ; Rise       ; vga_pic:vga_pic_inst|temp_5[6] ;
+--------+--------------+----------------+-----------------+------------------------------+------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vga_pic:vga_pic_inst|my_flag'                                                               ;
+--------+--------------+----------------+-----------------+------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                        ; Clock Edge ; Target                          ;
+--------+--------------+----------------+-----------------+------------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[9]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[0]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[11] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[14] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[15] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[1]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[2]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[3]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[4]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[5]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[6]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_1[7]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[0]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[10] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[11] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[12] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[13] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[14] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[15] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[1]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[2]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[3]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[8]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_2[9]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[10] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[11] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[12] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[13] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[14] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[15] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[8]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_3[9]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[10] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[11] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[12] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[13] ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; vga_pic:vga_pic_inst|my_flag ; Rise       ; vga_pic:vga_pic_inst|data_4[14] ;
+--------+--------------+----------------+-----------------+------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0  ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg        ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_address_reg0  ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_we_reg        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~porta_datain_reg0   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6] ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[5]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[6]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[7]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[0]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[1]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[2]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[3]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[4]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[5]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe10a[7]                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                        ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 9.735 ; 9.965        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a1~portb_address_reg0 ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 9.737 ; 9.967        ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 9.768 ; 9.952        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_busy_d0                                                                                                                                                 ;
; 9.768 ; 9.952        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_busy_d1                                                                                                                                                 ;
; 9.768 ; 9.952        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi                                                                                                                               ;
; 9.768 ; 9.952        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_busy                                                                                                                               ;
; 9.768 ; 9.952        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d0                                                                                                                              ;
; 9.768 ; 9.952        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_en_d1                                                                                                                              ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[13]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[15]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[17]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[1]                                                                                                                                             ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[20]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[21]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[24]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[25]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[26]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[27]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[28]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[29]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[2]                                                                                                                                             ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[31]                                                                                                                                            ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[3]                                                                                                                                             ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[5]                                                                                                                                             ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                        ;
; 9.778 ; 9.962        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[11]                                                                                                                                            ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[0]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[10]                                                                                                                                             ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[1]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[2]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[3]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[4]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[5]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[6]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[7]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[8]                                                                                                                                              ;
; 9.780 ; 9.964        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_cnt[9]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[4]                                                                                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[6]                                                                                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[7]                                                                                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[8]                                                                                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[9]                                                                                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[0]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[1]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[2]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[3]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[4]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[5]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[6]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[7]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[8]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|cnt_20ms[9]                                                                                                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; key_filter:key_filter_inst|key_flag                                                                                                                                                 ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[0]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[1]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[2]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[0]                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[1]                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[2]                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[3]                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4]                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[5]                                                                                                                        ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[12]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[14]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[15]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[16]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[17]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[18]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[19]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[20]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[21]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[22]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[23]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[25]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[29]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[30]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[31]                                                                                                                            ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                        ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_flow_cnt[0]                                                                                                                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[0]                                                                                                                                             ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[10]                                                                                                                                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[12]                                                                                                                                            ;
; 9.797 ; 9.981        ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; data_ctrl:data_ctrl_inst|wr_sec_addr[14]                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 9.797  ; 9.981        ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 9.800  ; 10.016       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[0]|clk                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[1]|clk                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[2]|clk                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[3]|clk                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[4]|clk                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[5]|clk                                    ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_en|clk                                            ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_flag|clk                                          ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 9.999  ; 9.999        ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 10.001 ; 10.001       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[0]|clk                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[1]|clk                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[2]|clk                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[3]|clk                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[4]|clk                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_bit_cnt[5]|clk                                    ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_en|clk                                            ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; u_sd_ctrl_top|u_sd_write|res_flag|clk                                          ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                   ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                           ;
; 18.000 ; 20.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a6~porta_address_reg0                                            ;
; 19.733 ; 19.963       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a6~porta_re_reg                                                  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a10~porta_address_reg0                                           ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a10~porta_re_reg                                                 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_address_reg0                                           ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a14~porta_re_reg                                                 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a2~porta_address_reg0                                            ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a2~porta_re_reg                                                  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_address_reg0                                            ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a4~porta_re_reg                                                  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a8~porta_address_reg0                                            ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a8~porta_re_reg                                                  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a0~porta_address_reg0                                            ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a0~porta_re_reg                                                  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a12~porta_address_reg0                                           ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_pic:rom_pic_inst|altsyncram:altsyncram_component|altsyncram_7hb1:auto_generated|ram_block1a12~porta_re_reg                                                 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ;
; 19.769 ; 19.953       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[10]                                                                                                                                               ;
; 19.771 ; 19.955       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[0]                                                                                                                                                ;
; 19.771 ; 19.955       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[11]                                                                                                                                               ;
; 19.771 ; 19.955       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[12]                                                                                                                                               ;
; 19.771 ; 19.955       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[1]                                                                                                                                                ;
; 19.771 ; 19.955       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[3]                                                                                                                                                ;
; 19.771 ; 19.955       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[4]                                                                                                                                                ;
; 19.771 ; 19.955       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[7]                                                                                                                                                ;
; 19.771 ; 19.955       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[9]                                                                                                                                                ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                                                                                                                     ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[10]                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[13]                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[2]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[4]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[8]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[9]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[14]                                                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[15]                                                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[2]                                                                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[5]                                                                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[6]                                                                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data_out[8]                                                                                                                                                ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[0]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[10]                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[11]                                                                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[1]                                                                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|rom_addr[2]                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                     ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; key_in          ; sys_clk                                             ; 1.734  ; 2.127  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; rx              ; sys_clk                                             ; 0.751  ; 1.113  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; 2.503  ; 3.137  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; -7.132 ; -6.537 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_data[*]   ; sys_clk                                             ; 2.693  ; 3.344  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 2.693  ; 3.344  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 2.355  ; 2.940  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 2.422  ; 3.054  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 2.405  ; 3.033  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 2.443  ; 3.084  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 2.351  ; 2.923  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 2.215  ; 2.787  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 2.271  ; 2.854  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 2.559  ; 3.209  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 2.461  ; 3.100  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 2.422  ; 3.027  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 2.565  ; 3.211  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 2.390  ; 2.979  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 2.327  ; 2.929  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 2.416  ; 3.021  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 2.388  ; 2.991  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sys_rst_n       ; sys_clk                                             ; 1.504  ; 1.855  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sd_miso         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 2.113  ; 2.702  ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; key_in          ; sys_clk                                             ; -0.776 ; -1.116 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; rx              ; sys_clk                                             ; -0.443 ; -0.813 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; -2.101 ; -2.709 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; 7.923  ; 7.323  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_data[*]   ; sys_clk                                             ; -1.851 ; -2.410 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; -2.311 ; -2.946 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; -1.987 ; -2.557 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; -2.051 ; -2.666 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; -2.035 ; -2.645 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; -2.072 ; -2.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; -1.986 ; -2.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; -1.851 ; -2.410 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; -1.905 ; -2.474 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; -2.187 ; -2.827 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; -2.089 ; -2.710 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; -2.051 ; -2.641 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; -2.193 ; -2.829 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; -2.025 ; -2.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; -1.960 ; -2.546 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; -2.045 ; -2.634 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; -2.018 ; -2.605 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sys_rst_n       ; sys_clk                                             ; -1.165 ; -1.522 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sd_miso         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; -1.172 ; -1.798 ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                           ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync           ; sys_clk                                             ; 3.124  ; 3.025  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]          ; sys_clk                                             ; 4.351  ; 4.349  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]         ; sys_clk                                             ; 4.211  ; 4.182  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]         ; sys_clk                                             ; 4.233  ; 4.202  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]         ; sys_clk                                             ; 4.060  ; 3.998  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]         ; sys_clk                                             ; 4.209  ; 4.183  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]         ; sys_clk                                             ; 4.253  ; 4.221  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]         ; sys_clk                                             ; 4.271  ; 4.229  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]         ; sys_clk                                             ; 4.255  ; 4.220  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]         ; sys_clk                                             ; 4.048  ; 4.006  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]         ; sys_clk                                             ; 4.109  ; 4.054  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]         ; sys_clk                                             ; 4.028  ; 3.983  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]        ; sys_clk                                             ; 4.089  ; 4.028  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]        ; sys_clk                                             ; 3.975  ; 3.995  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]        ; sys_clk                                             ; 4.024  ; 3.964  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]        ; sys_clk                                             ; 4.322  ; 4.310  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]        ; sys_clk                                             ; 4.351  ; 4.349  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]        ; sys_clk                                             ; 4.252  ; 4.266  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync           ; sys_clk                                             ; 3.582  ; 3.669  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs           ; sys_clk                                             ; 2.993  ; 3.034  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi         ; sys_clk                                             ; 3.061  ; 3.103  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk          ; sys_clk                                             ; 12.004 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sd_clk          ; sys_clk                                             ;        ; 12.124 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_addr[*]   ; sys_clk                                             ; 2.625  ; 2.517  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[0]  ; sys_clk                                             ; 2.625  ; 2.517  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[1]  ; sys_clk                                             ; 2.402  ; 2.328  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[2]  ; sys_clk                                             ; 2.298  ; 2.225  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[3]  ; sys_clk                                             ; 2.290  ; 2.217  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[4]  ; sys_clk                                             ; 2.408  ; 2.314  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[5]  ; sys_clk                                             ; 2.452  ; 2.344  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[6]  ; sys_clk                                             ; 2.401  ; 2.313  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[7]  ; sys_clk                                             ; 2.410  ; 2.321  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[8]  ; sys_clk                                             ; 2.493  ; 2.386  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[9]  ; sys_clk                                             ; 2.483  ; 2.382  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[10] ; sys_clk                                             ; 2.478  ; 2.385  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[11] ; sys_clk                                             ; 2.506  ; 2.397  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[12] ; sys_clk                                             ; 2.600  ; 2.505  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ba[*]     ; sys_clk                                             ; 2.662  ; 2.540  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[0]    ; sys_clk                                             ; 2.501  ; 2.397  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[1]    ; sys_clk                                             ; 2.662  ; 2.540  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cas_n     ; sys_clk                                             ; 2.695  ; 2.576  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cke       ; sys_clk                                             ; 2.028  ; 2.068  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cs_n      ; sys_clk                                             ; 2.091  ; 2.049  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_data[*]   ; sys_clk                                             ; 3.270  ; 3.520  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 3.270  ; 3.520  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 2.615  ; 2.757  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 2.675  ; 2.808  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 2.583  ; 2.732  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 2.825  ; 2.969  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 2.674  ; 2.829  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 2.462  ; 2.607  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 2.798  ; 2.966  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 2.103  ; 2.162  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 2.102  ; 2.160  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 2.259  ; 2.335  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 2.278  ; 2.359  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 2.344  ; 2.426  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 2.361  ; 2.455  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 2.245  ; 2.320  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 2.255  ; 2.336  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ras_n     ; sys_clk                                             ; 2.499  ; 2.388  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_we_n      ; sys_clk                                             ; 2.448  ; 2.322  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_clk       ; sys_clk                                             ; -3.321 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sdram_clk       ; sys_clk                                             ;        ; -3.316 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.068  ; 4.098  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.450  ; 4.435  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.967  ; 4.882  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 2.160  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                   ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync           ; sys_clk                                             ; 2.478  ; 2.348  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]          ; sys_clk                                             ; 2.533  ; 2.616  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]         ; sys_clk                                             ; 2.761  ; 2.880  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]         ; sys_clk                                             ; 2.782  ; 2.900  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]         ; sys_clk                                             ; 2.616  ; 2.705  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]         ; sys_clk                                             ; 2.783  ; 2.885  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]         ; sys_clk                                             ; 2.799  ; 2.902  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]         ; sys_clk                                             ; 2.818  ; 2.924  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]         ; sys_clk                                             ; 2.801  ; 2.913  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]         ; sys_clk                                             ; 2.623  ; 2.710  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]         ; sys_clk                                             ; 2.661  ; 2.755  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]         ; sys_clk                                             ; 2.607  ; 2.691  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]        ; sys_clk                                             ; 2.642  ; 2.729  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]        ; sys_clk                                             ; 2.533  ; 2.616  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]        ; sys_clk                                             ; 2.580  ; 2.671  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]        ; sys_clk                                             ; 2.866  ; 3.002  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]        ; sys_clk                                             ; 2.894  ; 3.042  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]        ; sys_clk                                             ; 2.755  ; 2.860  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync           ; sys_clk                                             ; 2.780  ; 2.858  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs           ; sys_clk                                             ; 2.646  ; 2.662  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi         ; sys_clk                                             ; 2.632  ; 2.685  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk          ; sys_clk                                             ; 11.754 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sd_clk          ; sys_clk                                             ;        ; 11.869 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_addr[*]   ; sys_clk                                             ; 2.019  ; 1.949  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[0]  ; sys_clk                                             ; 2.341  ; 2.237  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[1]  ; sys_clk                                             ; 2.126  ; 2.055  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[2]  ; sys_clk                                             ; 2.026  ; 1.956  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[3]  ; sys_clk                                             ; 2.019  ; 1.949  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[4]  ; sys_clk                                             ; 2.137  ; 2.045  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[5]  ; sys_clk                                             ; 2.178  ; 2.074  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[6]  ; sys_clk                                             ; 2.131  ; 2.045  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[7]  ; sys_clk                                             ; 2.139  ; 2.052  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[8]  ; sys_clk                                             ; 2.219  ; 2.115  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[9]  ; sys_clk                                             ; 2.207  ; 2.109  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[10] ; sys_clk                                             ; 2.199  ; 2.110  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[11] ; sys_clk                                             ; 2.231  ; 2.125  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[12] ; sys_clk                                             ; 2.318  ; 2.226  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ba[*]     ; sys_clk                                             ; 2.222  ; 2.122  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[0]    ; sys_clk                                             ; 2.222  ; 2.122  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[1]    ; sys_clk                                             ; 2.376  ; 2.259  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cas_n     ; sys_clk                                             ; 2.408  ; 2.293  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cke       ; sys_clk                                             ; 1.767  ; 1.806  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cs_n      ; sys_clk                                             ; 1.828  ; 1.787  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_data[*]   ; sys_clk                                             ; 1.838  ; 1.894  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 2.960  ; 3.200  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 2.330  ; 2.467  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 2.388  ; 2.516  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 2.299  ; 2.443  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 2.533  ; 2.671  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 2.389  ; 2.539  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 2.188  ; 2.327  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 2.509  ; 2.672  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 1.839  ; 1.896  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 1.838  ; 1.894  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 1.989  ; 2.061  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 2.007  ; 2.085  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 2.071  ; 2.150  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 2.086  ; 2.176  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 1.975  ; 2.047  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 1.984  ; 2.062  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ras_n     ; sys_clk                                             ; 2.219  ; 2.113  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_we_n      ; sys_clk                                             ; 2.176  ; 2.053  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_clk       ; sys_clk                                             ; -3.528 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sdram_clk       ; sys_clk                                             ;        ; -3.524 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.761  ; 2.123  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.718  ; 3.813  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.888  ; 3.995  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 2.095  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.463 ; 2.449 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 2.735 ; 2.722 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 2.907 ; 2.893 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 3.072 ; 3.058 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 3.072 ; 3.058 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 3.262 ; 3.248 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 3.084 ; 3.071 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 3.145 ; 3.144 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 3.145 ; 3.144 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 2.827 ; 2.813 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 2.827 ; 2.813 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 2.617 ; 2.603 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 2.639 ; 2.625 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 2.463 ; 2.449 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 2.463 ; 2.449 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 2.617 ; 2.603 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 2.617 ; 2.603 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.185 ; 2.171 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 2.453 ; 2.440 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 2.611 ; 2.597 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 2.770 ; 2.756 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 2.770 ; 2.756 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 2.952 ; 2.938 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 2.788 ; 2.775 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 2.849 ; 2.848 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 2.849 ; 2.848 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 2.534 ; 2.520 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 2.534 ; 2.520 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 2.332 ; 2.318 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 2.354 ; 2.340 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 2.185 ; 2.171 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 2.185 ; 2.171 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 2.332 ; 2.318 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 2.332 ; 2.318 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.559     ; 2.573     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 2.890     ; 2.903     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 3.088     ; 3.102     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 3.277     ; 3.291     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 3.277     ; 3.291     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 3.479     ; 3.493     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 3.309     ; 3.322     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 3.383     ; 3.384     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 3.383     ; 3.384     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 2.985     ; 2.999     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 2.985     ; 2.999     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 2.735     ; 2.749     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 2.764     ; 2.778     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 2.559     ; 2.573     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 2.559     ; 2.573     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 2.735     ; 2.749     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 2.735     ; 2.749     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.276     ; 2.290     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk    ; 2.601     ; 2.614     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk    ; 2.785     ; 2.799     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk    ; 2.965     ; 2.979     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk    ; 2.965     ; 2.979     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk    ; 3.160     ; 3.174     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk    ; 3.003     ; 3.016     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk    ; 3.077     ; 3.078     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk    ; 3.077     ; 3.078     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk    ; 2.686     ; 2.700     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk    ; 2.686     ; 2.700     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk    ; 2.445     ; 2.459     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk    ; 2.473     ; 2.487     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk    ; 2.276     ; 2.290     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk    ; 2.276     ; 2.290     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk    ; 2.445     ; 2.459     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk    ; 2.445     ; 2.459     ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                       ;
+-----------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                          ; -8.659   ; -0.811  ; -4.136   ; 1.120   ; -1.487              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -8.659   ; 0.164   ; N/A      ; N/A     ; 19.661              ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -2.454   ; -0.314  ; -4.136   ; 1.120   ; 9.662               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 17.191   ; 0.187   ; N/A      ; N/A     ; 9.717               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 2.139    ; 0.147   ; N/A      ; N/A     ; 4.716               ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -2.997   ; 0.185   ; N/A      ; N/A     ; -1.487              ;
;  sys_clk                                                  ; N/A      ; N/A     ; N/A      ; N/A     ; 9.594               ;
;  uart_rx:uart_rx_inst|po_flag                             ; -2.052   ; -0.811  ; N/A      ; N/A     ; -1.487              ;
;  vga_pic:vga_pic_inst|my_flag                             ; -0.421   ; 0.165   ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                                           ; -439.479 ; -39.419 ; -166.439 ; 0.0     ; -346.471            ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; -131.191 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.006   ; -0.434  ; -166.439 ; 0.000   ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; -180.319 ; 0.000   ; N/A      ; N/A     ; -151.674            ;
;  sys_clk                                                  ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  uart_rx:uart_rx_inst|po_flag                             ; -118.240 ; -39.211 ; N/A      ; N/A     ; -99.629             ;
;  vga_pic:vga_pic_inst|my_flag                             ; -6.723   ; 0.000   ; N/A      ; N/A     ; -95.168             ;
+-----------------------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                     ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; key_in          ; sys_clk                                             ; 3.765  ; 3.810  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; rx              ; sys_clk                                             ; 1.440  ; 1.542  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; 5.197  ; 5.469  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; -3.979 ; -3.704 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_data[*]   ; sys_clk                                             ; 5.663  ; 5.815  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 5.663  ; 5.815  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 4.907  ; 5.052  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 5.016  ; 5.279  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 5.015  ; 5.256  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 5.053  ; 5.323  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 4.879  ; 5.092  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 4.592  ; 4.771  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 4.673  ; 4.881  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 5.334  ; 5.640  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 5.096  ; 5.351  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 5.026  ; 5.197  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 5.359  ; 5.649  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 4.949  ; 5.181  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 4.797  ; 5.005  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 5.031  ; 5.202  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 4.945  ; 5.136  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sys_rst_n       ; sys_clk                                             ; 3.105  ; 3.221  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sd_miso         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.678  ; 4.993  ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; key_in          ; sys_clk                                             ; -0.776 ; -1.116 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; rx              ; sys_clk                                             ; -0.443 ; -0.748 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; -2.101 ; -2.709 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_miso         ; sys_clk                                             ; 7.923  ; 7.323  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_data[*]   ; sys_clk                                             ; -1.851 ; -2.410 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; -2.311 ; -2.946 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; -1.987 ; -2.557 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; -2.051 ; -2.666 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; -2.035 ; -2.645 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; -2.072 ; -2.695 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; -1.986 ; -2.553 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; -1.851 ; -2.410 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; -1.905 ; -2.474 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; -2.187 ; -2.827 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; -2.089 ; -2.710 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; -2.051 ; -2.641 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; -2.193 ; -2.829 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; -2.025 ; -2.606 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; -1.960 ; -2.546 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; -2.045 ; -2.634 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; -2.018 ; -2.605 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sys_rst_n       ; sys_clk                                             ; -1.165 ; -1.522 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sd_miso         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; -1.172 ; -1.798 ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                           ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync           ; sys_clk                                             ; 6.723  ; 6.861  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]          ; sys_clk                                             ; 9.536  ; 9.562  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]         ; sys_clk                                             ; 9.366  ; 9.332  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]         ; sys_clk                                             ; 9.389  ; 9.388  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]         ; sys_clk                                             ; 8.884  ; 8.929  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]         ; sys_clk                                             ; 9.367  ; 9.357  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]         ; sys_clk                                             ; 9.431  ; 9.388  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]         ; sys_clk                                             ; 9.441  ; 9.415  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]         ; sys_clk                                             ; 9.441  ; 9.425  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]         ; sys_clk                                             ; 8.984  ; 9.014  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]         ; sys_clk                                             ; 9.111  ; 9.095  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]         ; sys_clk                                             ; 8.961  ; 8.993  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]        ; sys_clk                                             ; 9.047  ; 9.045  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]        ; sys_clk                                             ; 8.776  ; 8.825  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]        ; sys_clk                                             ; 8.861  ; 8.909  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]        ; sys_clk                                             ; 9.473  ; 9.490  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]        ; sys_clk                                             ; 9.536  ; 9.562  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]        ; sys_clk                                             ; 9.456  ; 9.394  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync           ; sys_clk                                             ; 8.072  ; 7.928  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs           ; sys_clk                                             ; 6.846  ; 6.560  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi         ; sys_clk                                             ; 6.898  ; 6.623  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk          ; sys_clk                                             ; 14.484 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sd_clk          ; sys_clk                                             ;        ; 14.357 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_addr[*]   ; sys_clk                                             ; 5.458  ; 5.653  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[0]  ; sys_clk                                             ; 5.458  ; 5.653  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[1]  ; sys_clk                                             ; 5.062  ; 5.222  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[2]  ; sys_clk                                             ; 4.848  ; 4.952  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[3]  ; sys_clk                                             ; 4.832  ; 4.937  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[4]  ; sys_clk                                             ; 5.051  ; 5.208  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[5]  ; sys_clk                                             ; 5.153  ; 5.254  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[6]  ; sys_clk                                             ; 5.018  ; 5.163  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[7]  ; sys_clk                                             ; 5.038  ; 5.187  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[8]  ; sys_clk                                             ; 5.211  ; 5.316  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[9]  ; sys_clk                                             ; 5.210  ; 5.311  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[10] ; sys_clk                                             ; 5.185  ; 5.324  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[11] ; sys_clk                                             ; 5.234  ; 5.352  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[12] ; sys_clk                                             ; 5.409  ; 5.600  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ba[*]     ; sys_clk                                             ; 5.533  ; 5.699  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[0]    ; sys_clk                                             ; 5.275  ; 5.360  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[1]    ; sys_clk                                             ; 5.533  ; 5.699  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cas_n     ; sys_clk                                             ; 5.567  ; 5.730  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cke       ; sys_clk                                             ; 4.491  ; 4.394  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cs_n      ; sys_clk                                             ; 4.441  ; 4.539  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_data[*]   ; sys_clk                                             ; 7.443  ; 7.254  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 7.443  ; 7.254  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 5.812  ; 5.703  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 5.993  ; 5.846  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 5.781  ; 5.683  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 6.347  ; 6.153  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 6.006  ; 5.873  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 5.436  ; 5.387  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 6.282  ; 6.091  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 4.638  ; 4.571  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 4.620  ; 4.554  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 4.982  ; 4.889  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 5.039  ; 4.931  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 5.238  ; 5.098  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 5.268  ; 5.133  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 4.958  ; 4.867  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 4.995  ; 4.904  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ras_n     ; sys_clk                                             ; 5.260  ; 5.330  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_we_n      ; sys_clk                                             ; 5.073  ; 5.094  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_clk       ; sys_clk                                             ; -2.386 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sdram_clk       ; sys_clk                                             ;        ; -2.405 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 8.698  ; 8.665  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 9.609  ; 9.534  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 10.337 ; 10.262 ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 4.542  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                   ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port       ; Clock Port                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+
; hsync           ; sys_clk                                             ; 2.478  ; 2.348  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]          ; sys_clk                                             ; 2.533  ; 2.616  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[0]         ; sys_clk                                             ; 2.761  ; 2.880  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[1]         ; sys_clk                                             ; 2.782  ; 2.900  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]         ; sys_clk                                             ; 2.616  ; 2.705  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[3]         ; sys_clk                                             ; 2.783  ; 2.885  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[4]         ; sys_clk                                             ; 2.799  ; 2.902  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[5]         ; sys_clk                                             ; 2.818  ; 2.924  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]         ; sys_clk                                             ; 2.801  ; 2.913  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]         ; sys_clk                                             ; 2.623  ; 2.710  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[8]         ; sys_clk                                             ; 2.661  ; 2.755  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]         ; sys_clk                                             ; 2.607  ; 2.691  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]        ; sys_clk                                             ; 2.642  ; 2.729  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]        ; sys_clk                                             ; 2.533  ; 2.616  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]        ; sys_clk                                             ; 2.580  ; 2.671  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]        ; sys_clk                                             ; 2.866  ; 3.002  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]        ; sys_clk                                             ; 2.894  ; 3.042  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]        ; sys_clk                                             ; 2.755  ; 2.860  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync           ; sys_clk                                             ; 2.780  ; 2.858  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sd_cs           ; sys_clk                                             ; 2.646  ; 2.662  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_mosi         ; sys_clk                                             ; 2.632  ; 2.685  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
; sd_clk          ; sys_clk                                             ; 11.754 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sd_clk          ; sys_clk                                             ;        ; 11.869 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ;
; sdram_addr[*]   ; sys_clk                                             ; 2.019  ; 1.949  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[0]  ; sys_clk                                             ; 2.341  ; 2.237  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[1]  ; sys_clk                                             ; 2.126  ; 2.055  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[2]  ; sys_clk                                             ; 2.026  ; 1.956  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[3]  ; sys_clk                                             ; 2.019  ; 1.949  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[4]  ; sys_clk                                             ; 2.137  ; 2.045  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[5]  ; sys_clk                                             ; 2.178  ; 2.074  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[6]  ; sys_clk                                             ; 2.131  ; 2.045  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[7]  ; sys_clk                                             ; 2.139  ; 2.052  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[8]  ; sys_clk                                             ; 2.219  ; 2.115  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[9]  ; sys_clk                                             ; 2.207  ; 2.109  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[10] ; sys_clk                                             ; 2.199  ; 2.110  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[11] ; sys_clk                                             ; 2.231  ; 2.125  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_addr[12] ; sys_clk                                             ; 2.318  ; 2.226  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ba[*]     ; sys_clk                                             ; 2.222  ; 2.122  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[0]    ; sys_clk                                             ; 2.222  ; 2.122  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_ba[1]    ; sys_clk                                             ; 2.376  ; 2.259  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cas_n     ; sys_clk                                             ; 2.408  ; 2.293  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cke       ; sys_clk                                             ; 1.767  ; 1.806  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_cs_n      ; sys_clk                                             ; 1.828  ; 1.787  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_data[*]   ; sys_clk                                             ; 1.838  ; 1.894  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[0]  ; sys_clk                                             ; 2.960  ; 3.200  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[1]  ; sys_clk                                             ; 2.330  ; 2.467  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[2]  ; sys_clk                                             ; 2.388  ; 2.516  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[3]  ; sys_clk                                             ; 2.299  ; 2.443  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[4]  ; sys_clk                                             ; 2.533  ; 2.671  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[5]  ; sys_clk                                             ; 2.389  ; 2.539  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[6]  ; sys_clk                                             ; 2.188  ; 2.327  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[7]  ; sys_clk                                             ; 2.509  ; 2.672  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[8]  ; sys_clk                                             ; 1.839  ; 1.896  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[9]  ; sys_clk                                             ; 1.838  ; 1.894  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[10] ; sys_clk                                             ; 1.989  ; 2.061  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[11] ; sys_clk                                             ; 2.007  ; 2.085  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[12] ; sys_clk                                             ; 2.071  ; 2.150  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[13] ; sys_clk                                             ; 2.086  ; 2.176  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[14] ; sys_clk                                             ; 1.975  ; 2.047  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
;  sdram_data[15] ; sys_clk                                             ; 1.984  ; 2.062  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_ras_n     ; sys_clk                                             ; 2.219  ; 2.113  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_we_n      ; sys_clk                                             ; 2.176  ; 2.053  ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ;
; sdram_clk       ; sys_clk                                             ; -3.528 ;        ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sdram_clk       ; sys_clk                                             ;        ; -3.524 ; Fall       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[4] ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.761  ; 2.123  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_cs           ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.718  ; 3.813  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_mosi         ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 3.888  ; 3.995  ; Rise       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
; sd_clk          ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk ; 2.095  ;        ; Fall       ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ;
+-----------------+-----------------------------------------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rgb[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_clk         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_cs          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_miso                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; rgb[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_clk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_cs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_mosi        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; rgb[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rgb[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_clk         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_cs          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_mosi        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 126996   ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 37       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; vga_pic:vga_pic_inst|my_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 10144    ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 80       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3194     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 21       ; 0        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2        ; 1        ; 0        ; 0        ;
; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 49       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 33       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 33       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 5628     ; 0        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 652      ; 70       ; 0        ; 151      ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag                             ; 64       ; 0        ; 0        ; 0        ;
; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag                             ; 198      ; 0        ; 0        ; 0        ;
; uart_rx:uart_rx_inst|po_flag                             ; vga_pic:vga_pic_inst|my_flag                             ; 64       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 126996   ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 37       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 22       ; 0        ; 0        ; 0        ;
; vga_pic:vga_pic_inst|my_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 10144    ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 80       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 3194     ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 12       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 21       ; 0        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 2        ; 1        ; 0        ; 0        ;
; uart_rx:uart_rx_inst|po_flag                             ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 1        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] ; 49       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 33       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 33       ; 0        ; 0        ; 0        ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; 5628     ; 0        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; 652      ; 70       ; 0        ; 151      ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; uart_rx:uart_rx_inst|po_flag                             ; 64       ; 0        ; 0        ; 0        ;
; uart_rx:uart_rx_inst|po_flag                             ; uart_rx:uart_rx_inst|po_flag                             ; 198      ; 0        ; 0        ; 0        ;
; uart_rx:uart_rx_inst|po_flag                             ; vga_pic:vga_pic_inst|my_flag                             ; 64       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 141      ; 0        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 47       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 141      ; 0        ; 0        ; 0        ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk      ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ; 47       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 1000  ; 1000 ;
; Unconstrained Output Ports      ; 58    ; 58   ;
; Unconstrained Output Port Paths ; 350   ; 350  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Feb 25 14:59:41 2023
Info: Command: quartus_sta my_vga -c my_vga
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'my_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase 180.00 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -phase -75.00 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[4]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[4]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vga_pic:vga_pic_inst|my_flag vga_pic:vga_pic_inst|my_flag
    Info (332105): create_clock -period 1.000 -name uart_rx:uart_rx_inst|po_flag uart_rx:uart_rx_inst|po_flag
    Info (332105): create_clock -period 1.000 -name sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.659            -131.191 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.997            -180.319 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -2.454              -3.006 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.052            -118.240 uart_rx:uart_rx_inst|po_flag 
    Info (332119):    -0.421              -6.723 vga_pic:vga_pic_inst|my_flag 
    Info (332119):     2.139               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    17.191               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.811
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.811             -39.211 uart_rx:uart_rx_inst|po_flag 
    Info (332119):    -0.202              -0.208 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.418               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.441               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):     0.463               0.000 vga_pic:vga_pic_inst|my_flag 
Info (332146): Worst-case recovery slack is -4.136
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.136            -166.439 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.642               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487            -151.674 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -1.487             -99.629 uart_rx:uart_rx_inst|po_flag 
    Info (332119):    -1.487             -95.168 vga_pic:vga_pic_inst|my_flag 
    Info (332119):     4.719               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.695               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.718               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    19.697               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.853            -118.487 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.778            -161.658 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -2.050              -2.249 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.891            -106.945 uart_rx:uart_rx_inst|po_flag 
    Info (332119):    -0.323              -3.596 vga_pic:vga_pic_inst|my_flag 
    Info (332119):     2.616               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    17.424               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.641
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.641             -29.803 uart_rx:uart_rx_inst|po_flag 
    Info (332119):    -0.314              -0.434 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.400               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.402               0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):     0.433               0.000 vga_pic:vga_pic_inst|my_flag 
Info (332146): Worst-case recovery slack is -3.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.590            -142.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.372               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487            -151.674 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -1.487             -99.629 uart_rx:uart_rx_inst|po_flag 
    Info (332119):    -1.487             -95.168 vga_pic:vga_pic_inst|my_flag 
    Info (332119):     4.716               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.662               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.717               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    19.661               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.327             -50.198 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.879             -26.689 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -0.735              -0.789 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.325             -15.361 uart_rx:uart_rx_inst|po_flag 
    Info (332119):     0.392               0.000 vga_pic:vga_pic_inst|my_flag 
    Info (332119):     6.570               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    18.790               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.565             -32.286 uart_rx:uart_rx_inst|po_flag 
    Info (332119):    -0.049              -0.049 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.147               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.164               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.165               0.000 vga_pic:vga_pic_inst|my_flag 
    Info (332119):     0.185               0.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):     0.187               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -1.429
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.429             -54.966 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.120               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -102.000 sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|div_clk 
    Info (332119):    -1.000             -67.000 uart_rx:uart_rx_inst|po_flag 
    Info (332119):    -1.000             -64.000 vga_pic:vga_pic_inst|my_flag 
    Info (332119):     4.733               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):     9.735               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.797               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    19.733               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4696 megabytes
    Info: Processing ended: Sat Feb 25 14:59:44 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


