
#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32_C1  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                 PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                 DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)               COMMENTS                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem[31:0]     RAM                DEFAULT            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_0      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_1      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_2      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_3      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_4      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_5      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_6      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_7      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_8      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_9      16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_10     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_11     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_12     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_13     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_14     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_15     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_16     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_17     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_18     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_19     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_20     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_21     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_22     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_23     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_24     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_25     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_26     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_27     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_28     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_29     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_30     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                    MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_31     16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
==========================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                            
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp_1[1:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                          
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp[1:0]       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                          
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                          
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp[15:0]       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                          
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_emi_req_write_1                                                              ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                          
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0]                                RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                          
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem[33:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
==========================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32_C1  #####

