/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// GTZC peripheral register templates
// Total unique registers: 73

// gtzc_fcr1_v1: FCR1 (version 1)
// Used by: GTZC_TZIC.FCR1@stm32l552, SEC_GTZC_TZIC.FCR1@stm32l552, GTZC_TZIC.FCR1@stm32l562, SEC_GTZC_TZIC.FCR1@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"spi1fc", bool, 31, 31>,
             groov::field<"tim1fc", bool, 30, 30>,
             groov::field<"compfc", bool, 29, 29>,
             groov::field<"vrefbuffc", bool, 28, 28>,
             groov::field<"ucpd1fc", bool, 27, 27>,
             groov::field<"usbfsfc", bool, 26, 26>,
             groov::field<"fdcan1fc", bool, 25, 25>,
             groov::field<"lptim3fc", bool, 24, 24>,
             groov::field<"lptim2fc", bool, 23, 23>,
             groov::field<"i2c4fc", bool, 22, 22>,
             groov::field<"lpuart1fc", bool, 21, 21>,
             groov::field<"lptim1fc", bool, 20, 20>,
             groov::field<"opampfc", bool, 19, 19>,
             groov::field<"dacfc", bool, 18, 18>,
             groov::field<"crsfc", bool, 17, 17>,
             groov::field<"i2c3fc", bool, 16, 16>,
             groov::field<"i2c2fc", bool, 15, 15>,
             groov::field<"i2c1fc", bool, 14, 14>,
             groov::field<"uart5fc", bool, 13, 13>,
             groov::field<"uart4fc", bool, 12, 12>,
             groov::field<"usart3fc", bool, 11, 11>,
             groov::field<"usart2fc", bool, 10, 10>,
             groov::field<"spi3fc", bool, 9, 9>,
             groov::field<"spi2fc", bool, 8, 8>,
             groov::field<"iwdgfc", bool, 7, 7>,
             groov::field<"wwdgfc", bool, 6, 6>,
             groov::field<"tim7fc", bool, 5, 5>,
             groov::field<"tim6fc", bool, 4, 4>,
             groov::field<"tim5fc", bool, 3, 3>,
             groov::field<"tim4fc", bool, 2, 2>,
             groov::field<"tim3fc", bool, 1, 1>,
             groov::field<"tim2fc", bool, 0, 0>>;

// gtzc_fcr1_v2: FCR1 (version 2)
// Used by: GTZC1_TZIC.FCR1@stm32u59x, SEC_GTZC1_TZIC.FCR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved1", std::uint8_t, 31, 24, access::ro>,
             groov::field<"ci2c6f", bool, 23, 23>,
             groov::field<"ci2c5f", bool, 22, 22>,
             groov::field<"cusart6f", bool, 21, 21>,
             groov::field<"reserved0", bool, 20, 20, access::ro>,
             groov::field<"cucpd1f", bool, 19, 19>,
             groov::field<"cfdcan1f", bool, 18, 18>,
             groov::field<"clptim2f", bool, 17, 17>,
             groov::field<"ci2c4f", bool, 16, 16>,
             groov::field<"ccrsf", bool, 15, 15>,
             groov::field<"ci2c2f", bool, 14, 14>,
             groov::field<"ci2c1f", bool, 13, 13>,
             groov::field<"cuart5f", bool, 12, 12>,
             groov::field<"cuart4f", bool, 11, 11>,
             groov::field<"cusart3f", bool, 10, 10>,
             groov::field<"cusart2f", bool, 9, 9>,
             groov::field<"cspi2f", bool, 8, 8>,
             groov::field<"ciwdgf", bool, 7, 7>,
             groov::field<"cwwdgf", bool, 6, 6>,
             groov::field<"ctim7f", bool, 5, 5>,
             groov::field<"ctim6f", bool, 4, 4>,
             groov::field<"ctim5f", bool, 3, 3>,
             groov::field<"ctim4f", bool, 2, 2>,
             groov::field<"ctim3f", bool, 1, 1>,
             groov::field<"ctim2f", bool, 0, 0>>;

// gtzc_fcr1_v3: FCR1 (version 3)
// Used by: GTZC2_TZIC.FCR1@stm32u59x, SEC_GTZC2_TZIC.FCR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"cadf1f", bool, 12, 12>,
             groov::field<"cdac1f", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"cvrefbuff", bool, 9, 9>,
             groov::field<"cadc2f", bool, 8, 8>,
             groov::field<"ccompf", bool, 7, 7>,
             groov::field<"copampf", bool, 6, 6>,
             groov::field<"clptim4f", bool, 5, 5>,
             groov::field<"clptim3f", bool, 4, 4>,
             groov::field<"clptim1f", bool, 3, 3>,
             groov::field<"ci2c3f", bool, 2, 2>,
             groov::field<"clpuart1f", bool, 1, 1>,
             groov::field<"cspi3f", bool, 0, 0>>;

// gtzc_fcr1_v4: FCR1 (version 4)
// Used by: GTZC1_TZIC.FCR1@stm32u5xx, SEC_GTZC1_TZIC.FCR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr1_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved0", std::uint16_t, 31, 20, access::ro>,
             groov::field<"cucpd1f", bool, 19, 19>,
             groov::field<"cfdcan1f", bool, 18, 18>,
             groov::field<"clptim2f", bool, 17, 17>,
             groov::field<"ci2c4f", bool, 16, 16>,
             groov::field<"ccrsf", bool, 15, 15>,
             groov::field<"ci2c2f", bool, 14, 14>,
             groov::field<"ci2c1f", bool, 13, 13>,
             groov::field<"cuart5f", bool, 12, 12>,
             groov::field<"cuart4f", bool, 11, 11>,
             groov::field<"cusart3f", bool, 10, 10>,
             groov::field<"cusart2f", bool, 9, 9>,
             groov::field<"cspi2f", bool, 8, 8>,
             groov::field<"ciwdgf", bool, 7, 7>,
             groov::field<"cwwdgf", bool, 6, 6>,
             groov::field<"ctim7f", bool, 5, 5>,
             groov::field<"ctim6f", bool, 4, 4>,
             groov::field<"ctim5f", bool, 3, 3>,
             groov::field<"ctim4f", bool, 2, 2>,
             groov::field<"ctim3f", bool, 1, 1>,
             groov::field<"ctim2f", bool, 0, 0>>;

// gtzc_fcr1_v5: FCR1 (version 5)
// Used by: GTZC2_TZIC.FCR1@stm32u5xx, SEC_GTZC2_TZIC.FCR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr1_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"cadf1f", bool, 12, 12>,
             groov::field<"cdac1f", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"cvrefbuff", bool, 9, 9>,
             groov::field<"cadc4f", bool, 8, 8>,
             groov::field<"ccompf", bool, 7, 7>,
             groov::field<"copampf", bool, 6, 6>,
             groov::field<"clptim4f", bool, 5, 5>,
             groov::field<"clptim3f", bool, 4, 4>,
             groov::field<"clptim1f", bool, 3, 3>,
             groov::field<"ci2c3f", bool, 2, 2>,
             groov::field<"clpuart1f", bool, 1, 1>,
             groov::field<"cspi3f", bool, 0, 0>>;

// gtzc_fcr2_v1: FCR2 (version 1)
// Used by: GTZC_TZIC.FCR2@stm32l552, SEC_GTZC_TZIC.FCR2@stm32l552, GTZC_TZIC.FCR2@stm32l562, SEC_GTZC_TZIC.FCR2@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint8_t, 31, 30, access::ro>,
             groov::field<"otfdec1fc", bool, 29, 29>,
             groov::field<"extifc", bool, 28, 28>,
             groov::field<"flash_regfc", bool, 27, 27>,
             groov::field<"flashfc", bool, 26, 26>,
             groov::field<"rccfc", bool, 25, 25>,
             groov::field<"dmamux1fc", bool, 24, 24>,
             groov::field<"dma2fc", bool, 23, 23>,
             groov::field<"dma1fc", bool, 22, 22>,
             groov::field<"syscfgfc", bool, 21, 21>,
             groov::field<"pwrfc", bool, 20, 20>,
             groov::field<"rtcfc", bool, 19, 19>,
             groov::field<"octospi1_regfc", bool, 18, 18>,
             groov::field<"fmc_regfc", bool, 17, 17>,
             groov::field<"sdmmc1fc", bool, 16, 16>,
             groov::field<"pkafc", bool, 15, 15>,
             groov::field<"rngfc", bool, 14, 14>,
             groov::field<"hashfc", bool, 13, 13>,
             groov::field<"aesfc", bool, 12, 12>,
             groov::field<"adcfc", bool, 11, 11>,
             groov::field<"icachefc", bool, 10, 10>,
             groov::field<"tscfc", bool, 9, 9>,
             groov::field<"crcfc", bool, 8, 8>,
             groov::field<"dfsdm1fc", bool, 7, 7>,
             groov::field<"sai2fc", bool, 6, 6>,
             groov::field<"sai1fc", bool, 5, 5>,
             groov::field<"tim17fc", bool, 4, 4>,
             groov::field<"tim16fc", bool, 3, 3>,
             groov::field<"tim15fc", bool, 2, 2>,
             groov::field<"usart1fc", bool, 1, 1>,
             groov::field<"tim8fc", bool, 0, 0>>;

// gtzc_fcr2_v2: FCR2 (version 2)
// Used by: GTZC1_TZIC.FCR2@stm32u59x, SEC_GTZC1_TZIC.FCR2@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved0", std::uint32_t, 31, 11, access::ro>,
             groov::field<"cdsif", bool, 10, 10>,
             groov::field<"cltdcf", bool, 9, 9>,
             groov::field<"csai2f", bool, 8, 8>,
             groov::field<"csai1f", bool, 7, 7>,
             groov::field<"ctim17f", bool, 6, 6>,
             groov::field<"ctim16f", bool, 5, 5>,
             groov::field<"ctim15f", bool, 4, 4>,
             groov::field<"cusart1f", bool, 3, 3>,
             groov::field<"ctim8f", bool, 2, 2>,
             groov::field<"cspi1f", bool, 1, 1>,
             groov::field<"ctim1f", bool, 0, 0>>;

// gtzc_fcr2_v3: FCR2 (version 3)
// Used by: GTZC2_TZIC.FCR2@stm32u59x, SEC_GTZC2_TZIC.FCR2@stm32u59x, GTZC2_TZIC.FCR2@stm32u5xx, SEC_GTZC2_TZIC.FCR2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr2_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved2", std::uint8_t, 31, 26, access::ro>,
             groov::field<"cmpcbb4_regf", bool, 25, 25>,
             groov::field<"csram4f", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 16, access::ro>,
             groov::field<"ctzic2f", bool, 15, 15>,
             groov::field<"ctzsc2f", bool, 14, 14>,
             groov::field<"reserved0", std::uint8_t, 13, 7, access::ro>,
             groov::field<"cextif", bool, 6, 6>,
             groov::field<"clpdma1f", bool, 5, 5>,
             groov::field<"crccf", bool, 4, 4>,
             groov::field<"cpwrf", bool, 3, 3>,
             groov::field<"ctampf", bool, 2, 2>,
             groov::field<"crtcf", bool, 1, 1>,
             groov::field<"csyscfgf", bool, 0, 0>>;

// gtzc_fcr2_v4: FCR2 (version 4)
// Used by: GTZC1_TZIC.FCR2@stm32u5xx, SEC_GTZC1_TZIC.FCR2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr2_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved0", std::uint32_t, 31, 9, access::ro>,
             groov::field<"csai2f", bool, 8, 8>,
             groov::field<"csai1f", bool, 7, 7>,
             groov::field<"ctim17f", bool, 6, 6>,
             groov::field<"ctim16f", bool, 5, 5>,
             groov::field<"ctim15f", bool, 4, 4>,
             groov::field<"cusart1f", bool, 3, 3>,
             groov::field<"ctim8f", bool, 2, 2>,
             groov::field<"cspi1f", bool, 1, 1>,
             groov::field<"ctim1f", bool, 0, 0>>;

// gtzc_fcr3_v1: FCR3 (version 1)
// Used by: GTZC_TZIC.FCR3@stm32l552, SEC_GTZC_TZIC.FCR3@stm32l552, GTZC_TZIC.FCR3@stm32l562, SEC_GTZC_TZIC.FCR3@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"mpcbb2_regfc", bool, 7, 7>,
             groov::field<"mpcbb2fc", bool, 6, 6>,
             groov::field<"mpcbb1_regfc", bool, 5, 5>,
             groov::field<"mpcbb1fc", bool, 4, 4>,
             groov::field<"mpcwm2fc", bool, 3, 3>,
             groov::field<"mpcwm1fc", bool, 2, 2>,
             groov::field<"tzicfc", bool, 1, 1>,
             groov::field<"tzscfc", bool, 0, 0>>;

// gtzc_fcr3_v2: FCR3 (version 2)
// Used by: GTZC1_TZIC.FCR3@stm32u59x, SEC_GTZC1_TZIC.FCR3@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr3_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved0", std::uint8_t, 31, 28, access::ro>,
             groov::field<"cdcache2_regf", bool, 27, 27>,
             groov::field<"chspi1_regf", bool, 26, 26>,
             groov::field<"cgfxmmu_regf", bool, 25, 25>,
             groov::field<"cgfxmmuf", bool, 24, 24>,
             groov::field<"cgpu2df", bool, 23, 23>,
             groov::field<"cramcfgf", bool, 22, 22>,
             groov::field<"coctospi2_regf", bool, 21, 21>,
             groov::field<"coctospi1_regf", bool, 20, 20>,
             groov::field<"cfsmc_regf", bool, 19, 19>,
             groov::field<"csdmmc2f", bool, 18, 18>,
             groov::field<"csdmmc1f", bool, 17, 17>,
             groov::field<"coctospimf", bool, 16, 16>,
             groov::field<"csaesf", bool, 15, 15>,
             groov::field<"cpkaf", bool, 14, 14>,
             groov::field<"crngf", bool, 13, 13>,
             groov::field<"chashf", bool, 12, 12>,
             groov::field<"caesf", bool, 11, 11>,
             groov::field<"cotgf", bool, 10, 10>,
             groov::field<"cdcmif", bool, 9, 9>,
             groov::field<"cadc12f", bool, 8, 8>,
             groov::field<"cdcache1_regf", bool, 7, 7>,
             groov::field<"cicache_regf", bool, 6, 6>,
             groov::field<"cdma2df", bool, 5, 5>,
             groov::field<"ctscf", bool, 4, 4>,
             groov::field<"ccrcf", bool, 3, 3>,
             groov::field<"cfmacf", bool, 2, 2>,
             groov::field<"ccordicf", bool, 1, 1>,
             groov::field<"cmdf1f", bool, 0, 0>>;

// gtzc_fcr3_v3: FCR3 (version 3)
// Used by: GTZC1_TZIC.FCR3@stm32u5xx, SEC_GTZC1_TZIC.FCR3@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr3_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved0", std::uint16_t, 31, 23, access::ro>,
             groov::field<"cramcfgf", bool, 22, 22>,
             groov::field<"coctospi2f", bool, 21, 21>,
             groov::field<"coctospi1f", bool, 20, 20>,
             groov::field<"cfsmcf", bool, 19, 19>,
             groov::field<"csdmmc2f", bool, 18, 18>,
             groov::field<"csdmmc1f", bool, 17, 17>,
             groov::field<"coctospimf", bool, 16, 16>,
             groov::field<"csaesf", bool, 15, 15>,
             groov::field<"cpkaf", bool, 14, 14>,
             groov::field<"crngf", bool, 13, 13>,
             groov::field<"chashf", bool, 12, 12>,
             groov::field<"caesf", bool, 11, 11>,
             groov::field<"cotgfsf", bool, 10, 10>,
             groov::field<"cdcmif", bool, 9, 9>,
             groov::field<"cadc1f", bool, 8, 8>,
             groov::field<"cdcachef", bool, 7, 7>,
             groov::field<"cicachef", bool, 6, 6>,
             groov::field<"cdma2df", bool, 5, 5>,
             groov::field<"ctscf", bool, 4, 4>,
             groov::field<"ccrcf", bool, 3, 3>,
             groov::field<"cfmacf", bool, 2, 2>,
             groov::field<"ccordicf", bool, 1, 1>,
             groov::field<"cmdf1f", bool, 0, 0>>;

// gtzc_fcr4_v1: FCR4 (version 1)
// Used by: GTZC1_TZIC.FCR4@stm32u59x, SEC_GTZC1_TZIC.FCR4@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"cmpcbb5_regf", bool, 31, 31>,
             groov::field<"csram5f", bool, 30, 30>,
             groov::field<"cmpcbb3_regf", bool, 29, 29>,
             groov::field<"csram3f", bool, 28, 28>,
             groov::field<"cmpcbb2_regf", bool, 27, 27>,
             groov::field<"csram2f", bool, 26, 26>,
             groov::field<"cmpcbb1_regf", bool, 25, 25>,
             groov::field<"csram1f", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 21, access::ro>,
             groov::field<"chspi1_memf", bool, 20, 20>,
             groov::field<"coctospi2_memf", bool, 19, 19>,
             groov::field<"cbkpsramf", bool, 18, 18>,
             groov::field<"cfsmc_memf", bool, 17, 17>,
             groov::field<"coctospi1_memf", bool, 16, 16>,
             groov::field<"ctzic1f", bool, 15, 15>,
             groov::field<"ctzsc1f", bool, 14, 14>,
             groov::field<"reserved0", std::uint16_t, 13, 5, access::ro>,
             groov::field<"cotfdec2f", bool, 4, 4>,
             groov::field<"cotfdec1f", bool, 3, 3>,
             groov::field<"cflashf", bool, 2, 2>,
             groov::field<"cflash_regf", bool, 1, 1>,
             groov::field<"cgpdma1f", bool, 0, 0>>;

// gtzc_fcr4_v2: FCR4 (version 2)
// Used by: GTZC1_TZIC.FCR4@stm32u5xx, SEC_GTZC1_TZIC.FCR4@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_fcr4_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved2", std::uint8_t, 31, 30, access::ro>,
             groov::field<"cmpcbb3_regf", bool, 29, 29>,
             groov::field<"csram3f", bool, 28, 28>,
             groov::field<"cmpcbb2_regf", bool, 27, 27>,
             groov::field<"csram2f", bool, 26, 26>,
             groov::field<"cmpcbb1_regf", bool, 25, 25>,
             groov::field<"csram1f", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 20, access::ro>,
             groov::field<"coctospi2_memf", bool, 19, 19>,
             groov::field<"cbkpsramf", bool, 18, 18>,
             groov::field<"cfsmc_memf", bool, 17, 17>,
             groov::field<"coctospi1_memf", bool, 16, 16>,
             groov::field<"ctzic1f", bool, 15, 15>,
             groov::field<"ctzsc1f", bool, 14, 14>,
             groov::field<"reserved0", std::uint16_t, 13, 5, access::ro>,
             groov::field<"cotfdec2f", bool, 4, 4>,
             groov::field<"cotfdec1f", bool, 3, 3>,
             groov::field<"cflash_regf", bool, 2, 2>,
             groov::field<"cflashf", bool, 1, 1>,
             groov::field<"cgpdma1f", bool, 0, 0>>;

// gtzc_ier1_v1: IER1 (version 1)
// Used by: GTZC_TZIC.IER1@stm32l552, SEC_GTZC_TZIC.IER1@stm32l552, GTZC_TZIC.IER1@stm32l562, SEC_GTZC_TZIC.IER1@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"spi1ie", bool, 31, 31>,
             groov::field<"tim1ie", bool, 30, 30>,
             groov::field<"compie", bool, 29, 29>,
             groov::field<"vrefbufie", bool, 28, 28>,
             groov::field<"ucpd1ie", bool, 27, 27>,
             groov::field<"usbfsie", bool, 26, 26>,
             groov::field<"fdcan1ie", bool, 25, 25>,
             groov::field<"lptim3ie", bool, 24, 24>,
             groov::field<"lptim2ie", bool, 23, 23>,
             groov::field<"i2c4ie", bool, 22, 22>,
             groov::field<"lpuart1ie", bool, 21, 21>,
             groov::field<"lptim1ie", bool, 20, 20>,
             groov::field<"opampie", bool, 19, 19>,
             groov::field<"dacie", bool, 18, 18>,
             groov::field<"crsie", bool, 17, 17>,
             groov::field<"i2c3ie", bool, 16, 16>,
             groov::field<"i2c2ie", bool, 15, 15>,
             groov::field<"i2c1ie", bool, 14, 14>,
             groov::field<"uart5ie", bool, 13, 13>,
             groov::field<"uart4ie", bool, 12, 12>,
             groov::field<"usart3ie", bool, 11, 11>,
             groov::field<"usart2ie", bool, 10, 10>,
             groov::field<"spi3ie", bool, 9, 9>,
             groov::field<"spi2ie", bool, 8, 8>,
             groov::field<"iwdgie", bool, 7, 7>,
             groov::field<"wwdgie", bool, 6, 6>,
             groov::field<"tim7ie", bool, 5, 5>,
             groov::field<"tim6ie", bool, 4, 4>,
             groov::field<"tim5ie", bool, 3, 3>,
             groov::field<"tim4ie", bool, 2, 2>,
             groov::field<"tim3ie", bool, 1, 1>,
             groov::field<"tim2ie", bool, 0, 0>>;

// gtzc_ier1_v2: IER1 (version 2)
// Used by: GTZC1_TZIC.IER1@stm32u59x, SEC_GTZC1_TZIC.IER1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 24, access::ro>,
             groov::field<"i2c6ie", bool, 23, 23>,
             groov::field<"i2c5ie", bool, 22, 22>,
             groov::field<"usart6ie", bool, 21, 21>,
             groov::field<"reserved0", bool, 20, 20, access::ro>,
             groov::field<"ucpd1ie", bool, 19, 19>,
             groov::field<"fdcan1ie", bool, 18, 18>,
             groov::field<"lptim2ie", bool, 17, 17>,
             groov::field<"i2c4ie", bool, 16, 16>,
             groov::field<"crsie", bool, 15, 15>,
             groov::field<"i2c2ie", bool, 14, 14>,
             groov::field<"i2c1ie", bool, 13, 13>,
             groov::field<"uart5ie", bool, 12, 12>,
             groov::field<"usart4ie", bool, 11, 11>,
             groov::field<"usart3ie", bool, 10, 10>,
             groov::field<"usart2ie", bool, 9, 9>,
             groov::field<"spi2ie", bool, 8, 8>,
             groov::field<"iwdgie", bool, 7, 7>,
             groov::field<"wwdgie", bool, 6, 6>,
             groov::field<"tim7ie", bool, 5, 5>,
             groov::field<"tim6ie", bool, 4, 4>,
             groov::field<"tim5ie", bool, 3, 3>,
             groov::field<"tim4ie", bool, 2, 2>,
             groov::field<"tim3ie", bool, 1, 1>,
             groov::field<"tim2ie", bool, 0, 0>>;

// gtzc_ier1_v3: IER1 (version 3)
// Used by: GTZC2_TZIC.IER1@stm32u59x, SEC_GTZC2_TZIC.IER1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"adf1ie", bool, 12, 12>,
             groov::field<"dac1ie", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"vrefbufie", bool, 9, 9>,
             groov::field<"adc2ie", bool, 8, 8>,
             groov::field<"compie", bool, 7, 7>,
             groov::field<"opampie", bool, 6, 6>,
             groov::field<"lptim4ie", bool, 5, 5>,
             groov::field<"lptim3ie", bool, 4, 4>,
             groov::field<"lptim1ie", bool, 3, 3>,
             groov::field<"i2c3ie", bool, 2, 2>,
             groov::field<"lpuart1ie", bool, 1, 1>,
             groov::field<"spi3ie", bool, 0, 0>>;

// gtzc_ier1_v4: IER1 (version 4)
// Used by: GTZC1_TZIC.IER1@stm32u5xx, SEC_GTZC1_TZIC.IER1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier1_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 20, access::ro>,
             groov::field<"ucpd1ie", bool, 19, 19>,
             groov::field<"fdcan1ie", bool, 18, 18>,
             groov::field<"lptim2ie", bool, 17, 17>,
             groov::field<"i2c4ie", bool, 16, 16>,
             groov::field<"crsie", bool, 15, 15>,
             groov::field<"i2c2ie", bool, 14, 14>,
             groov::field<"i2c1ie", bool, 13, 13>,
             groov::field<"uart5ie", bool, 12, 12>,
             groov::field<"usart4ie", bool, 11, 11>,
             groov::field<"usart3ie", bool, 10, 10>,
             groov::field<"usart2ie", bool, 9, 9>,
             groov::field<"spi2ie", bool, 8, 8>,
             groov::field<"iwdgie", bool, 7, 7>,
             groov::field<"wwdgie", bool, 6, 6>,
             groov::field<"tim7ie", bool, 5, 5>,
             groov::field<"tim6ie", bool, 4, 4>,
             groov::field<"tim5ie", bool, 3, 3>,
             groov::field<"tim4ie", bool, 2, 2>,
             groov::field<"tim3ie", bool, 1, 1>,
             groov::field<"tim2ie", bool, 0, 0>>;

// gtzc_ier1_v5: IER1 (version 5)
// Used by: GTZC2_TZIC.IER1@stm32u5xx, SEC_GTZC2_TZIC.IER1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier1_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"adf1ie", bool, 12, 12>,
             groov::field<"dac1ie", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"vrefbufie", bool, 9, 9>,
             groov::field<"adc4ie", bool, 8, 8>,
             groov::field<"compie", bool, 7, 7>,
             groov::field<"opampie", bool, 6, 6>,
             groov::field<"lptim4ie", bool, 5, 5>,
             groov::field<"lptim3ie", bool, 4, 4>,
             groov::field<"lptim1ie", bool, 3, 3>,
             groov::field<"i2c3ie", bool, 2, 2>,
             groov::field<"lpuart1ie", bool, 1, 1>,
             groov::field<"spi3ie", bool, 0, 0>>;

// gtzc_ier2_v1: IER2 (version 1)
// Used by: GTZC_TZIC.IER2@stm32l552, SEC_GTZC_TZIC.IER2@stm32l552, GTZC_TZIC.IER2@stm32l562, SEC_GTZC_TZIC.IER2@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint8_t, 31, 30, access::ro>,
             groov::field<"otfdec1ie", bool, 29, 29>,
             groov::field<"extiie", bool, 28, 28>,
             groov::field<"flash_regie", bool, 27, 27>,
             groov::field<"flashie", bool, 26, 26>,
             groov::field<"rccie", bool, 25, 25>,
             groov::field<"dmamux1ie", bool, 24, 24>,
             groov::field<"dma2ie", bool, 23, 23>,
             groov::field<"dma1ie", bool, 22, 22>,
             groov::field<"syscfgie", bool, 21, 21>,
             groov::field<"pwrie", bool, 20, 20>,
             groov::field<"rtcie", bool, 19, 19>,
             groov::field<"octospi1_regie", bool, 18, 18>,
             groov::field<"fmc_regie", bool, 17, 17>,
             groov::field<"sdmmc1ie", bool, 16, 16>,
             groov::field<"pkaie", bool, 15, 15>,
             groov::field<"rngie", bool, 14, 14>,
             groov::field<"hashie", bool, 13, 13>,
             groov::field<"aesie", bool, 12, 12>,
             groov::field<"adcie", bool, 11, 11>,
             groov::field<"icacheie", bool, 10, 10>,
             groov::field<"tscie", bool, 9, 9>,
             groov::field<"crcie", bool, 8, 8>,
             groov::field<"dfsdm1ie", bool, 7, 7>,
             groov::field<"sai2ie", bool, 6, 6>,
             groov::field<"sai1ie", bool, 5, 5>,
             groov::field<"tim17ie", bool, 4, 4>,
             groov::field<"tim16ie", bool, 3, 3>,
             groov::field<"tim15ie", bool, 2, 2>,
             groov::field<"usart1ie", bool, 1, 1>,
             groov::field<"tim8ie", bool, 0, 0>>;

// gtzc_ier2_v2: IER2 (version 2)
// Used by: GTZC1_TZIC.IER2@stm32u59x, SEC_GTZC1_TZIC.IER2@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 11, access::ro>,
             groov::field<"dsiie", bool, 10, 10>,
             groov::field<"ltdcie", bool, 9, 9>,
             groov::field<"sai2ie", bool, 8, 8>,
             groov::field<"sai1ie", bool, 7, 7>,
             groov::field<"tim17ie", bool, 6, 6>,
             groov::field<"tim16ie", bool, 5, 5>,
             groov::field<"tim15ie", bool, 4, 4>,
             groov::field<"usart1ie", bool, 3, 3>,
             groov::field<"tim8ie", bool, 2, 2>,
             groov::field<"spi1ie", bool, 1, 1>,
             groov::field<"tim1ie", bool, 0, 0>>;

// gtzc_ier2_v3: IER2 (version 3)
// Used by: GTZC2_TZIC.IER2@stm32u59x, SEC_GTZC2_TZIC.IER2@stm32u59x, GTZC2_TZIC.IER2@stm32u5xx, SEC_GTZC2_TZIC.IER2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier2_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 26, access::ro>,
             groov::field<"mpcbb4_regie", bool, 25, 25>,
             groov::field<"sram4ie", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 16, access::ro>,
             groov::field<"tzic2ie", bool, 15, 15>,
             groov::field<"tzsc2ie", bool, 14, 14>,
             groov::field<"reserved0", std::uint8_t, 13, 7, access::ro>,
             groov::field<"extiie", bool, 6, 6>,
             groov::field<"lpdma1ie", bool, 5, 5>,
             groov::field<"rccie", bool, 4, 4>,
             groov::field<"pwrie", bool, 3, 3>,
             groov::field<"tampie", bool, 2, 2>,
             groov::field<"rtcie", bool, 1, 1>,
             groov::field<"syscfgie", bool, 0, 0>>;

// gtzc_ier2_v4: IER2 (version 4)
// Used by: GTZC1_TZIC.IER2@stm32u5xx, SEC_GTZC1_TZIC.IER2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier2_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 9, access::ro>,
             groov::field<"sai2ie", bool, 8, 8>,
             groov::field<"sai1ie", bool, 7, 7>,
             groov::field<"tim17ie", bool, 6, 6>,
             groov::field<"tim16ie", bool, 5, 5>,
             groov::field<"tim15ie", bool, 4, 4>,
             groov::field<"usart1ie", bool, 3, 3>,
             groov::field<"tim8ie", bool, 2, 2>,
             groov::field<"spi1ie", bool, 1, 1>,
             groov::field<"tim1ie", bool, 0, 0>>;

// gtzc_ier3_v1: IER3 (version 1)
// Used by: GTZC_TZIC.IER3@stm32l552, SEC_GTZC_TZIC.IER3@stm32l552, GTZC_TZIC.IER3@stm32l562, SEC_GTZC_TZIC.IER3@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"mpcbb2_regie", bool, 7, 7>,
             groov::field<"mpcbb2ie", bool, 6, 6>,
             groov::field<"mpcbb1_regie", bool, 5, 5>,
             groov::field<"mpcbb1ie", bool, 4, 4>,
             groov::field<"mpcwm2ie", bool, 3, 3>,
             groov::field<"mpcwm1ie", bool, 2, 2>,
             groov::field<"tzicie", bool, 1, 1>,
             groov::field<"tzscie", bool, 0, 0>>;

// gtzc_ier3_v2: IER3 (version 2)
// Used by: GTZC1_TZIC.IER3@stm32u59x, SEC_GTZC1_TZIC.IER3@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier3_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint8_t, 31, 28, access::ro>,
             groov::field<"dcache2_regie", bool, 27, 27>,
             groov::field<"hspi1_regie", bool, 26, 26>,
             groov::field<"gfxmmu_regie", bool, 25, 25>,
             groov::field<"gfxmmuie", bool, 24, 24>,
             groov::field<"gpu2die", bool, 23, 23>,
             groov::field<"ramcfgie", bool, 22, 22>,
             groov::field<"octospi2_regie", bool, 21, 21>,
             groov::field<"octospi1_regie", bool, 20, 20>,
             groov::field<"fsmc_regie", bool, 19, 19>,
             groov::field<"sdmmc2ie", bool, 18, 18>,
             groov::field<"sdmmc1ie", bool, 17, 17>,
             groov::field<"octospimie", bool, 16, 16>,
             groov::field<"saesie", bool, 15, 15>,
             groov::field<"pkaie", bool, 14, 14>,
             groov::field<"rngie", bool, 13, 13>,
             groov::field<"hashie", bool, 12, 12>,
             groov::field<"aesie", bool, 11, 11>,
             groov::field<"otgie", bool, 10, 10>,
             groov::field<"dcmiie", bool, 9, 9>,
             groov::field<"adc1i2e", bool, 8, 8>,
             groov::field<"dcache1_regie", bool, 7, 7>,
             groov::field<"icache_regie", bool, 6, 6>,
             groov::field<"dma2die", bool, 5, 5>,
             groov::field<"tscie", bool, 4, 4>,
             groov::field<"crcie", bool, 3, 3>,
             groov::field<"fmacie", bool, 2, 2>,
             groov::field<"cordicie", bool, 1, 1>,
             groov::field<"mdf1ie", bool, 0, 0>>;

// gtzc_ier3_v3: IER3 (version 3)
// Used by: GTZC1_TZIC.IER3@stm32u5xx, SEC_GTZC1_TZIC.IER3@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier3_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 23, access::ro>,
             groov::field<"ramcfgie", bool, 22, 22>,
             groov::field<"octospi2ie", bool, 21, 21>,
             groov::field<"octospi1ie", bool, 20, 20>,
             groov::field<"fsmcie", bool, 19, 19>,
             groov::field<"sdmmc2ie", bool, 18, 18>,
             groov::field<"sdmmc1ie", bool, 17, 17>,
             groov::field<"octospimie", bool, 16, 16>,
             groov::field<"saesie", bool, 15, 15>,
             groov::field<"pkaie", bool, 14, 14>,
             groov::field<"rngie", bool, 13, 13>,
             groov::field<"hashie", bool, 12, 12>,
             groov::field<"aesie", bool, 11, 11>,
             groov::field<"otgfsie", bool, 10, 10>,
             groov::field<"dcmiie", bool, 9, 9>,
             groov::field<"adc1ie", bool, 8, 8>,
             groov::field<"dcacheie", bool, 7, 7>,
             groov::field<"icacheie", bool, 6, 6>,
             groov::field<"dma2die", bool, 5, 5>,
             groov::field<"tscie", bool, 4, 4>,
             groov::field<"crcie", bool, 3, 3>,
             groov::field<"fmacie", bool, 2, 2>,
             groov::field<"cordicie", bool, 1, 1>,
             groov::field<"mdf1ie", bool, 0, 0>>;

// gtzc_ier4_v1: IER4 (version 1)
// Used by: GTZC1_TZIC.IER4@stm32u59x, SEC_GTZC1_TZIC.IER4@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"mpcbb5_regie", bool, 31, 31>,
             groov::field<"sram5ie", bool, 30, 30>,
             groov::field<"mpcbb3_regie", bool, 29, 29>,
             groov::field<"sram3ie", bool, 28, 28>,
             groov::field<"mpcbb2_regie", bool, 27, 27>,
             groov::field<"sram2ie", bool, 26, 26>,
             groov::field<"mpcbb1_regie", bool, 25, 25>,
             groov::field<"sram1ie", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 21, access::ro>,
             groov::field<"hspi1_memie", bool, 20, 20>,
             groov::field<"octospi2_memie", bool, 19, 19>,
             groov::field<"bkpsramie", bool, 18, 18>,
             groov::field<"fsmc_memie", bool, 17, 17>,
             groov::field<"octospi1_memie", bool, 16, 16>,
             groov::field<"tzic1ie", bool, 15, 15>,
             groov::field<"tzsc1ie", bool, 14, 14>,
             groov::field<"reserved0", std::uint16_t, 13, 5, access::ro>,
             groov::field<"otfdec2ie", bool, 4, 4>,
             groov::field<"otfdec1ie", bool, 3, 3>,
             groov::field<"flashie", bool, 2, 2>,
             groov::field<"flash_regie", bool, 1, 1>,
             groov::field<"gpdma1ie", bool, 0, 0>>;

// gtzc_ier4_v2: IER4 (version 2)
// Used by: GTZC1_TZIC.IER4@stm32u5xx, SEC_GTZC1_TZIC.IER4@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_ier4_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 30, access::ro>,
             groov::field<"mpcbb3_regie", bool, 29, 29>,
             groov::field<"sram3ie", bool, 28, 28>,
             groov::field<"mpcbb2_regie", bool, 27, 27>,
             groov::field<"sram2ie", bool, 26, 26>,
             groov::field<"mpcbb1_regie", bool, 25, 25>,
             groov::field<"sram1ie", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 20, access::ro>,
             groov::field<"octospi2_memie", bool, 19, 19>,
             groov::field<"bkpsramie", bool, 18, 18>,
             groov::field<"fsmc_memie", bool, 17, 17>,
             groov::field<"octospi1_memie", bool, 16, 16>,
             groov::field<"tzic1ie", bool, 15, 15>,
             groov::field<"tzsc1ie", bool, 14, 14>,
             groov::field<"reserved0", std::uint16_t, 13, 5, access::ro>,
             groov::field<"otfdec2ie", bool, 4, 4>,
             groov::field<"otfdec1ie", bool, 3, 3>,
             groov::field<"flash_regie", bool, 2, 2>,
             groov::field<"flashie", bool, 1, 1>,
             groov::field<"gpdma1ie", bool, 0, 0>>;

// gtzc_mpcbb3_cfglockr1_v1: MPCBB3_CFGLOCKR1 (version 1)
// Used by: GTZC1_MPCBB3.MPCBB3_CFGLOCKR1@stm32u5xx, SEC_GTZC1_MPCBB3.MPCBB3_CFGLOCKR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_mpcbb3_cfglockr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"splck31", bool, 31, 31>,
             groov::field<"splck30", bool, 30, 30>,
             groov::field<"splck29", bool, 29, 29>,
             groov::field<"splck28", bool, 28, 28>,
             groov::field<"splck27", bool, 27, 27>,
             groov::field<"splck26", bool, 26, 26>,
             groov::field<"splck25", bool, 25, 25>,
             groov::field<"splck24", bool, 24, 24>,
             groov::field<"splck23", bool, 23, 23>,
             groov::field<"splck22", bool, 22, 22>,
             groov::field<"splck21", bool, 21, 21>,
             groov::field<"splck20", bool, 20, 20>,
             groov::field<"splck19", bool, 19, 19>,
             groov::field<"splck18", bool, 18, 18>,
             groov::field<"splck17", bool, 17, 17>,
             groov::field<"splck16", bool, 16, 16>,
             groov::field<"splck15", bool, 15, 15>,
             groov::field<"splck14", bool, 14, 14>,
             groov::field<"splck13", bool, 13, 13>,
             groov::field<"splck12", bool, 12, 12>,
             groov::field<"splck11", bool, 11, 11>,
             groov::field<"splck10", bool, 10, 10>,
             groov::field<"splck9", bool, 9, 9>,
             groov::field<"splck8", bool, 8, 8>,
             groov::field<"splck7", bool, 7, 7>,
             groov::field<"splck6", bool, 6, 6>,
             groov::field<"splck5", bool, 5, 5>,
             groov::field<"splck4", bool, 4, 4>,
             groov::field<"splck3", bool, 3, 3>,
             groov::field<"splck2", bool, 2, 2>,
             groov::field<"splck1", bool, 1, 1>,
             groov::field<"splck0", bool, 0, 0>>;

// gtzc_mpcbb4_cfglock_v1: MPCBB4_CFGLOCK (version 1)
// Used by: GTZC2_MPCBB4.MPCBB4_CFGLOCK@stm32u59x, SEC_GTZC2_MPCBB4.MPCBB4_CFGLOCK@stm32u59x, GTZC2_MPCBB4.MPCBB4_CFGLOCK@stm32u5xx, SEC_GTZC2_MPCBB4.MPCBB4_CFGLOCK@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_mpcbb4_cfglock_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 1, access::ro>,
             groov::field<"splck0", bool, 0, 0>>;

// gtzc_mpcbb4_cr_v1: MPCBB4_CR (version 1)
// Used by: GTZC2_MPCBB4.MPCBB4_CR@stm32u59x, SEC_GTZC2_MPCBB4.MPCBB4_CR@stm32u59x, GTZC2_MPCBB4.MPCBB4_CR@stm32u5xx, SEC_GTZC2_MPCBB4.MPCBB4_CR@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_mpcbb4_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"srwiladis", bool, 31, 31>,
             groov::field<"invsecstate", bool, 30, 30>,
             groov::field<"reserved0", std::uint32_t, 29, 1, access::ro>,
             groov::field<"glock", bool, 0, 0>>;

// gtzc_mpcbb4_privcfgr0_v1: MPCBB4_PRIVCFGR0 (version 1)
// Used by: GTZC2_MPCBB4.MPCBB4_PRIVCFGR0@stm32u59x, SEC_GTZC2_MPCBB4.MPCBB4_PRIVCFGR0@stm32u59x, GTZC2_MPCBB4.MPCBB4_PRIVCFGR0@stm32u5xx, SEC_GTZC2_MPCBB4.MPCBB4_PRIVCFGR0@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_mpcbb4_privcfgr0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"priv31", bool, 31, 31>,
             groov::field<"priv30", bool, 30, 30>,
             groov::field<"priv29", bool, 29, 29>,
             groov::field<"priv28", bool, 28, 28>,
             groov::field<"priv27", bool, 27, 27>,
             groov::field<"priv26", bool, 26, 26>,
             groov::field<"priv25", bool, 25, 25>,
             groov::field<"priv24", bool, 24, 24>,
             groov::field<"priv23", bool, 23, 23>,
             groov::field<"priv22", bool, 22, 22>,
             groov::field<"priv21", bool, 21, 21>,
             groov::field<"priv20", bool, 20, 20>,
             groov::field<"priv19", bool, 19, 19>,
             groov::field<"priv18", bool, 18, 18>,
             groov::field<"priv17", bool, 17, 17>,
             groov::field<"priv16", bool, 16, 16>,
             groov::field<"priv15", bool, 15, 15>,
             groov::field<"priv14", bool, 14, 14>,
             groov::field<"priv13", bool, 13, 13>,
             groov::field<"priv12", bool, 12, 12>,
             groov::field<"priv11", bool, 11, 11>,
             groov::field<"priv10", bool, 10, 10>,
             groov::field<"priv9", bool, 9, 9>,
             groov::field<"priv8", bool, 8, 8>,
             groov::field<"priv7", bool, 7, 7>,
             groov::field<"priv6", bool, 6, 6>,
             groov::field<"priv5", bool, 5, 5>,
             groov::field<"priv4", bool, 4, 4>,
             groov::field<"priv3", bool, 3, 3>,
             groov::field<"priv2", bool, 2, 2>,
             groov::field<"priv1", bool, 1, 1>,
             groov::field<"priv0", bool, 0, 0>>;

// gtzc_mpcbb4_seccfgr0_v1: MPCBB4_SECCFGR0 (version 1)
// Used by: GTZC2_MPCBB4.MPCBB4_SECCFGR0@stm32u59x, SEC_GTZC2_MPCBB4.MPCBB4_SECCFGR0@stm32u59x, GTZC2_MPCBB4.MPCBB4_SECCFGR0@stm32u5xx, SEC_GTZC2_MPCBB4.MPCBB4_SECCFGR0@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_mpcbb4_seccfgr0_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"sec31", bool, 31, 31>,
             groov::field<"sec30", bool, 30, 30>,
             groov::field<"sec29", bool, 29, 29>,
             groov::field<"sec28", bool, 28, 28>,
             groov::field<"sec27", bool, 27, 27>,
             groov::field<"sec26", bool, 26, 26>,
             groov::field<"sec25", bool, 25, 25>,
             groov::field<"sec24", bool, 24, 24>,
             groov::field<"sec23", bool, 23, 23>,
             groov::field<"sec22", bool, 22, 22>,
             groov::field<"sec21", bool, 21, 21>,
             groov::field<"sec20", bool, 20, 20>,
             groov::field<"sec19", bool, 19, 19>,
             groov::field<"sec18", bool, 18, 18>,
             groov::field<"sec17", bool, 17, 17>,
             groov::field<"sec16", bool, 16, 16>,
             groov::field<"sec15", bool, 15, 15>,
             groov::field<"sec14", bool, 14, 14>,
             groov::field<"sec13", bool, 13, 13>,
             groov::field<"sec12", bool, 12, 12>,
             groov::field<"sec11", bool, 11, 11>,
             groov::field<"sec10", bool, 10, 10>,
             groov::field<"sec9", bool, 9, 9>,
             groov::field<"sec8", bool, 8, 8>,
             groov::field<"sec7", bool, 7, 7>,
             groov::field<"sec6", bool, 6, 6>,
             groov::field<"sec5", bool, 5, 5>,
             groov::field<"sec4", bool, 4, 4>,
             groov::field<"sec3", bool, 3, 3>,
             groov::field<"sec2", bool, 2, 2>,
             groov::field<"sec1", bool, 1, 1>,
             groov::field<"sec0", bool, 0, 0>>;

// gtzc_mpcbb5_cfglock2_v1: MPCBB5_CFGLOCK2 (version 1)
// Used by: GTZC1_MPCBB5.MPCBB5_CFGLOCK2@stm32u59x, SEC_GTZC1_MPCBB5.MPCBB5_CFGLOCK2@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_mpcbb5_cfglock2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 20, access::ro>,
             groov::field<"splck51", bool, 19, 19>,
             groov::field<"splck50", bool, 18, 18>,
             groov::field<"splck49", bool, 17, 17>,
             groov::field<"splck48", bool, 16, 16>,
             groov::field<"splck47", bool, 15, 15>,
             groov::field<"splck46", bool, 14, 14>,
             groov::field<"splck45", bool, 13, 13>,
             groov::field<"splck44", bool, 12, 12>,
             groov::field<"splck43", bool, 11, 11>,
             groov::field<"splck42", bool, 10, 10>,
             groov::field<"splck41", bool, 9, 9>,
             groov::field<"splck40", bool, 8, 8>,
             groov::field<"splck39", bool, 7, 7>,
             groov::field<"splck38", bool, 6, 6>,
             groov::field<"splck37", bool, 5, 5>,
             groov::field<"splck36", bool, 4, 4>,
             groov::field<"splck35", bool, 3, 3>,
             groov::field<"splck34", bool, 2, 2>,
             groov::field<"splck33", bool, 1, 1>,
             groov::field<"splck32", bool, 0, 0>>;

// gtzc_sr1_v1: SR1 (version 1)
// Used by: GTZC_TZIC.SR1@stm32l552, SEC_GTZC_TZIC.SR1@stm32l552, GTZC_TZIC.SR1@stm32l562, SEC_GTZC_TZIC.SR1@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"spi1f", bool, 31, 31>,
             groov::field<"tim1f", bool, 30, 30>,
             groov::field<"compf", bool, 29, 29>,
             groov::field<"vrefbuff", bool, 28, 28>,
             groov::field<"ucpd1f", bool, 27, 27>,
             groov::field<"usbfsf", bool, 26, 26>,
             groov::field<"fdcan1f", bool, 25, 25>,
             groov::field<"lptim3f", bool, 24, 24>,
             groov::field<"lptim2f", bool, 23, 23>,
             groov::field<"i2c4f", bool, 22, 22>,
             groov::field<"lpuart1f", bool, 21, 21>,
             groov::field<"lptim1f", bool, 20, 20>,
             groov::field<"opampf", bool, 19, 19>,
             groov::field<"dacf", bool, 18, 18>,
             groov::field<"crsf", bool, 17, 17>,
             groov::field<"i2c3f", bool, 16, 16>,
             groov::field<"i2c2f", bool, 15, 15>,
             groov::field<"i2c1f", bool, 14, 14>,
             groov::field<"uart5f", bool, 13, 13>,
             groov::field<"uart4f", bool, 12, 12>,
             groov::field<"usart3f", bool, 11, 11>,
             groov::field<"usart2f", bool, 10, 10>,
             groov::field<"spi3f", bool, 9, 9>,
             groov::field<"spi2f", bool, 8, 8>,
             groov::field<"iwdgf", bool, 7, 7>,
             groov::field<"wwdgf", bool, 6, 6>,
             groov::field<"tim7f", bool, 5, 5>,
             groov::field<"tim6f", bool, 4, 4>,
             groov::field<"tim5f", bool, 3, 3>,
             groov::field<"tim4f", bool, 2, 2>,
             groov::field<"tim3f", bool, 1, 1>,
             groov::field<"tim2f", bool, 0, 0>>;

// gtzc_sr1_v2: SR1 (version 2)
// Used by: GTZC1_TZIC.SR1@stm32u59x, SEC_GTZC1_TZIC.SR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint8_t, 31, 24>,
             groov::field<"i2c6f", bool, 23, 23>,
             groov::field<"i2c5f", bool, 22, 22>,
             groov::field<"usart6f", bool, 21, 21>,
             groov::field<"reserved0", bool, 20, 20>,
             groov::field<"ucpd1f", bool, 19, 19>,
             groov::field<"fdcan1f", bool, 18, 18>,
             groov::field<"lptim2f", bool, 17, 17>,
             groov::field<"i2c4f", bool, 16, 16>,
             groov::field<"crsf", bool, 15, 15>,
             groov::field<"i2c2f", bool, 14, 14>,
             groov::field<"i2c1f", bool, 13, 13>,
             groov::field<"uart5f", bool, 12, 12>,
             groov::field<"uart4f", bool, 11, 11>,
             groov::field<"usart3f", bool, 10, 10>,
             groov::field<"usart2f", bool, 9, 9>,
             groov::field<"spi2f", bool, 8, 8>,
             groov::field<"iwdgf", bool, 7, 7>,
             groov::field<"wwdgf", bool, 6, 6>,
             groov::field<"tim7f", bool, 5, 5>,
             groov::field<"tim6f", bool, 4, 4>,
             groov::field<"tim5f", bool, 3, 3>,
             groov::field<"tim4f", bool, 2, 2>,
             groov::field<"tim3f", bool, 1, 1>,
             groov::field<"tim2f", bool, 0, 0>>;

// gtzc_sr1_v3: SR1 (version 3)
// Used by: GTZC2_TZIC.SR1@stm32u59x, SEC_GTZC2_TZIC.SR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 13>,
             groov::field<"adf1f", bool, 12, 12>,
             groov::field<"dac1f", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10>,
             groov::field<"vrefbuff", bool, 9, 9>,
             groov::field<"adc2f", bool, 8, 8>,
             groov::field<"compf", bool, 7, 7>,
             groov::field<"opampf", bool, 6, 6>,
             groov::field<"lptim4f", bool, 5, 5>,
             groov::field<"lptim3f", bool, 4, 4>,
             groov::field<"lptim1f", bool, 3, 3>,
             groov::field<"i2c3f", bool, 2, 2>,
             groov::field<"lpuart1f", bool, 1, 1>,
             groov::field<"spi3f", bool, 0, 0>>;

// gtzc_sr1_v4: SR1 (version 4)
// Used by: GTZC1_TZIC.SR1@stm32u5xx, SEC_GTZC1_TZIC.SR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr1_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint16_t, 31, 20>,
             groov::field<"ucpd1f", bool, 19, 19>,
             groov::field<"fdcan1f", bool, 18, 18>,
             groov::field<"lptim2f", bool, 17, 17>,
             groov::field<"i2c4f", bool, 16, 16>,
             groov::field<"crsf", bool, 15, 15>,
             groov::field<"i2c2f", bool, 14, 14>,
             groov::field<"i2c1f", bool, 13, 13>,
             groov::field<"uart5f", bool, 12, 12>,
             groov::field<"uart4f", bool, 11, 11>,
             groov::field<"usart3f", bool, 10, 10>,
             groov::field<"usart2f", bool, 9, 9>,
             groov::field<"spi2f", bool, 8, 8>,
             groov::field<"iwdgf", bool, 7, 7>,
             groov::field<"wwdgf", bool, 6, 6>,
             groov::field<"tim7f", bool, 5, 5>,
             groov::field<"tim6f", bool, 4, 4>,
             groov::field<"tim5f", bool, 3, 3>,
             groov::field<"tim4f", bool, 2, 2>,
             groov::field<"tim3f", bool, 1, 1>,
             groov::field<"tim2f", bool, 0, 0>>;

// gtzc_sr1_v5: SR1 (version 5)
// Used by: GTZC2_TZIC.SR1@stm32u5xx, SEC_GTZC2_TZIC.SR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr1_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved1", std::uint32_t, 31, 13>,
             groov::field<"adf1f", bool, 12, 12>,
             groov::field<"dac1f", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10>,
             groov::field<"vrefbuff", bool, 9, 9>,
             groov::field<"adc4f", bool, 8, 8>,
             groov::field<"compf", bool, 7, 7>,
             groov::field<"opampf", bool, 6, 6>,
             groov::field<"lptim4f", bool, 5, 5>,
             groov::field<"lptim3f", bool, 4, 4>,
             groov::field<"lptim1f", bool, 3, 3>,
             groov::field<"i2c3f", bool, 2, 2>,
             groov::field<"lpuart1f", bool, 1, 1>,
             groov::field<"spi3f", bool, 0, 0>>;

// gtzc_sr2_v1: SR2 (version 1)
// Used by: GTZC_TZIC.SR2@stm32l552, SEC_GTZC_TZIC.SR2@stm32l552, GTZC_TZIC.SR2@stm32l562, SEC_GTZC_TZIC.SR2@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint8_t, 31, 30, access::ro>,
             groov::field<"otfdec1f", bool, 29, 29>,
             groov::field<"extif", bool, 28, 28>,
             groov::field<"flash_regf", bool, 27, 27>,
             groov::field<"flashf", bool, 26, 26>,
             groov::field<"rccf", bool, 25, 25>,
             groov::field<"dmamux1f", bool, 24, 24>,
             groov::field<"dma2f", bool, 23, 23>,
             groov::field<"dma1f", bool, 22, 22>,
             groov::field<"syscfgf", bool, 21, 21>,
             groov::field<"pwrf", bool, 20, 20>,
             groov::field<"rtcf", bool, 19, 19>,
             groov::field<"octospi1_regf", bool, 18, 18>,
             groov::field<"fmc_regf", bool, 17, 17>,
             groov::field<"sdmmc1f", bool, 16, 16>,
             groov::field<"pkaf", bool, 15, 15>,
             groov::field<"rngf", bool, 14, 14>,
             groov::field<"hashf", bool, 13, 13>,
             groov::field<"aesf", bool, 12, 12>,
             groov::field<"adcf", bool, 11, 11>,
             groov::field<"icachef", bool, 10, 10>,
             groov::field<"tscf", bool, 9, 9>,
             groov::field<"crcf", bool, 8, 8>,
             groov::field<"dfsdm1f", bool, 7, 7>,
             groov::field<"sai2f", bool, 6, 6>,
             groov::field<"sai1f", bool, 5, 5>,
             groov::field<"tim17f", bool, 4, 4>,
             groov::field<"tim16f", bool, 3, 3>,
             groov::field<"tim15f", bool, 2, 2>,
             groov::field<"usart1f", bool, 1, 1>,
             groov::field<"tim8f", bool, 0, 0>>;

// gtzc_sr2_v2: SR2 (version 2)
// Used by: GTZC1_TZIC.SR2@stm32u59x, SEC_GTZC1_TZIC.SR2@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 11>,
             groov::field<"dsif", bool, 10, 10>,
             groov::field<"ltdcf", bool, 9, 9>,
             groov::field<"sai2f", bool, 8, 8>,
             groov::field<"sai1f", bool, 7, 7>,
             groov::field<"tim17f", bool, 6, 6>,
             groov::field<"tim16f", bool, 5, 5>,
             groov::field<"tim15f", bool, 4, 4>,
             groov::field<"usart1f", bool, 3, 3>,
             groov::field<"tim8f", bool, 2, 2>,
             groov::field<"spi1f", bool, 1, 1>,
             groov::field<"tim1f", bool, 0, 0>>;

// gtzc_sr2_v3: SR2 (version 3)
// Used by: GTZC2_TZIC.SR2@stm32u59x, SEC_GTZC2_TZIC.SR2@stm32u59x, GTZC2_TZIC.SR2@stm32u5xx, SEC_GTZC2_TZIC.SR2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr2_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved2", std::uint8_t, 31, 26>,
             groov::field<"mpcbb4_regf", bool, 25, 25>,
             groov::field<"sram4f", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 16>,
             groov::field<"tzic2f", bool, 15, 15>,
             groov::field<"tzsc2f", bool, 14, 14>,
             groov::field<"reserved0", std::uint8_t, 13, 7>,
             groov::field<"extif", bool, 6, 6>,
             groov::field<"lpdma1f", bool, 5, 5>,
             groov::field<"rccf", bool, 4, 4>,
             groov::field<"pwrf", bool, 3, 3>,
             groov::field<"tampf", bool, 2, 2>,
             groov::field<"rtcf", bool, 1, 1>,
             groov::field<"syscfgf", bool, 0, 0>>;

// gtzc_sr2_v4: SR2 (version 4)
// Used by: GTZC1_TZIC.SR2@stm32u5xx, SEC_GTZC1_TZIC.SR2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr2_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 9>,
             groov::field<"sai2f", bool, 8, 8>,
             groov::field<"sai1f", bool, 7, 7>,
             groov::field<"tim17f", bool, 6, 6>,
             groov::field<"tim16f", bool, 5, 5>,
             groov::field<"tim15f", bool, 4, 4>,
             groov::field<"usart1f", bool, 3, 3>,
             groov::field<"tim8f", bool, 2, 2>,
             groov::field<"spi1f", bool, 1, 1>,
             groov::field<"tim1f", bool, 0, 0>>;

// gtzc_sr3_v1: SR3 (version 1)
// Used by: GTZC_TZIC.SR3@stm32l552, SEC_GTZC_TZIC.SR3@stm32l552, GTZC_TZIC.SR3@stm32l562, SEC_GTZC_TZIC.SR3@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"mpcbb2_regf", bool, 7, 7>,
             groov::field<"mpcbb2f", bool, 6, 6>,
             groov::field<"mpcbb1_regf", bool, 5, 5>,
             groov::field<"mpcbb1f", bool, 4, 4>,
             groov::field<"mpcwm2f", bool, 3, 3>,
             groov::field<"mpcwm1f", bool, 2, 2>,
             groov::field<"tzicf", bool, 1, 1>,
             groov::field<"tzscf", bool, 0, 0>>;

// gtzc_sr3_v2: SR3 (version 2)
// Used by: GTZC1_TZIC.SR3@stm32u59x, SEC_GTZC1_TZIC.SR3@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr3_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint8_t, 31, 28>,
             groov::field<"dcache2_regf", bool, 27, 27>,
             groov::field<"hspi1_regf", bool, 26, 26>,
             groov::field<"gfxmmu_regf", bool, 25, 25>,
             groov::field<"gfxmmuf", bool, 24, 24>,
             groov::field<"gpu2df", bool, 23, 23>,
             groov::field<"ramcfgf", bool, 22, 22>,
             groov::field<"octospi2_regf", bool, 21, 21>,
             groov::field<"octospi1_regf", bool, 20, 20>,
             groov::field<"fsmc_regf", bool, 19, 19>,
             groov::field<"sdmmc2f", bool, 18, 18>,
             groov::field<"sdmmc1f", bool, 17, 17>,
             groov::field<"octospimf", bool, 16, 16>,
             groov::field<"saesf", bool, 15, 15>,
             groov::field<"pkaf", bool, 14, 14>,
             groov::field<"rngf", bool, 13, 13>,
             groov::field<"hashf", bool, 12, 12>,
             groov::field<"aesf", bool, 11, 11>,
             groov::field<"otgf", bool, 10, 10>,
             groov::field<"dcmif", bool, 9, 9>,
             groov::field<"adc12f", bool, 8, 8>,
             groov::field<"dcache1_regf", bool, 7, 7>,
             groov::field<"icache_regf", bool, 6, 6>,
             groov::field<"dma2df", bool, 5, 5>,
             groov::field<"tscf", bool, 4, 4>,
             groov::field<"crcf", bool, 3, 3>,
             groov::field<"fmacf", bool, 2, 2>,
             groov::field<"cordicf", bool, 1, 1>,
             groov::field<"mdf1f", bool, 0, 0>>;

// gtzc_sr3_v3: SR3 (version 3)
// Used by: GTZC1_TZIC.SR3@stm32u5xx, SEC_GTZC1_TZIC.SR3@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr3_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint16_t, 31, 23>,
             groov::field<"ramcfgf", bool, 22, 22>,
             groov::field<"octospi2f", bool, 21, 21>,
             groov::field<"octospi1f", bool, 20, 20>,
             groov::field<"fsmcf", bool, 19, 19>,
             groov::field<"sdmmc2f", bool, 18, 18>,
             groov::field<"sdmmc1f", bool, 17, 17>,
             groov::field<"octospimf", bool, 16, 16>,
             groov::field<"saesf", bool, 15, 15>,
             groov::field<"pkaf", bool, 14, 14>,
             groov::field<"rngf", bool, 13, 13>,
             groov::field<"hashf", bool, 12, 12>,
             groov::field<"aesf", bool, 11, 11>,
             groov::field<"otgfsf", bool, 10, 10>,
             groov::field<"dcmif", bool, 9, 9>,
             groov::field<"adc1f", bool, 8, 8>,
             groov::field<"dcachef", bool, 7, 7>,
             groov::field<"icachef", bool, 6, 6>,
             groov::field<"dma2df", bool, 5, 5>,
             groov::field<"tscf", bool, 4, 4>,
             groov::field<"crcf", bool, 3, 3>,
             groov::field<"fmacf", bool, 2, 2>,
             groov::field<"cordicf", bool, 1, 1>,
             groov::field<"mdf1f", bool, 0, 0>>;

// gtzc_sr4_v1: SR4 (version 1)
// Used by: GTZC1_TZIC.SR4@stm32u59x, SEC_GTZC1_TZIC.SR4@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"mpcbb5_regf", bool, 31, 31>,
             groov::field<"sram5f", bool, 30, 30>,
             groov::field<"mpcbb3_regf", bool, 29, 29>,
             groov::field<"sram3f", bool, 28, 28>,
             groov::field<"mpcbb2_regf", bool, 27, 27>,
             groov::field<"sram2f", bool, 26, 26>,
             groov::field<"mpcbb1_regf", bool, 25, 25>,
             groov::field<"sram1f", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 21>,
             groov::field<"hspi1_memf", bool, 20, 20>,
             groov::field<"octospi2_memf", bool, 19, 19>,
             groov::field<"bkpsramf", bool, 18, 18>,
             groov::field<"fsmc_memf", bool, 17, 17>,
             groov::field<"octospi1_memf", bool, 16, 16>,
             groov::field<"tzic1f", bool, 15, 15>,
             groov::field<"tzsc1f", bool, 14, 14>,
             groov::field<"reserved0", std::uint16_t, 13, 5>,
             groov::field<"otfdec2f", bool, 4, 4>,
             groov::field<"otfdec1f", bool, 3, 3>,
             groov::field<"flashf", bool, 2, 2>,
             groov::field<"flash_regf", bool, 1, 1>,
             groov::field<"gpdma1f", bool, 0, 0>>;

// gtzc_sr4_v2: SR4 (version 2)
// Used by: GTZC1_TZIC.SR4@stm32u5xx, SEC_GTZC1_TZIC.SR4@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_sr4_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved2", std::uint8_t, 31, 30>,
             groov::field<"mpcbb3_regf", bool, 29, 29>,
             groov::field<"sram3f", bool, 28, 28>,
             groov::field<"mpcbb2_regf", bool, 27, 27>,
             groov::field<"sram2f", bool, 26, 26>,
             groov::field<"mpcbb1_regf", bool, 25, 25>,
             groov::field<"sram1f", bool, 24, 24>,
             groov::field<"reserved1", std::uint8_t, 23, 20>,
             groov::field<"octospi2_memf", bool, 19, 19>,
             groov::field<"bkpsramf", bool, 18, 18>,
             groov::field<"fsmc_memf", bool, 17, 17>,
             groov::field<"octospi1_memf", bool, 16, 16>,
             groov::field<"tzic1f", bool, 15, 15>,
             groov::field<"tzsc1f", bool, 14, 14>,
             groov::field<"reserved0", std::uint16_t, 13, 5>,
             groov::field<"otfdec2f", bool, 4, 4>,
             groov::field<"otfdec1f", bool, 3, 3>,
             groov::field<"flash_regf", bool, 2, 2>,
             groov::field<"flashf", bool, 1, 1>,
             groov::field<"gpdma1f", bool, 0, 0>>;

// gtzc_tzsc_mpcwm2_nswmr1_v1: TZSC_MPCWM2_NSWMR1 (version 1)
// Used by: GTZC_TZSC.TZSC_MPCWM2_NSWMR1@stm32l552, SEC_GTZC_TZSC.TZSC_MPCWM2_NSWMR1@stm32l552, GTZC_TZSC.TZSC_MPCWM2_NSWMR1@stm32l562, SEC_GTZC_TZSC.TZSC_MPCWM2_NSWMR1@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_mpcwm2_nswmr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 28, access::ro>,
             groov::field<"nswm1lgth", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 11, access::ro>,
             groov::field<"nswm1strt", std::uint16_t, 10, 0>>;

// gtzc_tzsc_mpcwm2_nswmr2_v1: TZSC_MPCWM2_NSWMR2 (version 1)
// Used by: GTZC_TZSC.TZSC_MPCWM2_NSWMR2@stm32l552, SEC_GTZC_TZSC.TZSC_MPCWM2_NSWMR2@stm32l552, GTZC_TZSC.TZSC_MPCWM2_NSWMR2@stm32l562, SEC_GTZC_TZSC.TZSC_MPCWM2_NSWMR2@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_mpcwm2_nswmr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 28, access::ro>,
             groov::field<"nswm2lgth", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 11, access::ro>,
             groov::field<"nswm2strt", std::uint16_t, 10, 0>>;

// gtzc_tzsc_mpcwm6ar_v1: TZSC_MPCWM6AR (version 1)
// Used by: GTZC1_TZSC.TZSC_MPCWM6AR@stm32u59x, SEC_GTZC1_TZSC.TZSC_MPCWM6AR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_mpcwm6ar_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 28, access::ro>,
             groov::field<"suba_length", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 11, access::ro>,
             groov::field<"suba_start", std::uint16_t, 10, 0>>;

// gtzc_tzsc_mpcwm6bcfgr_v1: TZSC_MPCWM6BCFGR (version 1)
// Used by: GTZC1_TZSC.TZSC_MPCWM6BCFGR@stm32u59x, SEC_GTZC1_TZSC.TZSC_MPCWM6BCFGR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_mpcwm6bcfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 10, access::ro>,
             groov::field<"priv", bool, 9, 9>,
             groov::field<"sec", bool, 8, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 2, access::ro>,
             groov::field<"srlock", bool, 1, 1>,
             groov::field<"sren", bool, 0, 0>>;

// gtzc_tzsc_mpcwm6br_v1: TZSC_MPCWM6BR (version 1)
// Used by: GTZC1_TZSC.TZSC_MPCWM6BR@stm32u59x, SEC_GTZC1_TZSC.TZSC_MPCWM6BR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_mpcwm6br_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 28, access::ro>,
             groov::field<"subb_length", std::uint16_t, 27, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 11, access::ro>,
             groov::field<"subb_start", std::uint16_t, 10, 0>>;

// gtzc_tzsc_privcfgr1_v1: TZSC_PRIVCFGR1 (version 1)
// Used by: GTZC_TZSC.TZSC_PRIVCFGR1@stm32l552, SEC_GTZC_TZSC.TZSC_PRIVCFGR1@stm32l552, GTZC_TZSC.TZSC_PRIVCFGR1@stm32l562, SEC_GTZC_TZSC.TZSC_PRIVCFGR1@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"spi1priv", bool, 31, 31>,
             groov::field<"tim1priv", bool, 30, 30>,
             groov::field<"comppriv", bool, 29, 29>,
             groov::field<"vrefbufpriv", bool, 28, 28>,
             groov::field<"ucpd1priv", bool, 27, 27>,
             groov::field<"usbfspriv", bool, 26, 26>,
             groov::field<"fdcan1priv", bool, 25, 25>,
             groov::field<"lptim3priv", bool, 24, 24>,
             groov::field<"lptim2priv", bool, 23, 23>,
             groov::field<"i2c4priv", bool, 22, 22>,
             groov::field<"lpuart1priv", bool, 21, 21>,
             groov::field<"lptim1priv", bool, 20, 20>,
             groov::field<"opamppriv", bool, 19, 19>,
             groov::field<"dacpriv", bool, 18, 18>,
             groov::field<"crspriv", bool, 17, 17>,
             groov::field<"i2c3priv", bool, 16, 16>,
             groov::field<"i2c2priv", bool, 15, 15>,
             groov::field<"i2c1priv", bool, 14, 14>,
             groov::field<"uart5priv", bool, 13, 13>,
             groov::field<"uart4priv", bool, 12, 12>,
             groov::field<"usart3priv", bool, 11, 11>,
             groov::field<"usart2priv", bool, 10, 10>,
             groov::field<"spi3priv", bool, 9, 9>,
             groov::field<"spi2priv", bool, 8, 8>,
             groov::field<"iwdgpriv", bool, 7, 7>,
             groov::field<"wwdgpriv", bool, 6, 6>,
             groov::field<"tim7priv", bool, 5, 5>,
             groov::field<"tim6priv", bool, 4, 4>,
             groov::field<"tim5priv", bool, 3, 3>,
             groov::field<"tim4priv", bool, 2, 2>,
             groov::field<"tim3priv", bool, 1, 1>,
             groov::field<"tim2priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr1_v2: TZSC_PRIVCFGR1 (version 2)
// Used by: GTZC1_TZSC.TZSC_PRIVCFGR1@stm32u59x, SEC_GTZC1_TZSC.TZSC_PRIVCFGR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 24, access::ro>,
             groov::field<"i2c6priv", bool, 23, 23>,
             groov::field<"i2c5priv", bool, 22, 22>,
             groov::field<"usart6priv", bool, 21, 21>,
             groov::field<"reserved0", bool, 20, 20, access::ro>,
             groov::field<"ucpd1priv", bool, 19, 19>,
             groov::field<"fdcan1priv", bool, 18, 18>,
             groov::field<"lptim2priv", bool, 17, 17>,
             groov::field<"i2c4priv", bool, 16, 16>,
             groov::field<"crspriv", bool, 15, 15>,
             groov::field<"i2c2priv", bool, 14, 14>,
             groov::field<"i2c1priv", bool, 13, 13>,
             groov::field<"uart5priv", bool, 12, 12>,
             groov::field<"uart4priv", bool, 11, 11>,
             groov::field<"usart3priv", bool, 10, 10>,
             groov::field<"usart2priv", bool, 9, 9>,
             groov::field<"spi2priv", bool, 8, 8>,
             groov::field<"iwdgpriv", bool, 7, 7>,
             groov::field<"wwdgpriv", bool, 6, 6>,
             groov::field<"tim7priv", bool, 5, 5>,
             groov::field<"tim6priv", bool, 4, 4>,
             groov::field<"tim5priv", bool, 3, 3>,
             groov::field<"tim4priv", bool, 2, 2>,
             groov::field<"tim3priv", bool, 1, 1>,
             groov::field<"tim2priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr1_v3: TZSC_PRIVCFGR1 (version 3)
// Used by: GTZC2_TZSC.TZSC_PRIVCFGR1@stm32u59x, SEC_GTZC2_TZSC.TZSC_PRIVCFGR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"adf1priv", bool, 12, 12>,
             groov::field<"dac1priv", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"vrefbufpriv", bool, 9, 9>,
             groov::field<"adc2priv", bool, 8, 8>,
             groov::field<"comppriv", bool, 7, 7>,
             groov::field<"opamppriv", bool, 6, 6>,
             groov::field<"lptim4priv", bool, 5, 5>,
             groov::field<"lptim3priv", bool, 4, 4>,
             groov::field<"lptim1priv", bool, 3, 3>,
             groov::field<"i2c3priv", bool, 2, 2>,
             groov::field<"lpuart1priv", bool, 1, 1>,
             groov::field<"spi3priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr1_v4: TZSC_PRIVCFGR1 (version 4)
// Used by: GTZC1_TZSC.TZSC_PRIVCFGR1@stm32u5xx, SEC_GTZC1_TZSC.TZSC_PRIVCFGR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr1_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 20, access::ro>,
             groov::field<"ucpd1priv", bool, 19, 19>,
             groov::field<"fdcan1priv", bool, 18, 18>,
             groov::field<"lptim2priv", bool, 17, 17>,
             groov::field<"i2c4priv", bool, 16, 16>,
             groov::field<"crspriv", bool, 15, 15>,
             groov::field<"i2c2priv", bool, 14, 14>,
             groov::field<"i2c1priv", bool, 13, 13>,
             groov::field<"uart5priv", bool, 12, 12>,
             groov::field<"uart4priv", bool, 11, 11>,
             groov::field<"usart3priv", bool, 10, 10>,
             groov::field<"usart2priv", bool, 9, 9>,
             groov::field<"spi2priv", bool, 8, 8>,
             groov::field<"iwdgpriv", bool, 7, 7>,
             groov::field<"wwdgpriv", bool, 6, 6>,
             groov::field<"tim7priv", bool, 5, 5>,
             groov::field<"tim6priv", bool, 4, 4>,
             groov::field<"tim5priv", bool, 3, 3>,
             groov::field<"tim4priv", bool, 2, 2>,
             groov::field<"tim3priv", bool, 1, 1>,
             groov::field<"tim2priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr1_v5: TZSC_PRIVCFGR1 (version 5)
// Used by: GTZC2_TZSC.TZSC_PRIVCFGR1@stm32u5xx, SEC_GTZC2_TZSC.TZSC_PRIVCFGR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr1_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"adf1priv", bool, 12, 12>,
             groov::field<"dac1priv", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"vrefbufpriv", bool, 9, 9>,
             groov::field<"adc4priv", bool, 8, 8>,
             groov::field<"comppriv", bool, 7, 7>,
             groov::field<"opamppriv", bool, 6, 6>,
             groov::field<"lptim4priv", bool, 5, 5>,
             groov::field<"lptim3priv", bool, 4, 4>,
             groov::field<"lptim1priv", bool, 3, 3>,
             groov::field<"i2c3priv", bool, 2, 2>,
             groov::field<"lpuart1priv", bool, 1, 1>,
             groov::field<"spi3priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr2_v1: TZSC_PRIVCFGR2 (version 1)
// Used by: GTZC_TZSC.TZSC_PRIVCFGR2@stm32l552, SEC_GTZC_TZSC.TZSC_PRIVCFGR2@stm32l552, GTZC_TZSC.TZSC_PRIVCFGR2@stm32l562, SEC_GTZC_TZSC.TZSC_PRIVCFGR2@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 19, access::ro>,
             groov::field<"octospi1_regpriv", bool, 18, 18>,
             groov::field<"fsmc_regpriv", bool, 17, 17>,
             groov::field<"sdmmc1priv", bool, 16, 16>,
             groov::field<"pkapriv", bool, 15, 15>,
             groov::field<"rngpriv", bool, 14, 14>,
             groov::field<"hashpriv", bool, 13, 13>,
             groov::field<"aespriv", bool, 12, 12>,
             groov::field<"adcpriv", bool, 11, 11>,
             groov::field<"icachepriv", bool, 10, 10>,
             groov::field<"tscpriv", bool, 9, 9>,
             groov::field<"crcpriv", bool, 8, 8>,
             groov::field<"dfsdm1priv", bool, 7, 7>,
             groov::field<"sai2priv", bool, 6, 6>,
             groov::field<"sai1priv", bool, 5, 5>,
             groov::field<"tim17priv", bool, 4, 4>,
             groov::field<"tim16priv", bool, 3, 3>,
             groov::field<"tim15priv", bool, 2, 2>,
             groov::field<"usart1priv", bool, 1, 1>,
             groov::field<"tim8priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr2_v2: TZSC_PRIVCFGR2 (version 2)
// Used by: GTZC1_TZSC.TZSC_PRIVCFGR2@stm32u59x, SEC_GTZC1_TZSC.TZSC_PRIVCFGR2@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 11, access::ro>,
             groov::field<"dsipriv", bool, 10, 10>,
             groov::field<"ltdcpriv", bool, 9, 9>,
             groov::field<"sai2priv", bool, 8, 8>,
             groov::field<"sai1priv", bool, 7, 7>,
             groov::field<"tim17priv", bool, 6, 6>,
             groov::field<"tim16priv", bool, 5, 5>,
             groov::field<"tim15priv", bool, 4, 4>,
             groov::field<"usart1priv", bool, 3, 3>,
             groov::field<"tim8priv", bool, 2, 2>,
             groov::field<"spi1priv", bool, 1, 1>,
             groov::field<"tim1priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr2_v3: TZSC_PRIVCFGR2 (version 3)
// Used by: GTZC1_TZSC.TZSC_PRIVCFGR2@stm32u5xx, SEC_GTZC1_TZSC.TZSC_PRIVCFGR2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr2_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 9, access::ro>,
             groov::field<"sai2priv", bool, 8, 8>,
             groov::field<"sai1priv", bool, 7, 7>,
             groov::field<"tim17priv", bool, 6, 6>,
             groov::field<"tim16priv", bool, 5, 5>,
             groov::field<"tim15priv", bool, 4, 4>,
             groov::field<"usart1priv", bool, 3, 3>,
             groov::field<"tim8priv", bool, 2, 2>,
             groov::field<"spi1priv", bool, 1, 1>,
             groov::field<"tim1priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr3_v1: TZSC_PRIVCFGR3 (version 1)
// Used by: GTZC1_TZSC.TZSC_PRIVCFGR3@stm32u59x, SEC_GTZC1_TZSC.TZSC_PRIVCFGR3@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint8_t, 31, 28, access::ro>,
             groov::field<"dcache2_regpriv", bool, 27, 27>,
             groov::field<"hspi1_regpriv", bool, 26, 26>,
             groov::field<"gfxmmu_regpriv", bool, 25, 25>,
             groov::field<"gfxmmupriv", bool, 24, 24>,
             groov::field<"gpu2dpriv", bool, 23, 23>,
             groov::field<"ramcfgpriv", bool, 22, 22>,
             groov::field<"octospi2_regpriv", bool, 21, 21>,
             groov::field<"octospi1_regpriv", bool, 20, 20>,
             groov::field<"fsmc_regpriv", bool, 19, 19>,
             groov::field<"sdmmc2priv", bool, 18, 18>,
             groov::field<"sdmmc1priv", bool, 17, 17>,
             groov::field<"octospimpriv", bool, 16, 16>,
             groov::field<"saespriv", bool, 15, 15>,
             groov::field<"pkapriv", bool, 14, 14>,
             groov::field<"rngpriv", bool, 13, 13>,
             groov::field<"hashpriv", bool, 12, 12>,
             groov::field<"aespriv", bool, 11, 11>,
             groov::field<"otgfspriv", bool, 10, 10>,
             groov::field<"dcmipriv", bool, 9, 9>,
             groov::field<"adc1priv", bool, 8, 8>,
             groov::field<"dcache1_regpriv", bool, 7, 7>,
             groov::field<"icache_regpriv", bool, 6, 6>,
             groov::field<"dma2dpriv", bool, 5, 5>,
             groov::field<"tscpriv", bool, 4, 4>,
             groov::field<"crcpriv", bool, 3, 3>,
             groov::field<"fmacpriv", bool, 2, 2>,
             groov::field<"cordicpriv", bool, 1, 1>,
             groov::field<"mdf1priv", bool, 0, 0>>;

// gtzc_tzsc_privcfgr3_v2: TZSC_PRIVCFGR3 (version 2)
// Used by: GTZC1_TZSC.TZSC_PRIVCFGR3@stm32u5xx, SEC_GTZC1_TZSC.TZSC_PRIVCFGR3@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_privcfgr3_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 23, access::ro>,
             groov::field<"ramcfgpriv", bool, 22, 22>,
             groov::field<"octospi2_regpriv", bool, 21, 21>,
             groov::field<"octospi1_regpriv", bool, 20, 20>,
             groov::field<"fsmc_regpriv", bool, 19, 19>,
             groov::field<"sdmmc2priv", bool, 18, 18>,
             groov::field<"sdmmc1priv", bool, 17, 17>,
             groov::field<"octospimpriv", bool, 16, 16>,
             groov::field<"saespriv", bool, 15, 15>,
             groov::field<"pkapriv", bool, 14, 14>,
             groov::field<"rngpriv", bool, 13, 13>,
             groov::field<"hashpriv", bool, 12, 12>,
             groov::field<"aespriv", bool, 11, 11>,
             groov::field<"otgfspriv", bool, 10, 10>,
             groov::field<"dcmipriv", bool, 9, 9>,
             groov::field<"adc1priv", bool, 8, 8>,
             groov::field<"dcache_regpriv", bool, 7, 7>,
             groov::field<"icache_regpriv", bool, 6, 6>,
             groov::field<"dma2dpriv", bool, 5, 5>,
             groov::field<"tscpriv", bool, 4, 4>,
             groov::field<"crcpriv", bool, 3, 3>,
             groov::field<"fmacpriv", bool, 2, 2>,
             groov::field<"cordicpriv", bool, 1, 1>,
             groov::field<"mdf1priv", bool, 0, 0>>;

// gtzc_tzsc_seccfgr1_v1: TZSC_SECCFGR1 (version 1)
// Used by: GTZC_TZSC.TZSC_SECCFGR1@stm32l552, SEC_GTZC_TZSC.TZSC_SECCFGR1@stm32l552, GTZC_TZSC.TZSC_SECCFGR1@stm32l562, SEC_GTZC_TZSC.TZSC_SECCFGR1@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"spi1sec", bool, 31, 31>,
             groov::field<"tim1sec", bool, 30, 30>,
             groov::field<"compsec", bool, 29, 29>,
             groov::field<"vrefbufsec", bool, 28, 28>,
             groov::field<"ucpd1sec", bool, 27, 27>,
             groov::field<"usbfssec", bool, 26, 26>,
             groov::field<"fdcan1sec", bool, 25, 25>,
             groov::field<"lptim3sec", bool, 24, 24>,
             groov::field<"lptim2sec", bool, 23, 23>,
             groov::field<"i2c4sec", bool, 22, 22>,
             groov::field<"lpuart1sec", bool, 21, 21>,
             groov::field<"lptim1sec", bool, 20, 20>,
             groov::field<"opampsec", bool, 19, 19>,
             groov::field<"dacsec", bool, 18, 18>,
             groov::field<"crssec", bool, 17, 17>,
             groov::field<"i2c3sec", bool, 16, 16>,
             groov::field<"i2c2sec", bool, 15, 15>,
             groov::field<"i2c1sec", bool, 14, 14>,
             groov::field<"uart5sec", bool, 13, 13>,
             groov::field<"uart4sec", bool, 12, 12>,
             groov::field<"usart3sec", bool, 11, 11>,
             groov::field<"usart2sec", bool, 10, 10>,
             groov::field<"spi3sec", bool, 9, 9>,
             groov::field<"spi2sec", bool, 8, 8>,
             groov::field<"iwdgsec", bool, 7, 7>,
             groov::field<"wwdgsec", bool, 6, 6>,
             groov::field<"tim7sec", bool, 5, 5>,
             groov::field<"tim6sec", bool, 4, 4>,
             groov::field<"tim5sec", bool, 3, 3>,
             groov::field<"tim4sec", bool, 2, 2>,
             groov::field<"tim3sec", bool, 1, 1>,
             groov::field<"tim2sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr1_v2: TZSC_SECCFGR1 (version 2)
// Used by: GTZC1_TZSC.TZSC_SECCFGR1@stm32u59x, SEC_GTZC1_TZSC.TZSC_SECCFGR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 24, access::ro>,
             groov::field<"i2c6sec", bool, 23, 23>,
             groov::field<"i2c5sec", bool, 22, 22>,
             groov::field<"usart6sec", bool, 21, 21>,
             groov::field<"reserved0", bool, 20, 20, access::ro>,
             groov::field<"ucpd1sec", bool, 19, 19>,
             groov::field<"fdcan1sec", bool, 18, 18>,
             groov::field<"lptim2sec", bool, 17, 17>,
             groov::field<"i2c4sec", bool, 16, 16>,
             groov::field<"crssec", bool, 15, 15>,
             groov::field<"i2c2sec", bool, 14, 14>,
             groov::field<"i2c1sec", bool, 13, 13>,
             groov::field<"uart5sec", bool, 12, 12>,
             groov::field<"uart4sec", bool, 11, 11>,
             groov::field<"usart3sec", bool, 10, 10>,
             groov::field<"usart2sec", bool, 9, 9>,
             groov::field<"spi2sec", bool, 8, 8>,
             groov::field<"iwdgsec", bool, 7, 7>,
             groov::field<"wwdgsec", bool, 6, 6>,
             groov::field<"tim7sec", bool, 5, 5>,
             groov::field<"tim6sec", bool, 4, 4>,
             groov::field<"tim5sec", bool, 3, 3>,
             groov::field<"tim4sec", bool, 2, 2>,
             groov::field<"tim3sec", bool, 1, 1>,
             groov::field<"tim2sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr1_v3: TZSC_SECCFGR1 (version 3)
// Used by: GTZC2_TZSC.TZSC_SECCFGR1@stm32u59x, SEC_GTZC2_TZSC.TZSC_SECCFGR1@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr1_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"adf1sec", bool, 12, 12>,
             groov::field<"dac1sec", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"vrefbufsec", bool, 9, 9>,
             groov::field<"adc2sec", bool, 8, 8>,
             groov::field<"compsec", bool, 7, 7>,
             groov::field<"opampsec", bool, 6, 6>,
             groov::field<"lptim4sec", bool, 5, 5>,
             groov::field<"lptim3sec", bool, 4, 4>,
             groov::field<"lptim1sec", bool, 3, 3>,
             groov::field<"i2c3sec", bool, 2, 2>,
             groov::field<"lpuart1sec", bool, 1, 1>,
             groov::field<"spi3sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr1_v4: TZSC_SECCFGR1 (version 4)
// Used by: GTZC1_TZSC.TZSC_SECCFGR1@stm32u5xx, SEC_GTZC1_TZSC.TZSC_SECCFGR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr1_v4_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 20, access::ro>,
             groov::field<"ucpd1sec", bool, 19, 19>,
             groov::field<"fdcan1sec", bool, 18, 18>,
             groov::field<"lptim2sec", bool, 17, 17>,
             groov::field<"i2c4sec", bool, 16, 16>,
             groov::field<"crssec", bool, 15, 15>,
             groov::field<"i2c2sec", bool, 14, 14>,
             groov::field<"i2c1sec", bool, 13, 13>,
             groov::field<"uart5sec", bool, 12, 12>,
             groov::field<"uart4sec", bool, 11, 11>,
             groov::field<"usart3sec", bool, 10, 10>,
             groov::field<"usart2sec", bool, 9, 9>,
             groov::field<"spi2sec", bool, 8, 8>,
             groov::field<"iwdgsec", bool, 7, 7>,
             groov::field<"wwdgsec", bool, 6, 6>,
             groov::field<"tim7sec", bool, 5, 5>,
             groov::field<"tim6sec", bool, 4, 4>,
             groov::field<"tim5sec", bool, 3, 3>,
             groov::field<"tim4sec", bool, 2, 2>,
             groov::field<"tim3sec", bool, 1, 1>,
             groov::field<"tim2sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr1_v5: TZSC_SECCFGR1 (version 5)
// Used by: GTZC2_TZSC.TZSC_SECCFGR1@stm32u5xx, SEC_GTZC2_TZSC.TZSC_SECCFGR1@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr1_v5_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"adf1sec", bool, 12, 12>,
             groov::field<"dac1sec", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"vrefbufsec", bool, 9, 9>,
             groov::field<"adc4sec", bool, 8, 8>,
             groov::field<"compsec", bool, 7, 7>,
             groov::field<"opampsec", bool, 6, 6>,
             groov::field<"lptim4sec", bool, 5, 5>,
             groov::field<"lptim3sec", bool, 4, 4>,
             groov::field<"lptim1sec", bool, 3, 3>,
             groov::field<"i2c3sec", bool, 2, 2>,
             groov::field<"lpuart1sec", bool, 1, 1>,
             groov::field<"spi3sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr2_v1: TZSC_SECCFGR2 (version 1)
// Used by: GTZC_TZSC.TZSC_SECCFGR2@stm32l552, SEC_GTZC_TZSC.TZSC_SECCFGR2@stm32l552, GTZC_TZSC.TZSC_SECCFGR2@stm32l562, SEC_GTZC_TZSC.TZSC_SECCFGR2@stm32l562
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 19, access::ro>,
             groov::field<"octospi1_regsec", bool, 18, 18>,
             groov::field<"fsmc_regsec", bool, 17, 17>,
             groov::field<"sdmmc1sec", bool, 16, 16>,
             groov::field<"pkasec", bool, 15, 15>,
             groov::field<"rngsec", bool, 14, 14>,
             groov::field<"hashsec", bool, 13, 13>,
             groov::field<"aessec", bool, 12, 12>,
             groov::field<"adcsec", bool, 11, 11>,
             groov::field<"icachesec", bool, 10, 10>,
             groov::field<"tscsec", bool, 9, 9>,
             groov::field<"crcsec", bool, 8, 8>,
             groov::field<"dfsdm1sec", bool, 7, 7>,
             groov::field<"sai2sec", bool, 6, 6>,
             groov::field<"sai1sec", bool, 5, 5>,
             groov::field<"tim17sec", bool, 4, 4>,
             groov::field<"tim16sec", bool, 3, 3>,
             groov::field<"tim15sec", bool, 2, 2>,
             groov::field<"usart1sec", bool, 1, 1>,
             groov::field<"tim8sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr2_v2: TZSC_SECCFGR2 (version 2)
// Used by: GTZC1_TZSC.TZSC_SECCFGR2@stm32u59x, SEC_GTZC1_TZSC.TZSC_SECCFGR2@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 11, access::ro>,
             groov::field<"dsisec", bool, 10, 10>,
             groov::field<"ltdcsec", bool, 9, 9>,
             groov::field<"sai2sec", bool, 8, 8>,
             groov::field<"sai1sec", bool, 7, 7>,
             groov::field<"tim17sec", bool, 6, 6>,
             groov::field<"tim16sec", bool, 5, 5>,
             groov::field<"tim15sec", bool, 4, 4>,
             groov::field<"usart1sec", bool, 3, 3>,
             groov::field<"tim8sec", bool, 2, 2>,
             groov::field<"spi1sec", bool, 1, 1>,
             groov::field<"tim1sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr2_v3: TZSC_SECCFGR2 (version 3)
// Used by: GTZC1_TZSC.TZSC_SECCFGR2@stm32u5xx, SEC_GTZC1_TZSC.TZSC_SECCFGR2@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr2_v3_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 9, access::ro>,
             groov::field<"sai2sec", bool, 8, 8>,
             groov::field<"sai1sec", bool, 7, 7>,
             groov::field<"tim17sec", bool, 6, 6>,
             groov::field<"tim16sec", bool, 5, 5>,
             groov::field<"tim15sec", bool, 4, 4>,
             groov::field<"usart1sec", bool, 3, 3>,
             groov::field<"tim8sec", bool, 2, 2>,
             groov::field<"spi1sec", bool, 1, 1>,
             groov::field<"tim1sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr3_v1: TZSC_SECCFGR3 (version 1)
// Used by: GTZC1_TZSC.TZSC_SECCFGR3@stm32u59x, SEC_GTZC1_TZSC.TZSC_SECCFGR3@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint8_t, 31, 28, access::ro>,
             groov::field<"dcache2_regsec", bool, 27, 27>,
             groov::field<"hspi1_regsec", bool, 26, 26>,
             groov::field<"gfxmmu_regsec", bool, 25, 25>,
             groov::field<"gfxmmusec", bool, 24, 24>,
             groov::field<"gpu2dsec", bool, 23, 23>,
             groov::field<"ramcfgsec", bool, 22, 22>,
             groov::field<"octospi2_regsec", bool, 21, 21>,
             groov::field<"octospi1_regsec", bool, 20, 20>,
             groov::field<"fsmc_regsec", bool, 19, 19>,
             groov::field<"sdmmc2sec", bool, 18, 18>,
             groov::field<"sdmmc1sec", bool, 17, 17>,
             groov::field<"octospimsec", bool, 16, 16>,
             groov::field<"saessec", bool, 15, 15>,
             groov::field<"pkasec", bool, 14, 14>,
             groov::field<"rngsec", bool, 13, 13>,
             groov::field<"hashsec", bool, 12, 12>,
             groov::field<"aessec", bool, 11, 11>,
             groov::field<"otgfssec", bool, 10, 10>,
             groov::field<"dcmisec", bool, 9, 9>,
             groov::field<"adc1sec", bool, 8, 8>,
             groov::field<"dcache1_regsec", bool, 7, 7>,
             groov::field<"icache_regsec", bool, 6, 6>,
             groov::field<"dma2dsec", bool, 5, 5>,
             groov::field<"tscsec", bool, 4, 4>,
             groov::field<"crcsec", bool, 3, 3>,
             groov::field<"fmacsec", bool, 2, 2>,
             groov::field<"cordicsec", bool, 1, 1>,
             groov::field<"mdf1sec", bool, 0, 0>>;

// gtzc_tzsc_seccfgr3_v2: TZSC_SECCFGR3 (version 2)
// Used by: GTZC1_TZSC.TZSC_SECCFGR3@stm32u5xx, SEC_GTZC1_TZSC.TZSC_SECCFGR3@stm32u5xx
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gtzc_tzsc_seccfgr3_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 23, access::ro>,
             groov::field<"ramcfgsec", bool, 22, 22>,
             groov::field<"octospi2_regsec", bool, 21, 21>,
             groov::field<"octospi1_regsec", bool, 20, 20>,
             groov::field<"fsmc_regsec", bool, 19, 19>,
             groov::field<"sdmmc2sec", bool, 18, 18>,
             groov::field<"sdmmc1sec", bool, 17, 17>,
             groov::field<"octospimsec", bool, 16, 16>,
             groov::field<"saessec", bool, 15, 15>,
             groov::field<"pkasec", bool, 14, 14>,
             groov::field<"rngsec", bool, 13, 13>,
             groov::field<"hashsec", bool, 12, 12>,
             groov::field<"aessec", bool, 11, 11>,
             groov::field<"otgfssec", bool, 10, 10>,
             groov::field<"dcmisec", bool, 9, 9>,
             groov::field<"adc1sec", bool, 8, 8>,
             groov::field<"dcache_regsec", bool, 7, 7>,
             groov::field<"icache_regsec", bool, 6, 6>,
             groov::field<"dma2dsec", bool, 5, 5>,
             groov::field<"tscsec", bool, 4, 4>,
             groov::field<"crcsec", bool, 3, 3>,
             groov::field<"fmacsec", bool, 2, 2>,
             groov::field<"cordicsec", bool, 1, 1>,
             groov::field<"mdf1sec", bool, 0, 0>>;

} // namespace stm32::registers
