\hypertarget{group___f_l_a_s_h___latency}{}\doxysection{FLASH Latency}
\label{group___f_l_a_s_h___latency}\index{FLASH Latency@{FLASH Latency}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga1276f51e97dc9857ca261fae4eb890f3}{FLASH\+\_\+\+LATENCY\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga28c611f2cb4a3772ab37c538357fd5f6}{FLASH\+\_\+\+LATENCY\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga69d209f9cb4f625010d72555c8dceb03}{FLASH\+\_\+\+LATENCY\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga2f607c9fa7bdcd53df0e98a7b1e67496}{FLASH\+\_\+\+LATENCY\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga65fe32d2c25a3d5ee3dce89dee459fa5}{FLASH\+\_\+\+LATENCY\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga2517d62fa71e27b3b53223bbaacd06f7}{FLASH\+\_\+\+LATENCY\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_gad047485b4941997af3c55ad61ad9c13a}{FLASH\+\_\+\+LATENCY\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga09e9f01dd2e6e361adc9c995a5a73510}{FLASH\+\_\+\+LATENCY\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga50fca6ee68a03a46093ddd1aad0a604b}{FLASH\+\_\+\+LATENCY\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f8078f5374cc3f5a03d32d820166d1}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+8\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_gac7d2f544eb57b8bc1d1c09d541963b3d}{FLASH\+\_\+\+LATENCY\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1eb3fa1ed22b5eaf27127dbc595c94}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+9\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga952e79cae902b129bf4b80de551a99f0}{FLASH\+\_\+\+LATENCY\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfa58b7a1ceac2a54a01c35183c606f}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+10\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga235a33dd983649073f34c116c652d96a}{FLASH\+\_\+\+LATENCY\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090b61ac30c669a4aa444e6ac8b1840d}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+11\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga20112b2d31eba4cd95f777c1f8114d9e}{FLASH\+\_\+\+LATENCY\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab15fcf83d62d874c46a2693f2436e14e}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+12\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga38e8648bb8eda820024540149ffd6862}{FLASH\+\_\+\+LATENCY\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69dcbabace32e958f918bf10aaf3460}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+13\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_gaf8e5bf2f7815e848d1fd17c0bceb6cbc}{FLASH\+\_\+\+LATENCY\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4fe4205ceb9511137d1649849d3761}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+14\+WS}}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___latency_ga1ab3df3c865f316286cc653a7e8a6b5a}{FLASH\+\_\+\+LATENCY\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91adfcf84aadad50a0127d2865353683}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+15\+WS}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga1276f51e97dc9857ca261fae4eb890f3}\label{group___f_l_a_s_h___latency_ga1276f51e97dc9857ca261fae4eb890f3}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_0@{FLASH\_LATENCY\_0}}
\index{FLASH\_LATENCY\_0@{FLASH\_LATENCY\_0}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_0}{FLASH\_LATENCY\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+0~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}}}

FLASH Zero Latency cycle ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00282}{282}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga28c611f2cb4a3772ab37c538357fd5f6}\label{group___f_l_a_s_h___latency_ga28c611f2cb4a3772ab37c538357fd5f6}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_1@{FLASH\_LATENCY\_1}}
\index{FLASH\_LATENCY\_1@{FLASH\_LATENCY\_1}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_1}{FLASH\_LATENCY\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}}}

FLASH One Latency cycle ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00283}{283}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga952e79cae902b129bf4b80de551a99f0}\label{group___f_l_a_s_h___latency_ga952e79cae902b129bf4b80de551a99f0}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_10@{FLASH\_LATENCY\_10}}
\index{FLASH\_LATENCY\_10@{FLASH\_LATENCY\_10}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_10}{FLASH\_LATENCY\_10}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+10~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfa58b7a1ceac2a54a01c35183c606f}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+10\+WS}}}

FLASH Ten Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00292}{292}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga235a33dd983649073f34c116c652d96a}\label{group___f_l_a_s_h___latency_ga235a33dd983649073f34c116c652d96a}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_11@{FLASH\_LATENCY\_11}}
\index{FLASH\_LATENCY\_11@{FLASH\_LATENCY\_11}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_11}{FLASH\_LATENCY\_11}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+11~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090b61ac30c669a4aa444e6ac8b1840d}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+11\+WS}}}

FLASH Eleven Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00293}{293}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga20112b2d31eba4cd95f777c1f8114d9e}\label{group___f_l_a_s_h___latency_ga20112b2d31eba4cd95f777c1f8114d9e}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_12@{FLASH\_LATENCY\_12}}
\index{FLASH\_LATENCY\_12@{FLASH\_LATENCY\_12}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_12}{FLASH\_LATENCY\_12}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+12~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab15fcf83d62d874c46a2693f2436e14e}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+12\+WS}}}

FLASH Twelve Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00294}{294}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga38e8648bb8eda820024540149ffd6862}\label{group___f_l_a_s_h___latency_ga38e8648bb8eda820024540149ffd6862}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_13@{FLASH\_LATENCY\_13}}
\index{FLASH\_LATENCY\_13@{FLASH\_LATENCY\_13}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_13}{FLASH\_LATENCY\_13}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+13~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69dcbabace32e958f918bf10aaf3460}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+13\+WS}}}

FLASH Thirteen Latency cycles 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00295}{295}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_gaf8e5bf2f7815e848d1fd17c0bceb6cbc}\label{group___f_l_a_s_h___latency_gaf8e5bf2f7815e848d1fd17c0bceb6cbc}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_14@{FLASH\_LATENCY\_14}}
\index{FLASH\_LATENCY\_14@{FLASH\_LATENCY\_14}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_14}{FLASH\_LATENCY\_14}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+14~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4fe4205ceb9511137d1649849d3761}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+14\+WS}}}

FLASH Fourteen Latency cycles 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00296}{296}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga1ab3df3c865f316286cc653a7e8a6b5a}\label{group___f_l_a_s_h___latency_ga1ab3df3c865f316286cc653a7e8a6b5a}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_15@{FLASH\_LATENCY\_15}}
\index{FLASH\_LATENCY\_15@{FLASH\_LATENCY\_15}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_15}{FLASH\_LATENCY\_15}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+15~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91adfcf84aadad50a0127d2865353683}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+15\+WS}}}

FLASH Fifteen Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00297}{297}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga69d209f9cb4f625010d72555c8dceb03}\label{group___f_l_a_s_h___latency_ga69d209f9cb4f625010d72555c8dceb03}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_2@{FLASH\_LATENCY\_2}}
\index{FLASH\_LATENCY\_2@{FLASH\_LATENCY\_2}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_2}{FLASH\_LATENCY\_2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}}}

FLASH Two Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00284}{284}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga2f607c9fa7bdcd53df0e98a7b1e67496}\label{group___f_l_a_s_h___latency_ga2f607c9fa7bdcd53df0e98a7b1e67496}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_3@{FLASH\_LATENCY\_3}}
\index{FLASH\_LATENCY\_3@{FLASH\_LATENCY\_3}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_3}{FLASH\_LATENCY\_3}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}}}

FLASH Three Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00285}{285}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga65fe32d2c25a3d5ee3dce89dee459fa5}\label{group___f_l_a_s_h___latency_ga65fe32d2c25a3d5ee3dce89dee459fa5}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_4@{FLASH\_LATENCY\_4}}
\index{FLASH\_LATENCY\_4@{FLASH\_LATENCY\_4}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_4}{FLASH\_LATENCY\_4}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}}}

FLASH Four Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00286}{286}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga2517d62fa71e27b3b53223bbaacd06f7}\label{group___f_l_a_s_h___latency_ga2517d62fa71e27b3b53223bbaacd06f7}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_5@{FLASH\_LATENCY\_5}}
\index{FLASH\_LATENCY\_5@{FLASH\_LATENCY\_5}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_5}{FLASH\_LATENCY\_5}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+5~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}}}

FLASH Five Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00287}{287}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_gad047485b4941997af3c55ad61ad9c13a}\label{group___f_l_a_s_h___latency_gad047485b4941997af3c55ad61ad9c13a}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_6@{FLASH\_LATENCY\_6}}
\index{FLASH\_LATENCY\_6@{FLASH\_LATENCY\_6}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_6}{FLASH\_LATENCY\_6}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+6~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}}}

FLASH Six Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00288}{288}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga09e9f01dd2e6e361adc9c995a5a73510}\label{group___f_l_a_s_h___latency_ga09e9f01dd2e6e361adc9c995a5a73510}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_7@{FLASH\_LATENCY\_7}}
\index{FLASH\_LATENCY\_7@{FLASH\_LATENCY\_7}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_7}{FLASH\_LATENCY\_7}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+7~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}}}

FLASH Seven Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00289}{289}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_ga50fca6ee68a03a46093ddd1aad0a604b}\label{group___f_l_a_s_h___latency_ga50fca6ee68a03a46093ddd1aad0a604b}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_8@{FLASH\_LATENCY\_8}}
\index{FLASH\_LATENCY\_8@{FLASH\_LATENCY\_8}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_8}{FLASH\_LATENCY\_8}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f8078f5374cc3f5a03d32d820166d1}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+8\+WS}}}

FLASH Eight Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00290}{290}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___latency_gac7d2f544eb57b8bc1d1c09d541963b3d}\label{group___f_l_a_s_h___latency_gac7d2f544eb57b8bc1d1c09d541963b3d}} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_9@{FLASH\_LATENCY\_9}}
\index{FLASH\_LATENCY\_9@{FLASH\_LATENCY\_9}!FLASH Latency@{FLASH Latency}}
\doxysubsubsection{\texorpdfstring{FLASH\_LATENCY\_9}{FLASH\_LATENCY\_9}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+9~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1eb3fa1ed22b5eaf27127dbc595c94}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+9\+WS}}}

FLASH Nine Latency cycles ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source_l00291}{291}} of file \mbox{\hyperlink{stm32f7xx__hal__flash__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+flash\+\_\+ex.\+h}}.

