# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../co_design.srcs/sources_1/imports/help/network_module.sv" \
"../../../../co_design.srcs/sources_1/imports/help/stage_module.sv" \
"../../../../co_design.srcs/sources_1/imports/help/switch_module.sv" \
"../../../../co_design.srcs/sim_1/imports/help/tb_codesign.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
