Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 12 20:55:15 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (34)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.440        0.000                      0                  335        0.124        0.000                      0                  335        4.020        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.440        0.000                      0                  335        0.124        0.000                      0                  335        4.020        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.440ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.844ns (40.902%)  route 2.664ns (59.098%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=54, routed)          1.407     2.836    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.361 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.475    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.589    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     3.703    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.925 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=15, routed)          1.257     5.182    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_0_in
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.299     5.481 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     5.481    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X48Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X48Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 1.844ns (42.045%)  route 2.542ns (57.955%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=54, routed)          1.407     2.836    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.361 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.475    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.589    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     3.703    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.925 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=15, routed)          1.135     5.060    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_0_in
    SLICE_X48Y75         LUT5 (Prop_lut5_I3_O)        0.299     5.359 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     5.359    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.359    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.383ns  (logic 1.844ns (42.074%)  route 2.539ns (57.926%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=54, routed)          1.407     2.836    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.361 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.475    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.589    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     3.703    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.925 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=15, routed)          1.132     5.057    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_0_in
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.299     5.356 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     5.356    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.356    
  -------------------------------------------------------------------
                         slack                                  5.564    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.352ns  (logic 1.844ns (42.367%)  route 2.508ns (57.633%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=54, routed)          1.407     2.836    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.361 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.475    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.589    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     3.703    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.925 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=15, routed)          1.101     5.026    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_0_in
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.299     5.325 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     5.325    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.600ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.844ns (42.413%)  route 2.504ns (57.587%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=54, routed)          1.407     2.836    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.361 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.475    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.589    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     3.703    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.925 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=15, routed)          1.097     5.022    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_0_in
    SLICE_X48Y75         LUT4 (Prop_lut4_I2_O)        0.299     5.321 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     5.321    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X48Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y75         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  5.600    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 1.064ns (24.582%)  route 3.264ns (75.418%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/aclk
    SLICE_X43Y81         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[7].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=41, routed)          1.500     2.929    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/norm_dist_skew[0]
    SLICE_X47Y82         LUT4 (Prop_lut4_I2_O)        0.152     3.081 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2/O
                         net (fo=1, routed)           0.530     3.611    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.332     3.943 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=32, routed)          1.235     5.177    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/norm_dist_skew[0]
    SLICE_X41Y83         LUT6 (Prop_lut6_I2_O)        0.124     5.301 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/Z_C_DEL/i_pipe/opt_has_pipe.first_q[13]_i_1/O
                         net (fo=1, routed)           0.000     5.301    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/shifted_temp[12]
    SLICE_X41Y83         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X41Y83         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.301    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.844ns (43.248%)  route 2.420ns (56.752%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=54, routed)          1.407     2.836    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.361 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.475    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.589    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     3.703    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.925 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=15, routed)          1.013     4.938    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_0_in
    SLICE_X45Y77         LUT4 (Prop_lut4_I2_O)        0.299     5.237 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     5.237    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[9]_i_1_n_0
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X45Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.237    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.844ns (43.555%)  route 2.390ns (56.445%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=54, routed)          1.407     2.836    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.361 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.475    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.589    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     3.703    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.925 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=15, routed)          0.982     4.908    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_0_in
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.299     5.207 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     5.207    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X48Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X48Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.844ns (43.557%)  route 2.390ns (56.443%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=54, routed)          1.407     2.836    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X47Y75         LUT2 (Prop_lut2_I0_O)        0.124     2.960 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2/O
                         net (fo=1, routed)           0.000     2.960    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.361 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.361    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry_n_0
    SLICE_X47Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.475 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.475    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__0_n_0
    SLICE_X47Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.589 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.589    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X47Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.703 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=2, routed)           0.000     3.703    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_2_out[0]
    SLICE_X47Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.925 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/cal_tmp_carry__3/O[0]
                         net (fo=15, routed)          0.982     4.908    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/p_0_in
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.299     5.207 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     5.207    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X48Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X48Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X48Y76         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -5.207    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.194ns (28.398%)  route 3.010ns (71.602%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.973     0.973    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/aclk
    SLICE_X43Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=23, routed)          0.888     2.280    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X42Y81         LUT4 (Prop_lut4_I2_O)        0.299     2.579 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_5/O
                         net (fo=10, routed)          0.856     3.436    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q_reg[0]_1
    SLICE_X46Y81         LUT5 (Prop_lut5_I4_O)        0.148     3.584 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=33, routed)          1.266     4.849    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[20]
    SLICE_X43Y84         LUT6 (Prop_lut6_I2_O)        0.328     5.177 r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[21]_i_1/O
                         net (fo=1, routed)           0.000     5.177    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/shifted_temp[20]
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.924    10.924    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X43Y84         FDRE                                         r  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X43Y84         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  5.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X51Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[1]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0[1]
    SLICE_X50Y76         LUT3 (Prop_lut3_I0_O)        0.048     0.686 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.686    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend_tmp[2]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X50Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend_tmp_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/ap_clk
    SLICE_X48Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[7]/Q
                         net (fo=1, routed)           0.059     0.597    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]_0[7]
    SLICE_X49Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.022     0.454    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.597    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/ap_clk
    SLICE_X48Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[6]/Q
                         net (fo=1, routed)           0.064     0.602    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]_0[6]
    SLICE_X49Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.019     0.451    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.451    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/ap_clk
    SLICE_X53Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[5]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]_0[5]
    SLICE_X50Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X50Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/ap_clk
    SLICE_X53Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[14]/Q
                         net (fo=1, routed)           0.101     0.652    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]_0[14]
    SLICE_X50Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X50Y75         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/remd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sub_ln16_reg_147_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/ap_clk
    SLICE_X47Y76         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/remd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/remd_reg[2]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/remd[2]
    SLICE_X46Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.662 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/sub_ln16_reg_147[3]_i_3/O
                         net (fo=1, routed)           0.000     0.662    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/sub_ln16_reg_147[3]_i_3_n_0
    SLICE_X46Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.727 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/sub_ln16_reg_147_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.727    bd_0_i/hls_inst/inst/sub_ln16_fu_116_p2[2]
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln16_reg_147_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y76         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln16_reg_147_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.134     0.566    bd_0_i/hls_inst/inst/sub_ln16_reg_147_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.727    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[9]/Q
                         net (fo=1, routed)           0.059     0.617    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg_n_0_[9]
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X46Y74         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y74         FDRE (Hold_fdre_C_D)         0.022     0.454    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/r_stage_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/ap_clk
    SLICE_X48Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[15]/Q
                         net (fo=1, routed)           0.119     0.670    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]_0[15]
    SLICE_X49Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/ap_clk
    SLICE_X51Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[10]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]_0[10]
    SLICE_X50Y72         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X50Y72         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.410     0.410    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/ap_clk
    SLICE_X48Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/dividend0_reg[13]/Q
                         net (fo=1, routed)           0.119     0.670    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[15]_0[13]
    SLICE_X49Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=281, unset)          0.432     0.432    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/ap_clk
    SLICE_X49Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.066     0.498    bd_0_i/hls_inst/inst/urem_16ns_15ns_14_20_seq_1_U2/fn1_urem_16ns_15ns_14_20_seq_1_div_U/fn1_urem_16ns_15ns_14_20_seq_1_div_u_0/dividend0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X51Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[18]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y80  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y80  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X51Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X51Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X51Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X51Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y80  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y80  bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U1/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl3/CLK
High Pulse Width  Slow    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X51Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         5.000       4.500      SLICE_X51Y74  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X52Y75  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C



