// Seed: 230486210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout tri0 id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_4 = id_1 == id_3 - id_5;
  assign id_2[{1'b0{1}}|1] = 1;
  wire id_6;
  ;
  assign id_2 = id_5;
  integer id_7;
endmodule
module module_1 #(
    parameter id_1  = 32'd11,
    parameter id_13 = 32'd85,
    parameter id_2  = 32'd86,
    parameter id_4  = 32'd85,
    parameter id_7  = 32'd30
) (
    _id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  output logic [7:0] id_15;
  inout wire id_14;
  input wire _id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input logic [7:0] id_9;
  output wire id_8;
  input wire _id_7;
  output wire id_6;
  output logic [7:0] id_5;
  input wire _id_4;
  output wire id_3;
  inout wire _id_2;
  output wire _id_1;
  assign id_15[-1] = id_9;
  logic [id_1  -  id_13 : 1  ==  id_7] id_16;
  ;
  logic id_17;
  module_0 modCall_1 (
      id_17,
      id_15,
      id_17,
      id_14,
      id_14
  );
  assign id_5[(id_2)] = id_9[id_4] - 1 > "";
endmodule
