#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1448a60e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1448a5b40 .scope module, "tb_tinker_core" "tb_tinker_core" 3 3;
 .timescale -9 -12;
v0x1448bcf90_0 .var "clk", 0 0;
v0x1448bd020_0 .net "hlt", 0 0, L_0x1448c0970;  1 drivers
v0x1448bd0b0_0 .var "reset", 0 0;
S_0x1448a5880 .scope module, "uut" "tinker_core" 3 10, 4 4 0, S_0x1448a5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "hlt";
L_0x1448c07a0 .functor BUFZ 1, v0x1448b0a50_0, C4<0>, C4<0>, C4<0>;
L_0x1448c0810 .functor BUFZ 1, v0x1448b0a50_0, C4<0>, C4<0>, C4<0>;
L_0x1448c0900 .functor BUFZ 1, v0x1448b0ff0_0, C4<0>, C4<0>, C4<0>;
L_0x1448c0970 .functor BUFZ 1, v0x1448b0d10_0, C4<0>, C4<0>, C4<0>;
v0x1448b9f00_0 .net "alu_branch_pc_ex", 63 0, v0x1448acbf0_0;  1 drivers
v0x1448b9ff0_0 .net "alu_enable_de", 0 0, v0x1448b4480_0;  1 drivers
v0x1448ba0c0_0 .net "alu_enable_ex", 0 0, v0x1448ae7c0_0;  1 drivers
v0x1448ba190_0 .net "alu_mem_addr_ex", 63 0, v0x1448ad0d0_0;  1 drivers
v0x1448ba260_0 .net "alu_mem_data_ex", 63 0, v0x1448ad3c0_0;  1 drivers
v0x1448ba370_0 .net "alu_result_ex", 63 0, v0x1448ad890_0;  1 drivers
v0x1448ba440_0 .net "alu_result_mem", 63 0, v0x1448b19d0_0;  1 drivers
v0x1448ba510_0 .net "branch_pc_mem", 63 0, v0x1448b08e0_0;  1 drivers
v0x1448ba5a0_0 .net "branch_taken_ctrl_de", 0 0, v0x1448b4540_0;  1 drivers
v0x1448ba6b0_0 .net "branch_taken_ex", 0 0, v0x1448acc90_0;  1 drivers
v0x1448ba780_0 .net "branch_taken_mem", 0 0, v0x1448b0a50_0;  1 drivers
v0x1448ba850_0 .net "clk", 0 0, v0x1448bcf90_0;  1 drivers
v0x1448ba8e0_0 .net "flush_de", 0 0, L_0x1448c07a0;  1 drivers
v0x1448ba970_0 .net "flush_ex", 0 0, L_0x1448c0810;  1 drivers
v0x1448baa40_0 .net "hlt", 0 0, L_0x1448c0970;  alias, 1 drivers
v0x1448baad0_0 .net "hlt_ex", 0 0, v0x1448acd40_0;  1 drivers
v0x1448baba0_0 .net "hlt_mem", 0 0, v0x1448b0d10_0;  1 drivers
v0x1448bad30_0 .net "instruction_de", 31 0, v0x1448b20b0_0;  1 drivers
v0x1448badc0_0 .net "instruction_if", 31 0, L_0x1448bda30;  1 drivers
v0x1448bae50_0 .net "literal_de", 63 0, v0x1448b46c0_0;  1 drivers
v0x1448baee0_0 .net "literal_ex", 63 0, v0x1448aebe0_0;  1 drivers
v0x1448bafb0_0 .net "mem_addr_mem", 63 0, v0x1448b0ed0_0;  1 drivers
v0x1448bb080_0 .net "mem_pc_de", 0 0, v0x1448b4790_0;  1 drivers
v0x1448bb150_0 .net "mem_pc_ex", 0 0, v0x1448aed90_0;  1 drivers
v0x1448bb1e0_0 .net "mem_pc_mem", 0 0, v0x1448b0ff0_0;  1 drivers
v0x1448bb2b0_0 .net "mem_rdata_mem", 63 0, L_0x1448bf3e0;  1 drivers
v0x1448bb340_0 .net "mem_read_de", 0 0, v0x1448b4860_0;  1 drivers
v0x1448bb410_0 .net "mem_read_ex", 0 0, v0x1448aeed0_0;  1 drivers
v0x1448bb4a0_0 .net "mem_read_mem", 0 0, v0x1448b1150_0;  1 drivers
v0x1448bb570_0 .net "mem_to_reg_de", 0 0, v0x1448b48f0_0;  1 drivers
v0x1448bb640_0 .net "mem_to_reg_ex", 0 0, v0x1448aeff0_0;  1 drivers
v0x1448bb6d0_0 .net "mem_to_reg_mem", 0 0, v0x1448b12b0_0;  1 drivers
v0x1448bb7a0_0 .net "mem_wdata_mem", 63 0, v0x1448b14d0_0;  1 drivers
v0x1448bac70_0 .net "mem_write_de", 0 0, v0x1448b49a0_0;  1 drivers
v0x1448bba70_0 .net "mem_write_ex", 0 0, v0x1448af110_0;  1 drivers
v0x1448bbb00_0 .net "mem_write_mem", 0 0, v0x1448b15f0_0;  1 drivers
v0x1448bbbd0_0 .net "opcode_de", 4 0, v0x1448b4a50_0;  1 drivers
v0x1448bbc60_0 .net "opcode_ex", 4 0, v0x1448af360_0;  1 drivers
v0x1448bbd30_0 .net "operand_a_de", 63 0, L_0x1448bfc60;  1 drivers
v0x1448bbe00_0 .net "operand_a_ex", 63 0, v0x1448af4b0_0;  1 drivers
v0x1448bbed0_0 .net "operand_b_de", 63 0, v0x1448b2b40_0;  1 drivers
v0x1448bbfa0_0 .net "operand_b_ex", 63 0, v0x1448af5d0_0;  1 drivers
v0x1448bc070_0 .net "operand_c_de", 63 0, L_0x1448c05d0;  1 drivers
v0x1448bc140_0 .net "operand_c_ex", 63 0, v0x1448af700_0;  1 drivers
v0x1448bc210_0 .net "pc_de", 63 0, v0x1448b2250_0;  1 drivers
v0x1448bc2e0_0 .net "pc_ex", 63 0, v0x1448af860_0;  1 drivers
v0x1448bc3b0_0 .net "pc_if", 63 0, v0x1448b3390_0;  1 drivers
v0x1448bc440_0 .net "rd_addr_de", 4 0, v0x1448b4b60_0;  1 drivers
v0x1448bc4d0_0 .net "rd_addr_ex", 4 0, v0x1448af9c0_0;  1 drivers
v0x1448bc560_0 .net "rd_addr_mem", 4 0, v0x1448b1750_0;  1 drivers
v0x1448bc5f0_0 .net "reg_wdata_wb", 63 0, v0x1448adf70_0;  1 drivers
v0x1448bc6c0_0 .net "reg_write_de", 0 0, v0x1448b4bf0_0;  1 drivers
v0x1448bc790_0 .net "reg_write_ex", 0 0, v0x1448afb10_0;  1 drivers
v0x1448bc820_0 .net "reg_write_mem", 0 0, v0x1448b18b0_0;  1 drivers
v0x1448bc8f0_0 .net "regfile_operand_b_de", 63 0, L_0x1448c00a0;  1 drivers
v0x1448bc9c0_0 .net "reset", 0 0, v0x1448bd0b0_0;  1 drivers
v0x1448bca50_0 .net "return_pc_mem", 63 0, v0x1448b9e10_0;  1 drivers
v0x1448bcb20_0 .net "rs_addr_de", 4 0, v0x1448b4ca0_0;  1 drivers
v0x1448bcbb0_0 .net "rs_addr_ex", 4 0, v0x1448afc60_0;  1 drivers
v0x1448bcc40_0 .net "rt_addr_de", 4 0, v0x1448b4d50_0;  1 drivers
v0x1448bccd0_0 .net "rt_addr_ex", 4 0, v0x1448af270_0;  1 drivers
v0x1448bcd60_0 .net "stack_ptr_de", 63 0, L_0x1448c06b0;  1 drivers
v0x1448bce30_0 .net "stack_ptr_ex", 63 0, v0x1448b0030_0;  1 drivers
v0x1448bcf00_0 .net "take_return_pc_fetch", 0 0, L_0x1448c0900;  1 drivers
S_0x144895fa0 .scope module, "calculation_unit" "alu" 4 189, 4 495 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "alu_enable";
    .port_info 1 /INPUT 5 "opcode";
    .port_info 2 /INPUT 64 "input1";
    .port_info 3 /INPUT 64 "input2";
    .port_info 4 /INPUT 64 "input3";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 64 "literal";
    .port_info 7 /INPUT 64 "pc_in";
    .port_info 8 /INPUT 64 "stack_ptr";
    .port_info 9 /OUTPUT 64 "result";
    .port_info 10 /OUTPUT 64 "mem_addr";
    .port_info 11 /OUTPUT 64 "mem_wdata";
    .port_info 12 /OUTPUT 64 "branch_pc";
    .port_info 13 /OUTPUT 1 "branch_taken";
    .port_info 14 /OUTPUT 1 "hlt_out";
    .port_info 15 /INPUT 1 "mem_read_in";
    .port_info 16 /INPUT 1 "mem_write_in";
    .port_info 17 /INPUT 1 "reg_write_in";
    .port_info 18 /INPUT 1 "mem_to_reg_in";
    .port_info 19 /INPUT 1 "mem_pc_in";
P_0x14500ea00 .param/l "ADD" 1 4 527, C4<11000>;
P_0x14500ea40 .param/l "ADDF" 1 4 526, C4<10100>;
P_0x14500ea80 .param/l "ADDI" 1 4 527, C4<11001>;
P_0x14500eac0 .param/l "AND" 1 4 523, C4<00000>;
P_0x14500eb00 .param/l "BR" 1 4 524, C4<01000>;
P_0x14500eb40 .param/l "BRGT" 1 4 525, C4<01110>;
P_0x14500eb80 .param/l "BRNZ" 1 4 524, C4<01011>;
P_0x14500ebc0 .param/l "BRR" 1 4 524, C4<01001>;
P_0x14500ec00 .param/l "BRRI" 1 4 524, C4<01010>;
P_0x14500ec40 .param/l "CALL" 1 4 525, C4<01100>;
P_0x14500ec80 .param/l "DIV" 1 4 527, C4<11101>;
P_0x14500ecc0 .param/l "DIVF" 1 4 526, C4<10111>;
P_0x14500ed00 .param/l "MOV_LIT" 1 4 526, C4<10010>;
P_0x14500ed40 .param/l "MOV_MEM" 1 4 525, C4<10000>;
P_0x14500ed80 .param/l "MOV_REG" 1 4 525, C4<10001>;
P_0x14500edc0 .param/l "MOV_STR" 1 4 526, C4<10011>;
P_0x14500ee00 .param/l "MUL" 1 4 527, C4<11100>;
P_0x14500ee40 .param/l "MULF" 1 4 526, C4<10110>;
P_0x14500ee80 .param/l "NOT" 1 4 523, C4<00011>;
P_0x14500eec0 .param/l "OR" 1 4 523, C4<00001>;
P_0x14500ef00 .param/l "PRIV" 1 4 525, C4<01111>;
P_0x14500ef40 .param/l "RETURN" 1 4 525, C4<01101>;
P_0x14500ef80 .param/l "SHFTL" 1 4 524, C4<00110>;
P_0x14500efc0 .param/l "SHFTLI" 1 4 524, C4<00111>;
P_0x14500f000 .param/l "SHFTR" 1 4 523, C4<00100>;
P_0x14500f040 .param/l "SHFTRI" 1 4 523, C4<00101>;
P_0x14500f080 .param/l "SUB" 1 4 527, C4<11010>;
P_0x14500f0c0 .param/l "SUBF" 1 4 526, C4<10101>;
P_0x14500f100 .param/l "SUBI" 1 4 527, C4<11011>;
P_0x14500f140 .param/l "XOR" 1 4 523, C4<00010>;
v0x144887b90_0 .net "alu_enable", 0 0, v0x1448ae7c0_0;  alias, 1 drivers
v0x1448acbf0_0 .var "branch_pc", 63 0;
v0x1448acc90_0 .var "branch_taken", 0 0;
v0x1448acd40_0 .var "hlt_out", 0 0;
v0x1448acdd0_0 .net "input1", 63 0, v0x1448af4b0_0;  alias, 1 drivers
v0x1448acec0_0 .net "input2", 63 0, v0x1448af5d0_0;  alias, 1 drivers
v0x1448acf70_0 .net "input3", 63 0, v0x1448af700_0;  alias, 1 drivers
v0x1448ad020_0 .net "literal", 63 0, v0x1448aebe0_0;  alias, 1 drivers
v0x1448ad0d0_0 .var "mem_addr", 63 0;
v0x1448ad1e0_0 .net "mem_pc_in", 0 0, v0x1448aed90_0;  alias, 1 drivers
v0x1448ad280_0 .net "mem_read_in", 0 0, v0x1448aeed0_0;  alias, 1 drivers
v0x1448ad320_0 .net "mem_to_reg_in", 0 0, v0x1448aeff0_0;  alias, 1 drivers
v0x1448ad3c0_0 .var "mem_wdata", 63 0;
v0x1448ad470_0 .net "mem_write_in", 0 0, v0x1448af110_0;  alias, 1 drivers
v0x1448ad510_0 .net "opcode", 4 0, v0x1448af360_0;  alias, 1 drivers
v0x1448ad5c0_0 .net "pc_in", 63 0, v0x1448af860_0;  alias, 1 drivers
v0x1448ad670_0 .net "rd_addr", 4 0, v0x1448af9c0_0;  alias, 1 drivers
v0x1448ad800_0 .net "reg_write_in", 0 0, v0x1448afb10_0;  alias, 1 drivers
v0x1448ad890_0 .var "result", 63 0;
v0x1448ad930_0 .net "stack_ptr", 63 0, v0x1448b0030_0;  alias, 1 drivers
E_0x1448066d0/0 .event anyedge, v0x1448ad5c0_0, v0x144887b90_0, v0x1448ad510_0, v0x1448acdd0_0;
E_0x1448066d0/1 .event anyedge, v0x1448acec0_0, v0x1448acf70_0, v0x1448ad020_0, v0x1448ad930_0;
E_0x1448066d0 .event/or E_0x1448066d0/0, E_0x1448066d0/1;
S_0x1448adbc0 .scope module, "data_source_selector" "memRegMux" 4 254, 4 715 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_to_reg";
    .port_info 1 /INPUT 64 "readData";
    .port_info 2 /INPUT 64 "aluResult";
    .port_info 3 /OUTPUT 64 "regWriteData";
v0x1448add50_0 .net "aluResult", 63 0, v0x1448b19d0_0;  alias, 1 drivers
v0x1448ade10_0 .net "mem_to_reg", 0 0, v0x1448b12b0_0;  alias, 1 drivers
v0x1448adeb0_0 .net "readData", 63 0, L_0x1448bf3e0;  alias, 1 drivers
v0x1448adf70_0 .var "regWriteData", 63 0;
E_0x1448971f0 .event anyedge, v0x1448ade10_0, v0x1448adeb0_0, v0x1448add50_0;
S_0x1448ae080 .scope module, "de_ex_reg" "de_ex_register" 4 148, 4 436 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 64 "operand_a_in";
    .port_info 4 /INPUT 64 "operand_b_in";
    .port_info 5 /INPUT 64 "operand_c_in";
    .port_info 6 /INPUT 64 "literal_in";
    .port_info 7 /INPUT 5 "rd_addr_in";
    .port_info 8 /INPUT 5 "rs_addr_in";
    .port_info 9 /INPUT 5 "rt_addr_in";
    .port_info 10 /INPUT 5 "opcode_in";
    .port_info 11 /INPUT 64 "stack_ptr_in";
    .port_info 12 /INPUT 1 "alu_enable_in";
    .port_info 13 /INPUT 1 "mem_read_in";
    .port_info 14 /INPUT 1 "mem_write_in";
    .port_info 15 /INPUT 1 "reg_write_in";
    .port_info 16 /INPUT 1 "mem_to_reg_in";
    .port_info 17 /INPUT 1 "branch_taken_ctrl_in";
    .port_info 18 /INPUT 1 "mem_pc_in";
    .port_info 19 /OUTPUT 64 "pc_out";
    .port_info 20 /OUTPUT 64 "operand_a_out";
    .port_info 21 /OUTPUT 64 "operand_b_out";
    .port_info 22 /OUTPUT 64 "operand_c_out";
    .port_info 23 /OUTPUT 64 "literal_out";
    .port_info 24 /OUTPUT 5 "rd_addr_out";
    .port_info 25 /OUTPUT 5 "rs_addr_out";
    .port_info 26 /OUTPUT 5 "rt_addr_out";
    .port_info 27 /OUTPUT 5 "opcode_out";
    .port_info 28 /OUTPUT 64 "stack_ptr_out";
    .port_info 29 /OUTPUT 1 "alu_enable_out";
    .port_info 30 /OUTPUT 1 "mem_read_out";
    .port_info 31 /OUTPUT 1 "mem_write_out";
    .port_info 32 /OUTPUT 1 "reg_write_out";
    .port_info 33 /OUTPUT 1 "mem_to_reg_out";
    .port_info 34 /OUTPUT 1 "branch_taken_ctrl_out";
    .port_info 35 /OUTPUT 1 "mem_pc_out";
v0x1448ae710_0 .net "alu_enable_in", 0 0, v0x1448b4480_0;  alias, 1 drivers
v0x1448ae7c0_0 .var "alu_enable_out", 0 0;
v0x1448ae880_0 .net "branch_taken_ctrl_in", 0 0, v0x1448b4540_0;  alias, 1 drivers
v0x1448ae930_0 .var "branch_taken_ctrl_out", 0 0;
v0x1448ae9c0_0 .net "clk", 0 0, v0x1448bcf90_0;  alias, 1 drivers
v0x1448aea90_0 .net "flush", 0 0, L_0x1448c0810;  alias, 1 drivers
v0x1448aeb30_0 .net "literal_in", 63 0, v0x1448b46c0_0;  alias, 1 drivers
v0x1448aebe0_0 .var "literal_out", 63 0;
v0x1448aec80_0 .net "mem_pc_in", 0 0, v0x1448b4790_0;  alias, 1 drivers
v0x1448aed90_0 .var "mem_pc_out", 0 0;
v0x1448aee40_0 .net "mem_read_in", 0 0, v0x1448b4860_0;  alias, 1 drivers
v0x1448aeed0_0 .var "mem_read_out", 0 0;
v0x1448aef60_0 .net "mem_to_reg_in", 0 0, v0x1448b48f0_0;  alias, 1 drivers
v0x1448aeff0_0 .var "mem_to_reg_out", 0 0;
v0x1448af080_0 .net "mem_write_in", 0 0, v0x1448b49a0_0;  alias, 1 drivers
v0x1448af110_0 .var "mem_write_out", 0 0;
v0x1448af1c0_0 .net "opcode_in", 4 0, v0x1448b4a50_0;  alias, 1 drivers
v0x1448af360_0 .var "opcode_out", 4 0;
v0x1448af420_0 .net "operand_a_in", 63 0, L_0x1448bfc60;  alias, 1 drivers
v0x1448af4b0_0 .var "operand_a_out", 63 0;
v0x1448af540_0 .net "operand_b_in", 63 0, v0x1448b2b40_0;  alias, 1 drivers
v0x1448af5d0_0 .var "operand_b_out", 63 0;
v0x1448af660_0 .net "operand_c_in", 63 0, L_0x1448c05d0;  alias, 1 drivers
v0x1448af700_0 .var "operand_c_out", 63 0;
v0x1448af7c0_0 .net "pc_in", 63 0, v0x1448b2250_0;  alias, 1 drivers
v0x1448af860_0 .var "pc_out", 63 0;
v0x1448af920_0 .net "rd_addr_in", 4 0, v0x1448b4b60_0;  alias, 1 drivers
v0x1448af9c0_0 .var "rd_addr_out", 4 0;
v0x1448afa80_0 .net "reg_write_in", 0 0, v0x1448b4bf0_0;  alias, 1 drivers
v0x1448afb10_0 .var "reg_write_out", 0 0;
v0x1448afbc0_0 .net "rs_addr_in", 4 0, v0x1448b4ca0_0;  alias, 1 drivers
v0x1448afc60_0 .var "rs_addr_out", 4 0;
v0x1448afd10_0 .net "rt_addr_in", 4 0, v0x1448b4d50_0;  alias, 1 drivers
v0x1448af270_0 .var "rt_addr_out", 4 0;
v0x1448affa0_0 .net "stack_ptr_in", 63 0, L_0x1448c06b0;  alias, 1 drivers
v0x1448b0030_0 .var "stack_ptr_out", 63 0;
E_0x1448ae6c0 .event posedge, v0x1448ae9c0_0;
S_0x1448b0430 .scope module, "ex_mem_reg" "ex_mem_register" 4 215, 4 580 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush_mem";
    .port_info 2 /INPUT 64 "result_in";
    .port_info 3 /INPUT 64 "mem_addr_in";
    .port_info 4 /INPUT 64 "mem_wdata_in";
    .port_info 5 /INPUT 64 "branch_pc_in";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /INPUT 1 "hlt_in";
    .port_info 8 /INPUT 1 "mem_read_in";
    .port_info 9 /INPUT 1 "mem_write_in";
    .port_info 10 /INPUT 1 "reg_write_in";
    .port_info 11 /INPUT 1 "mem_to_reg_in";
    .port_info 12 /INPUT 1 "branch_taken_in";
    .port_info 13 /INPUT 1 "mem_pc_in";
    .port_info 14 /OUTPUT 64 "result_out";
    .port_info 15 /OUTPUT 64 "mem_addr_out";
    .port_info 16 /OUTPUT 64 "mem_wdata_out";
    .port_info 17 /OUTPUT 64 "branch_pc_out";
    .port_info 18 /OUTPUT 5 "rd_addr_out";
    .port_info 19 /OUTPUT 1 "hlt_out";
    .port_info 20 /OUTPUT 1 "mem_read_out";
    .port_info 21 /OUTPUT 1 "mem_write_out";
    .port_info 22 /OUTPUT 1 "reg_write_out";
    .port_info 23 /OUTPUT 1 "mem_to_reg_out";
    .port_info 24 /OUTPUT 1 "branch_taken_out";
    .port_info 25 /OUTPUT 1 "mem_pc_out";
v0x1448b0810_0 .net "branch_pc_in", 63 0, v0x1448acbf0_0;  alias, 1 drivers
v0x1448b08e0_0 .var "branch_pc_out", 63 0;
v0x1448b0980_0 .net "branch_taken_in", 0 0, v0x1448acc90_0;  alias, 1 drivers
v0x1448b0a50_0 .var "branch_taken_out", 0 0;
v0x1448b0ae0_0 .net "clk", 0 0, v0x1448bcf90_0;  alias, 1 drivers
v0x1448b0bb0_0 .net "flush_mem", 0 0, L_0x1448c0810;  alias, 1 drivers
v0x1448b0c60_0 .net "hlt_in", 0 0, v0x1448acd40_0;  alias, 1 drivers
v0x1448b0d10_0 .var "hlt_out", 0 0;
v0x1448b0da0_0 .net "mem_addr_in", 63 0, v0x1448ad0d0_0;  alias, 1 drivers
v0x1448b0ed0_0 .var "mem_addr_out", 63 0;
v0x1448b0f60_0 .net "mem_pc_in", 0 0, v0x1448aed90_0;  alias, 1 drivers
v0x1448b0ff0_0 .var "mem_pc_out", 0 0;
v0x1448b1080_0 .net "mem_read_in", 0 0, v0x1448aeed0_0;  alias, 1 drivers
v0x1448b1150_0 .var "mem_read_out", 0 0;
v0x1448b11e0_0 .net "mem_to_reg_in", 0 0, v0x1448aeff0_0;  alias, 1 drivers
v0x1448b12b0_0 .var "mem_to_reg_out", 0 0;
v0x1448b1340_0 .net "mem_wdata_in", 63 0, v0x1448ad3c0_0;  alias, 1 drivers
v0x1448b14d0_0 .var "mem_wdata_out", 63 0;
v0x1448b1560_0 .net "mem_write_in", 0 0, v0x1448af110_0;  alias, 1 drivers
v0x1448b15f0_0 .var "mem_write_out", 0 0;
v0x1448b1680_0 .net "rd_addr_in", 4 0, v0x1448af9c0_0;  alias, 1 drivers
v0x1448b1750_0 .var "rd_addr_out", 4 0;
v0x1448b17e0_0 .net "reg_write_in", 0 0, v0x1448afb10_0;  alias, 1 drivers
v0x1448b18b0_0 .var "reg_write_out", 0 0;
v0x1448b1940_0 .net "result_in", 63 0, v0x1448ad890_0;  alias, 1 drivers
v0x1448b19d0_0 .var "result_out", 63 0;
S_0x1448b1cc0 .scope module, "if_de_reg" "if_de_register" 4 96, 4 356 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "flush";
    .port_info 2 /INPUT 64 "pc_in";
    .port_info 3 /INPUT 32 "instruction_in";
    .port_info 4 /OUTPUT 64 "pc_out";
    .port_info 5 /OUTPUT 32 "instruction_out";
v0x1448b1ec0_0 .net "clk", 0 0, v0x1448bcf90_0;  alias, 1 drivers
v0x1448b1f90_0 .net "flush", 0 0, L_0x1448c07a0;  alias, 1 drivers
v0x1448b2020_0 .net "instruction_in", 31 0, L_0x1448bda30;  alias, 1 drivers
v0x1448b20b0_0 .var "instruction_out", 31 0;
v0x1448b2160_0 .net "pc_in", 63 0, v0x1448b3390_0;  alias, 1 drivers
v0x1448b2250_0 .var "pc_out", 63 0;
S_0x1448b2370 .scope module, "input_selector" "reglitmux" 4 141, 4 696 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "sel";
    .port_info 1 /INPUT 64 "reg_in";
    .port_info 2 /INPUT 64 "lit_in";
    .port_info 3 /OUTPUT 64 "out";
P_0x1448b2530 .param/l "ADDI" 1 4 702, C4<11001>;
P_0x1448b2570 .param/l "BRRI" 1 4 702, C4<01010>;
P_0x1448b25b0 .param/l "MOV_LIT" 1 4 703, C4<10010>;
P_0x1448b25f0 .param/l "MOV_MEM" 1 4 703, C4<10000>;
P_0x1448b2630 .param/l "MOV_STR" 1 4 703, C4<10011>;
P_0x1448b2670 .param/l "SHFTLI" 1 4 702, C4<00111>;
P_0x1448b26b0 .param/l "SHFTRI" 1 4 702, C4<00101>;
P_0x1448b26f0 .param/l "SUBI" 1 4 702, C4<11011>;
v0x1448b2a70_0 .net "lit_in", 63 0, v0x1448b46c0_0;  alias, 1 drivers
v0x1448b2b40_0 .var "out", 63 0;
v0x1448b2bf0_0 .net "reg_in", 63 0, L_0x1448c00a0;  alias, 1 drivers
v0x1448b2ca0_0 .net "sel", 4 0, v0x1448b4a50_0;  alias, 1 drivers
E_0x1448b2a00 .event anyedge, v0x1448af1c0_0, v0x1448aeb30_0, v0x1448b2bf0_0;
S_0x1448b2db0 .scope module, "instruction_fetcher" "fetch" 4 74, 4 329 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "branch_taken";
    .port_info 3 /INPUT 64 "branch_pc";
    .port_info 4 /INPUT 1 "take_return_pc";
    .port_info 5 /INPUT 64 "return_pc";
    .port_info 6 /OUTPUT 64 "pc_out";
P_0x1448b2f70 .param/l "INITIAL_PC" 1 4 338, C4<0000000000000000000000000000000000000000000000000010000000000000>;
v0x1448b3180_0 .net "branch_pc", 63 0, v0x1448b08e0_0;  alias, 1 drivers
v0x1448b3230_0 .net "branch_taken", 0 0, v0x1448b0a50_0;  alias, 1 drivers
v0x1448b32e0_0 .net "clk", 0 0, v0x1448bcf90_0;  alias, 1 drivers
v0x1448b3390_0 .var "current_pc", 63 0;
v0x1448b3420_0 .net "pc_out", 63 0, v0x1448b3390_0;  alias, 1 drivers
v0x1448b34f0_0 .net "reset", 0 0, v0x1448bd0b0_0;  alias, 1 drivers
v0x1448b3580_0 .net "return_pc", 63 0, v0x1448b9e10_0;  alias, 1 drivers
v0x1448b3630_0 .net "take_return_pc", 0 0, L_0x1448c0900;  alias, 1 drivers
E_0x1448b3130 .event posedge, v0x1448b34f0_0, v0x1448ae9c0_0;
S_0x1448b3780 .scope module, "instruction_parser" "instructionDecoder" 4 105, 4 378 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instructionLine";
    .port_info 1 /OUTPUT 64 "literal";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rt";
    .port_info 5 /OUTPUT 5 "opcode";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "mem_read";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "reg_write";
    .port_info 10 /OUTPUT 1 "mem_to_reg";
    .port_info 11 /OUTPUT 1 "branch_taken";
    .port_info 12 /OUTPUT 1 "mem_pc";
P_0x14500f200 .param/l "ADD" 1 4 398, C4<11000>;
P_0x14500f240 .param/l "ADDF" 1 4 397, C4<10100>;
P_0x14500f280 .param/l "ADDI" 1 4 398, C4<11001>;
P_0x14500f2c0 .param/l "AND" 1 4 394, C4<00000>;
P_0x14500f300 .param/l "BR" 1 4 395, C4<01000>;
P_0x14500f340 .param/l "BRGT" 1 4 396, C4<01110>;
P_0x14500f380 .param/l "BRNZ" 1 4 395, C4<01011>;
P_0x14500f3c0 .param/l "BRR" 1 4 395, C4<01001>;
P_0x14500f400 .param/l "BRRI" 1 4 395, C4<01010>;
P_0x14500f440 .param/l "CALL" 1 4 396, C4<01100>;
P_0x14500f480 .param/l "DIV" 1 4 398, C4<11101>;
P_0x14500f4c0 .param/l "DIVF" 1 4 397, C4<10111>;
P_0x14500f500 .param/l "MOV_LIT" 1 4 397, C4<10010>;
P_0x14500f540 .param/l "MOV_MEM" 1 4 396, C4<10000>;
P_0x14500f580 .param/l "MOV_REG" 1 4 396, C4<10001>;
P_0x14500f5c0 .param/l "MOV_STR" 1 4 397, C4<10011>;
P_0x14500f600 .param/l "MUL" 1 4 398, C4<11100>;
P_0x14500f640 .param/l "MULF" 1 4 397, C4<10110>;
P_0x14500f680 .param/l "NOT" 1 4 394, C4<00011>;
P_0x14500f6c0 .param/l "OR" 1 4 394, C4<00001>;
P_0x14500f700 .param/l "PRIV" 1 4 396, C4<01111>;
P_0x14500f740 .param/l "RETURN" 1 4 396, C4<01101>;
P_0x14500f780 .param/l "SHFTL" 1 4 395, C4<00110>;
P_0x14500f7c0 .param/l "SHFTLI" 1 4 395, C4<00111>;
P_0x14500f800 .param/l "SHFTR" 1 4 394, C4<00100>;
P_0x14500f840 .param/l "SHFTRI" 1 4 394, C4<00101>;
P_0x14500f880 .param/l "SUB" 1 4 398, C4<11010>;
P_0x14500f8c0 .param/l "SUBF" 1 4 397, C4<10101>;
P_0x14500f900 .param/l "SUBI" 1 4 398, C4<11011>;
P_0x14500f940 .param/l "XOR" 1 4 394, C4<00010>;
v0x1448b4480_0 .var "alu_enable", 0 0;
v0x1448b4540_0 .var "branch_taken", 0 0;
v0x1448b45f0_0 .net "instructionLine", 31 0, v0x1448b20b0_0;  alias, 1 drivers
v0x1448b46c0_0 .var "literal", 63 0;
v0x1448b4790_0 .var "mem_pc", 0 0;
v0x1448b4860_0 .var "mem_read", 0 0;
v0x1448b48f0_0 .var "mem_to_reg", 0 0;
v0x1448b49a0_0 .var "mem_write", 0 0;
v0x1448b4a50_0 .var "opcode", 4 0;
v0x1448b4b60_0 .var "rd", 4 0;
v0x1448b4bf0_0 .var "reg_write", 0 0;
v0x1448b4ca0_0 .var "rs", 4 0;
v0x1448b4d50_0 .var "rt", 4 0;
E_0x1448b4430 .event anyedge, v0x1448b20b0_0, v0x1448af1c0_0, v0x1448aeb30_0, v0x1448af920_0;
S_0x1448b4ee0 .scope module, "memory" "memory" 4 84, 4 650 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "inst_addr";
    .port_info 3 /OUTPUT 32 "instruction_out";
    .port_info 4 /INPUT 64 "data_addr";
    .port_info 5 /INPUT 64 "data_wdata";
    .port_info 6 /INPUT 1 "mem_read";
    .port_info 7 /INPUT 1 "mem_write";
    .port_info 8 /OUTPUT 64 "data_rdata";
P_0x1448b1e80 .param/l "MEM_SIZE_BYTES" 1 4 661, +C4<00000000000010000000000000000000>;
L_0x1448bd4a0 .functor BUFZ 8, L_0x1448bd2b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448bd6f0 .functor BUFZ 8, L_0x1448bd510, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448bd980 .functor BUFZ 8, L_0x1448bd7a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448bdee0 .functor BUFZ 8, L_0x1448bdc00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448be1b0 .functor BUFZ 8, L_0x1448bdf90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448be4c0 .functor BUFZ 8, L_0x1448be260, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448bd230 .functor BUFZ 8, L_0x1448be530, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448bea80 .functor BUFZ 8, L_0x1448be810, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448bedb0 .functor BUFZ 8, L_0x1448beaf0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448be440 .functor BUFZ 8, L_0x1448bee20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448bf370 .functor BUFZ 8, L_0x1448bed10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1448bf890 .functor BUFZ 8, L_0x1448bf680, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1448b52d0_0 .net *"_ivl_100", 7 0, L_0x1448be440;  1 drivers
v0x1448b5380_0 .net *"_ivl_103", 7 0, L_0x1448bed10;  1 drivers
L_0x1380782e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1448b5420_0 .net/2u *"_ivl_105", 63 0, L_0x1380782e0;  1 drivers
v0x1448b54b0_0 .net *"_ivl_107", 63 0, L_0x1448bf170;  1 drivers
v0x1448b5540_0 .net *"_ivl_110", 7 0, L_0x1448bf370;  1 drivers
v0x1448b5610_0 .net *"_ivl_114", 7 0, L_0x1448bf680;  1 drivers
L_0x138078328 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x1448b56c0_0 .net/2u *"_ivl_116", 63 0, L_0x138078328;  1 drivers
v0x1448b5770_0 .net *"_ivl_118", 63 0, L_0x1448bf2b0;  1 drivers
v0x1448b5820_0 .net *"_ivl_12", 7 0, L_0x1448bd510;  1 drivers
v0x1448b5930_0 .net *"_ivl_121", 7 0, L_0x1448bf890;  1 drivers
L_0x138078058 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1448b59e0_0 .net/2u *"_ivl_14", 63 0, L_0x138078058;  1 drivers
v0x1448b5a90_0 .net *"_ivl_16", 63 0, L_0x1448bd5b0;  1 drivers
v0x1448b5b40_0 .net *"_ivl_19", 7 0, L_0x1448bd6f0;  1 drivers
v0x1448b5bf0_0 .net *"_ivl_2", 7 0, L_0x1448bd2b0;  1 drivers
v0x1448b5ca0_0 .net *"_ivl_22", 7 0, L_0x1448bd7a0;  1 drivers
L_0x1380780a0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1448b5d50_0 .net/2u *"_ivl_24", 63 0, L_0x1380780a0;  1 drivers
v0x1448b5e00_0 .net *"_ivl_26", 63 0, L_0x1448bd840;  1 drivers
v0x1448b5f90_0 .net *"_ivl_29", 7 0, L_0x1448bd980;  1 drivers
v0x1448b6020_0 .net *"_ivl_33", 7 0, L_0x1448bdc00;  1 drivers
L_0x1380780e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1448b60d0_0 .net/2u *"_ivl_35", 63 0, L_0x1380780e8;  1 drivers
v0x1448b6180_0 .net *"_ivl_37", 63 0, L_0x1448bdca0;  1 drivers
L_0x138078010 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b6230_0 .net/2u *"_ivl_4", 63 0, L_0x138078010;  1 drivers
v0x1448b62e0_0 .net *"_ivl_40", 7 0, L_0x1448bdee0;  1 drivers
v0x1448b6390_0 .net *"_ivl_43", 7 0, L_0x1448bdf90;  1 drivers
L_0x138078130 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b6440_0 .net/2u *"_ivl_45", 63 0, L_0x138078130;  1 drivers
v0x1448b64f0_0 .net *"_ivl_47", 63 0, L_0x1448be070;  1 drivers
v0x1448b65a0_0 .net *"_ivl_50", 7 0, L_0x1448be1b0;  1 drivers
v0x1448b6650_0 .net *"_ivl_53", 7 0, L_0x1448be260;  1 drivers
L_0x138078178 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1448b6700_0 .net/2u *"_ivl_55", 63 0, L_0x138078178;  1 drivers
v0x1448b67b0_0 .net *"_ivl_57", 63 0, L_0x1448be300;  1 drivers
v0x1448b6860_0 .net *"_ivl_6", 63 0, L_0x1448bd3a0;  1 drivers
v0x1448b6910_0 .net *"_ivl_60", 7 0, L_0x1448be4c0;  1 drivers
v0x1448b69c0_0 .net *"_ivl_63", 7 0, L_0x1448be530;  1 drivers
L_0x1380781c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1448b5eb0_0 .net/2u *"_ivl_65", 63 0, L_0x1380781c0;  1 drivers
v0x1448b6c50_0 .net *"_ivl_67", 63 0, L_0x1448be5d0;  1 drivers
v0x1448b6ce0_0 .net *"_ivl_70", 7 0, L_0x1448bd230;  1 drivers
v0x1448b6d80_0 .net *"_ivl_73", 7 0, L_0x1448be810;  1 drivers
L_0x138078208 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1448b6e30_0 .net/2u *"_ivl_75", 63 0, L_0x138078208;  1 drivers
v0x1448b6ee0_0 .net *"_ivl_77", 63 0, L_0x1448be8b0;  1 drivers
v0x1448b6f90_0 .net *"_ivl_80", 7 0, L_0x1448bea80;  1 drivers
v0x1448b7040_0 .net *"_ivl_83", 7 0, L_0x1448beaf0;  1 drivers
L_0x138078250 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1448b70f0_0 .net/2u *"_ivl_85", 63 0, L_0x138078250;  1 drivers
v0x1448b71a0_0 .net *"_ivl_87", 63 0, L_0x1448bec10;  1 drivers
v0x1448b7250_0 .net *"_ivl_9", 7 0, L_0x1448bd4a0;  1 drivers
v0x1448b7300_0 .net *"_ivl_90", 7 0, L_0x1448bedb0;  1 drivers
v0x1448b73b0_0 .net *"_ivl_93", 7 0, L_0x1448bee20;  1 drivers
L_0x138078298 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1448b7460_0 .net/2u *"_ivl_95", 63 0, L_0x138078298;  1 drivers
v0x1448b7510_0 .net *"_ivl_97", 63 0, L_0x1448beec0;  1 drivers
v0x1448b75c0 .array "bytes", 524287 0, 7 0;
v0x1448b7660_0 .net "clk", 0 0, v0x1448bcf90_0;  alias, 1 drivers
v0x1448b76f0_0 .net "data_addr", 63 0, v0x1448b0ed0_0;  alias, 1 drivers
v0x1448b77b0_0 .net "data_rdata", 63 0, L_0x1448bf3e0;  alias, 1 drivers
v0x1448b7840_0 .net "data_wdata", 63 0, v0x1448b14d0_0;  alias, 1 drivers
v0x1448b78d0_0 .var/i "i", 31 0;
v0x1448b7970_0 .net "inst_addr", 63 0, v0x1448b3390_0;  alias, 1 drivers
v0x1448b7a50_0 .net "instruction_out", 31 0, L_0x1448bda30;  alias, 1 drivers
v0x1448b7af0_0 .net "mem_read", 0 0, v0x1448b1150_0;  alias, 1 drivers
v0x1448b7ba0_0 .net "mem_write", 0 0, v0x1448b15f0_0;  alias, 1 drivers
v0x1448b7c50_0 .net "reset", 0 0, v0x1448bd0b0_0;  alias, 1 drivers
L_0x1448bd2b0 .array/port v0x1448b75c0, L_0x1448bd3a0;
L_0x1448bd3a0 .arith/sum 64, v0x1448b3390_0, L_0x138078010;
L_0x1448bd510 .array/port v0x1448b75c0, L_0x1448bd5b0;
L_0x1448bd5b0 .arith/sum 64, v0x1448b3390_0, L_0x138078058;
L_0x1448bd7a0 .array/port v0x1448b75c0, L_0x1448bd840;
L_0x1448bd840 .arith/sum 64, v0x1448b3390_0, L_0x1380780a0;
L_0x1448bda30 .concat8 [ 8 8 8 8], L_0x1448bd4a0, L_0x1448bd6f0, L_0x1448bd980, L_0x1448bdee0;
L_0x1448bdc00 .array/port v0x1448b75c0, L_0x1448bdca0;
L_0x1448bdca0 .arith/sum 64, v0x1448b3390_0, L_0x1380780e8;
L_0x1448bdf90 .array/port v0x1448b75c0, L_0x1448be070;
L_0x1448be070 .arith/sum 64, v0x1448b0ed0_0, L_0x138078130;
L_0x1448be260 .array/port v0x1448b75c0, L_0x1448be300;
L_0x1448be300 .arith/sum 64, v0x1448b0ed0_0, L_0x138078178;
L_0x1448be530 .array/port v0x1448b75c0, L_0x1448be5d0;
L_0x1448be5d0 .arith/sum 64, v0x1448b0ed0_0, L_0x1380781c0;
L_0x1448be810 .array/port v0x1448b75c0, L_0x1448be8b0;
L_0x1448be8b0 .arith/sum 64, v0x1448b0ed0_0, L_0x138078208;
L_0x1448beaf0 .array/port v0x1448b75c0, L_0x1448bec10;
L_0x1448bec10 .arith/sum 64, v0x1448b0ed0_0, L_0x138078250;
L_0x1448bee20 .array/port v0x1448b75c0, L_0x1448beec0;
L_0x1448beec0 .arith/sum 64, v0x1448b0ed0_0, L_0x138078298;
L_0x1448bed10 .array/port v0x1448b75c0, L_0x1448bf170;
L_0x1448bf170 .arith/sum 64, v0x1448b0ed0_0, L_0x1380782e0;
LS_0x1448bf3e0_0_0 .concat8 [ 8 8 8 8], L_0x1448be1b0, L_0x1448be4c0, L_0x1448bd230, L_0x1448bea80;
LS_0x1448bf3e0_0_4 .concat8 [ 8 8 8 8], L_0x1448bedb0, L_0x1448be440, L_0x1448bf370, L_0x1448bf890;
L_0x1448bf3e0 .concat8 [ 32 32 0 0], LS_0x1448bf3e0_0_0, LS_0x1448bf3e0_0_4;
L_0x1448bf680 .array/port v0x1448b75c0, L_0x1448bf2b0;
L_0x1448bf2b0 .arith/sum 64, v0x1448b0ed0_0, L_0x138078328;
S_0x1448b7da0 .scope module, "reg_file" "registerFile" 4 121, 4 273 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "write_addr";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 5 "read_addr1";
    .port_info 6 /OUTPUT 64 "read_data1";
    .port_info 7 /INPUT 5 "read_addr2";
    .port_info 8 /OUTPUT 64 "read_data2";
    .port_info 9 /INPUT 5 "read_addr3";
    .port_info 10 /OUTPUT 64 "read_data3";
    .port_info 11 /OUTPUT 64 "stack_ptr_out";
v0x1448b9150_31 .array/port v0x1448b9150, 31;
L_0x1448c06b0 .functor BUFZ 64, v0x1448b9150_31, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x138078370 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1448b8090_0 .net/2u *"_ivl_0", 4 0, L_0x138078370;  1 drivers
L_0x1380783b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1448b8150_0 .net *"_ivl_10", 1 0, L_0x1380783b8;  1 drivers
L_0x138078400 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1448b8200_0 .net/2u *"_ivl_13", 4 0, L_0x138078400;  1 drivers
v0x1448b82c0_0 .net *"_ivl_15", 0 0, L_0x1448bfd80;  1 drivers
v0x1448b8360_0 .net *"_ivl_18", 63 0, L_0x1448bfea0;  1 drivers
v0x1448b8450_0 .net *"_ivl_2", 0 0, L_0x1448bf980;  1 drivers
v0x1448b84f0_0 .net *"_ivl_20", 6 0, L_0x1448bff40;  1 drivers
L_0x138078448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1448b85a0_0 .net *"_ivl_23", 1 0, L_0x138078448;  1 drivers
L_0x138078490 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1448b8650_0 .net/2u *"_ivl_26", 4 0, L_0x138078490;  1 drivers
v0x1448b8760_0 .net *"_ivl_28", 0 0, L_0x1448c0300;  1 drivers
v0x1448b8800_0 .net *"_ivl_31", 63 0, L_0x1448c03f0;  1 drivers
v0x1448b88b0_0 .net *"_ivl_33", 6 0, L_0x1448c0490;  1 drivers
L_0x1380784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1448b8960_0 .net *"_ivl_36", 1 0, L_0x1380784d8;  1 drivers
v0x1448b8a10_0 .net *"_ivl_5", 63 0, L_0x1448bfaa0;  1 drivers
v0x1448b8ac0_0 .net *"_ivl_7", 6 0, L_0x1448bfb40;  1 drivers
v0x1448b8b70_0 .net "clk", 0 0, v0x1448bcf90_0;  alias, 1 drivers
v0x1448b8c00_0 .var/i "idx", 31 0;
v0x1448b8d90_0 .net "read_addr1", 4 0, v0x1448b4ca0_0;  alias, 1 drivers
v0x1448b8e60_0 .net "read_addr2", 4 0, v0x1448b4d50_0;  alias, 1 drivers
v0x1448b8ef0_0 .net "read_addr3", 4 0, v0x1448b4b60_0;  alias, 1 drivers
v0x1448b8f80_0 .net "read_data1", 63 0, L_0x1448bfc60;  alias, 1 drivers
v0x1448b9010_0 .net "read_data2", 63 0, L_0x1448c00a0;  alias, 1 drivers
v0x1448b90a0_0 .net "read_data3", 63 0, L_0x1448c05d0;  alias, 1 drivers
v0x1448b9150 .array "registers", 31 0, 63 0;
v0x1448b94e0_0 .net "reset", 0 0, v0x1448bd0b0_0;  alias, 1 drivers
v0x1448b95b0_0 .net "stack_ptr_out", 63 0, L_0x1448c06b0;  alias, 1 drivers
v0x1448b9650_0 .net "write_addr", 4 0, v0x1448b1750_0;  alias, 1 drivers
v0x1448b9700_0 .net "write_data", 63 0, v0x1448adf70_0;  alias, 1 drivers
v0x1448b97b0_0 .net "write_enable", 0 0, v0x1448b18b0_0;  alias, 1 drivers
L_0x1448bf980 .cmp/eq 5, v0x1448b4ca0_0, L_0x138078370;
L_0x1448bfaa0 .array/port v0x1448b9150, L_0x1448bfb40;
L_0x1448bfb40 .concat [ 5 2 0 0], v0x1448b4ca0_0, L_0x1380783b8;
L_0x1448bfc60 .functor MUXZ 64, L_0x1448bfaa0, v0x1448b9150_31, L_0x1448bf980, C4<>;
L_0x1448bfd80 .cmp/eq 5, v0x1448b4d50_0, L_0x138078400;
L_0x1448bfea0 .array/port v0x1448b9150, L_0x1448bff40;
L_0x1448bff40 .concat [ 5 2 0 0], v0x1448b4d50_0, L_0x138078448;
L_0x1448c00a0 .functor MUXZ 64, L_0x1448bfea0, v0x1448b9150_31, L_0x1448bfd80, C4<>;
L_0x1448c0300 .cmp/eq 5, v0x1448b4b60_0, L_0x138078490;
L_0x1448c03f0 .array/port v0x1448b9150, L_0x1448c0490;
L_0x1448c0490 .concat [ 5 2 0 0], v0x1448b4b60_0, L_0x1380784d8;
L_0x1448c05d0 .functor MUXZ 64, L_0x1448c03f0, v0x1448b9150_31, L_0x1448c0300, C4<>;
S_0x1448b9960 .scope module, "return_pc_selector" "aluMemMux" 4 247, 4 681 0, S_0x1448a5880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_pc";
    .port_info 1 /INPUT 64 "memData";
    .port_info 2 /INPUT 64 "aluOut";
    .port_info 3 /OUTPUT 64 "newPc";
v0x1448b9bb0_0 .net "aluOut", 63 0, v0x1448b08e0_0;  alias, 1 drivers
v0x1448b9ca0_0 .net "memData", 63 0, L_0x1448bf3e0;  alias, 1 drivers
v0x1448b9d80_0 .net "mem_pc", 0 0, v0x1448b0ff0_0;  alias, 1 drivers
v0x1448b9e10_0 .var "newPc", 63 0;
E_0x1448b9b40 .event anyedge, v0x1448b0ff0_0, v0x1448adeb0_0, v0x1448b08e0_0;
    .scope S_0x1448b2db0;
T_0 ;
    %wait E_0x1448b3130;
    %load/vec4 v0x1448b34f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 8192, 0, 64;
    %assign/vec4 v0x1448b3390_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1448b3630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1448b3580_0;
    %assign/vec4 v0x1448b3390_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1448b3230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1448b3180_0;
    %assign/vec4 v0x1448b3390_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1448b3390_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x1448b3390_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1448b4ee0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1448b78d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1448b78d0_0;
    %cmpi/s 524288, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1448b78d0_0;
    %store/vec4a v0x1448b75c0, 4, 0;
    %load/vec4 v0x1448b78d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1448b78d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x1448b4ee0;
T_2 ;
    %wait E_0x1448ae6c0;
    %load/vec4 v0x1448b7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x1448b7840_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1448b76f0_0;
    %addi 0, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b75c0, 0, 4;
    %load/vec4 v0x1448b7840_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1448b76f0_0;
    %addi 1, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b75c0, 0, 4;
    %load/vec4 v0x1448b7840_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1448b76f0_0;
    %addi 2, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b75c0, 0, 4;
    %load/vec4 v0x1448b7840_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1448b76f0_0;
    %addi 3, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b75c0, 0, 4;
    %load/vec4 v0x1448b7840_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x1448b76f0_0;
    %addi 4, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b75c0, 0, 4;
    %load/vec4 v0x1448b7840_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x1448b76f0_0;
    %addi 5, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b75c0, 0, 4;
    %load/vec4 v0x1448b7840_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x1448b76f0_0;
    %addi 6, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b75c0, 0, 4;
    %load/vec4 v0x1448b7840_0;
    %parti/s 8, 56, 7;
    %load/vec4 v0x1448b76f0_0;
    %addi 7, 0, 64;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b75c0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1448b1cc0;
T_3 ;
    %wait E_0x1448ae6c0;
    %load/vec4 v0x1448b1f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448b2250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1448b20b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1448b2160_0;
    %assign/vec4 v0x1448b2250_0, 0;
    %load/vec4 v0x1448b2020_0;
    %assign/vec4 v0x1448b20b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1448b3780;
T_4 ;
    %wait E_0x1448b4430;
    %load/vec4 v0x1448b45f0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v0x1448b4a50_0, 0, 5;
    %load/vec4 v0x1448b45f0_0;
    %parti/s 5, 22, 6;
    %store/vec4 v0x1448b4b60_0, 0, 5;
    %load/vec4 v0x1448b45f0_0;
    %parti/s 5, 17, 6;
    %store/vec4 v0x1448b4ca0_0, 0, 5;
    %load/vec4 v0x1448b45f0_0;
    %parti/s 5, 12, 5;
    %store/vec4 v0x1448b4d50_0, 0, 5;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x1448b45f0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1448b46c0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b49a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4790_0, 0, 1;
    %load/vec4 v0x1448b4a50_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.31;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b49a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %jmp T_4.31;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b48f0_0, 0, 1;
    %jmp T_4.31;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4540_0, 0, 1;
    %jmp T_4.31;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4540_0, 0, 1;
    %jmp T_4.31;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4540_0, 0, 1;
    %jmp T_4.31;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4540_0, 0, 1;
    %jmp T_4.31;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4540_0, 0, 1;
    %jmp T_4.31;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b49a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4540_0, 0, 1;
    %jmp T_4.31;
T_4.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4540_0, 0, 1;
    %jmp T_4.31;
T_4.29 ;
    %load/vec4 v0x1448b46c0_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4bf0_0, 0, 1;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448b4480_0, 0, 1;
T_4.33 ;
    %jmp T_4.31;
T_4.31 ;
    %pop/vec4 1;
    %load/vec4 v0x1448b4a50_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %jmp T_4.40;
T_4.34 ;
    %load/vec4 v0x1448b4b60_0;
    %store/vec4 v0x1448b4ca0_0, 0, 5;
    %jmp T_4.40;
T_4.35 ;
    %load/vec4 v0x1448b4b60_0;
    %store/vec4 v0x1448b4ca0_0, 0, 5;
    %jmp T_4.40;
T_4.36 ;
    %load/vec4 v0x1448b4b60_0;
    %store/vec4 v0x1448b4ca0_0, 0, 5;
    %jmp T_4.40;
T_4.37 ;
    %load/vec4 v0x1448b4b60_0;
    %store/vec4 v0x1448b4ca0_0, 0, 5;
    %jmp T_4.40;
T_4.38 ;
    %load/vec4 v0x1448b4b60_0;
    %store/vec4 v0x1448b4ca0_0, 0, 5;
    %jmp T_4.40;
T_4.40 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1448b7da0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1448b8c00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x1448b8c00_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x1448b8c00_0;
    %store/vec4a v0x1448b9150, 4, 0;
    %load/vec4 v0x1448b8c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1448b8c00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 524288, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1448b9150, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x1448b7da0;
T_6 ;
    %wait E_0x1448ae6c0;
    %load/vec4 v0x1448b94e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x1448b97b0_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1448b9700_0;
    %load/vec4 v0x1448b9650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b9150, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1448b2370;
T_7 ;
    %wait E_0x1448b2a00;
    %load/vec4 v0x1448b2ca0_0;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %load/vec4 v0x1448b2bf0_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x1448b2a70_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x1448b2a70_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x1448b2a70_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x1448b2a70_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x1448b2a70_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x1448b2a70_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x1448b2a70_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x1448b2a70_0;
    %store/vec4 v0x1448b2b40_0, 0, 64;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1448ae080;
T_8 ;
    %wait E_0x1448ae6c0;
    %load/vec4 v0x1448aea90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448af860_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448af4b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448af5d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448af700_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448aebe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1448af9c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1448afc60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1448af270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1448af360_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448b0030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448ae7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448aeed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448af110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448afb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448aeff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448ae930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448aed90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1448af7c0_0;
    %assign/vec4 v0x1448af860_0, 0;
    %load/vec4 v0x1448af420_0;
    %assign/vec4 v0x1448af4b0_0, 0;
    %load/vec4 v0x1448af540_0;
    %assign/vec4 v0x1448af5d0_0, 0;
    %load/vec4 v0x1448af660_0;
    %assign/vec4 v0x1448af700_0, 0;
    %load/vec4 v0x1448aeb30_0;
    %assign/vec4 v0x1448aebe0_0, 0;
    %load/vec4 v0x1448af920_0;
    %assign/vec4 v0x1448af9c0_0, 0;
    %load/vec4 v0x1448afbc0_0;
    %assign/vec4 v0x1448afc60_0, 0;
    %load/vec4 v0x1448afd10_0;
    %assign/vec4 v0x1448af270_0, 0;
    %load/vec4 v0x1448af1c0_0;
    %assign/vec4 v0x1448af360_0, 0;
    %load/vec4 v0x1448affa0_0;
    %assign/vec4 v0x1448b0030_0, 0;
    %load/vec4 v0x1448ae710_0;
    %assign/vec4 v0x1448ae7c0_0, 0;
    %load/vec4 v0x1448aee40_0;
    %assign/vec4 v0x1448aeed0_0, 0;
    %load/vec4 v0x1448af080_0;
    %assign/vec4 v0x1448af110_0, 0;
    %load/vec4 v0x1448afa80_0;
    %assign/vec4 v0x1448afb10_0, 0;
    %load/vec4 v0x1448aef60_0;
    %assign/vec4 v0x1448aeff0_0, 0;
    %load/vec4 v0x1448ae880_0;
    %assign/vec4 v0x1448ae930_0, 0;
    %load/vec4 v0x1448aec80_0;
    %assign/vec4 v0x1448aed90_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x144895fa0;
T_9 ;
    %wait E_0x1448066d0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad0d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad3c0_0, 0, 64;
    %load/vec4 v0x1448ad5c0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x1448acbf0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448acd40_0, 0, 1;
    %load/vec4 v0x144887b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1448ad510_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.2 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %add;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.3 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %add;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.4 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %sub;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.5 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %sub;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.6 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %mul;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.7 ;
    %load/vec4 v0x1448acec0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %div/s;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.35;
T_9.34 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad890_0, 0, 64;
T_9.35 ;
    %jmp T_9.33;
T_9.8 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %and;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.9 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %or;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.10 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %xor;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.11 ;
    %load/vec4 v0x1448acdd0_0;
    %inv;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.12 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.13 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.14 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.15 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.16 ;
    %load/vec4 v0x1448acdd0_0;
    %load/vec4 v0x1448acec0_0;
    %add;
    %store/vec4 v0x1448ad0d0_0, 0, 64;
    %jmp T_9.33;
T_9.17 ;
    %load/vec4 v0x1448acdd0_0;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.18 ;
    %load/vec4 v0x1448acdd0_0;
    %parti/s 52, 12, 5;
    %load/vec4 v0x1448acec0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.19 ;
    %load/vec4 v0x1448acf70_0;
    %load/vec4 v0x1448ad020_0;
    %add;
    %store/vec4 v0x1448ad0d0_0, 0, 64;
    %load/vec4 v0x1448acdd0_0;
    %store/vec4 v0x1448ad3c0_0, 0, 64;
    %jmp T_9.33;
T_9.20 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.21 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.22 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.23 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x1448ad890_0, 0, 64;
    %jmp T_9.33;
T_9.24 ;
    %load/vec4 v0x1448acf70_0;
    %store/vec4 v0x1448acbf0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
    %jmp T_9.33;
T_9.25 ;
    %load/vec4 v0x1448ad5c0_0;
    %load/vec4 v0x1448acdd0_0;
    %add;
    %store/vec4 v0x1448acbf0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
    %jmp T_9.33;
T_9.26 ;
    %load/vec4 v0x1448ad5c0_0;
    %load/vec4 v0x1448acec0_0;
    %add;
    %store/vec4 v0x1448acbf0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
    %jmp T_9.33;
T_9.27 ;
    %load/vec4 v0x1448acdd0_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_9.36, 4;
    %load/vec4 v0x1448acf70_0;
    %store/vec4 v0x1448acbf0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
    %jmp T_9.37;
T_9.36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
T_9.37 ;
    %jmp T_9.33;
T_9.28 ;
    %load/vec4 v0x1448acec0_0;
    %load/vec4 v0x1448acdd0_0;
    %cmp/s;
    %jmp/0xz  T_9.38, 5;
    %load/vec4 v0x1448acf70_0;
    %store/vec4 v0x1448acbf0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
T_9.39 ;
    %jmp T_9.33;
T_9.29 ;
    %load/vec4 v0x1448acf70_0;
    %store/vec4 v0x1448acbf0_0, 0, 64;
    %load/vec4 v0x1448ad930_0;
    %subi 8, 0, 64;
    %store/vec4 v0x1448ad0d0_0, 0, 64;
    %load/vec4 v0x1448ad5c0_0;
    %addi 4, 0, 64;
    %store/vec4 v0x1448ad3c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
    %jmp T_9.33;
T_9.30 ;
    %load/vec4 v0x1448ad930_0;
    %subi 8, 0, 64;
    %store/vec4 v0x1448ad0d0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448acc90_0, 0, 1;
    %jmp T_9.33;
T_9.31 ;
    %load/vec4 v0x1448ad020_0;
    %parti/s 12, 0, 2;
    %cmpi/e 0, 0, 12;
    %jmp/0xz  T_9.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448acd40_0, 0, 1;
T_9.40 ;
    %jmp T_9.33;
T_9.33 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1448b0430;
T_10 ;
    %wait E_0x1448ae6c0;
    %load/vec4 v0x1448b0bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448b19d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448b0ed0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448b14d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x1448b08e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1448b1750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448b0d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448b1150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448b15f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448b18b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448b12b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448b0a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1448b0ff0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1448b1940_0;
    %assign/vec4 v0x1448b19d0_0, 0;
    %load/vec4 v0x1448b0da0_0;
    %assign/vec4 v0x1448b0ed0_0, 0;
    %load/vec4 v0x1448b1340_0;
    %assign/vec4 v0x1448b14d0_0, 0;
    %load/vec4 v0x1448b0810_0;
    %assign/vec4 v0x1448b08e0_0, 0;
    %load/vec4 v0x1448b1680_0;
    %assign/vec4 v0x1448b1750_0, 0;
    %load/vec4 v0x1448b0c60_0;
    %assign/vec4 v0x1448b0d10_0, 0;
    %load/vec4 v0x1448b1080_0;
    %assign/vec4 v0x1448b1150_0, 0;
    %load/vec4 v0x1448b1560_0;
    %assign/vec4 v0x1448b15f0_0, 0;
    %load/vec4 v0x1448b17e0_0;
    %assign/vec4 v0x1448b18b0_0, 0;
    %load/vec4 v0x1448b11e0_0;
    %assign/vec4 v0x1448b12b0_0, 0;
    %load/vec4 v0x1448b0980_0;
    %assign/vec4 v0x1448b0a50_0, 0;
    %load/vec4 v0x1448b0f60_0;
    %assign/vec4 v0x1448b0ff0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1448b9960;
T_11 ;
    %wait E_0x1448b9b40;
    %load/vec4 v0x1448b9d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1448b9ca0_0;
    %store/vec4 v0x1448b9e10_0, 0, 64;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1448b9bb0_0;
    %store/vec4 v0x1448b9e10_0, 0, 64;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x1448adbc0;
T_12 ;
    %wait E_0x1448971f0;
    %load/vec4 v0x1448ade10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1448adeb0_0;
    %store/vec4 v0x1448adf70_0, 0, 64;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1448add50_0;
    %store/vec4 v0x1448adf70_0, 0, 64;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1448a5b40;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448bcf90_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x1448a5b40;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x1448bcf90_0;
    %inv;
    %store/vec4 v0x1448bcf90_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1448a5b40;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448bd0b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448bd0b0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x1448a5b40;
T_16 ;
    %delay 1000000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x1448a5b40;
T_17 ;
    %vpi_call/w 3 35 "$dumpfile", "tb_tinker_core.vcd" {0 0 0};
    %vpi_call/w 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1448a5b40 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_tinker_core.sv";
    "tinker.sv";
