Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 02:03:38 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     84.331        0.000                      0                 1563        0.034        0.000                      0                 1563       54.305        0.000                       0                   579  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              84.331        0.000                      0                 1559        0.034        0.000                      0                 1559       54.305        0.000                       0                   579  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.388        0.000                      0                    4        1.609        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       84.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.576ns  (logic 8.845ns (33.282%)  route 17.731ns (66.718%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.332    31.729    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y40         FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.297   116.264    
                         clock uncertainty           -0.035   116.229    
    SLICE_X56Y40         FDRE (Setup_fdre_C_CE)      -0.169   116.060    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.060    
                         arrival time                         -31.729    
  -------------------------------------------------------------------
                         slack                                 84.331    

Slack (MET) :             84.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.576ns  (logic 8.845ns (33.282%)  route 17.731ns (66.718%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.332    31.729    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y40         FDRE                                         r  sm/D_states_q_reg[6]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.297   116.264    
                         clock uncertainty           -0.035   116.229    
    SLICE_X56Y40         FDRE (Setup_fdre_C_CE)      -0.169   116.060    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        116.060    
                         arrival time                         -31.729    
  -------------------------------------------------------------------
                         slack                                 84.331    

Slack (MET) :             84.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.576ns  (logic 8.845ns (33.282%)  route 17.731ns (66.718%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.332    31.729    sm/D_states_q[7]_i_1_n_0
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.297   116.264    
                         clock uncertainty           -0.035   116.229    
    SLICE_X56Y40         FDSE (Setup_fdse_C_CE)      -0.169   116.060    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.060    
                         arrival time                         -31.729    
  -------------------------------------------------------------------
                         slack                                 84.331    

Slack (MET) :             84.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.436ns  (logic 8.845ns (33.459%)  route 17.591ns (66.541%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.192    31.589    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X55Y41         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.259   116.226    
                         clock uncertainty           -0.035   116.191    
    SLICE_X55Y41         FDSE (Setup_fdse_C_CE)      -0.205   115.986    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        115.986    
                         arrival time                         -31.589    
  -------------------------------------------------------------------
                         slack                                 84.397    

Slack (MET) :             84.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.436ns  (logic 8.845ns (33.459%)  route 17.591ns (66.541%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.192    31.589    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y41         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.226    
                         clock uncertainty           -0.035   116.191    
    SLICE_X55Y41         FDRE (Setup_fdre_C_CE)      -0.205   115.986    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.986    
                         arrival time                         -31.589    
  -------------------------------------------------------------------
                         slack                                 84.397    

Slack (MET) :             84.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.436ns  (logic 8.845ns (33.459%)  route 17.591ns (66.541%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.192    31.589    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y41         FDRE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.226    
                         clock uncertainty           -0.035   116.191    
    SLICE_X55Y41         FDRE (Setup_fdre_C_CE)      -0.205   115.986    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        115.986    
                         arrival time                         -31.589    
  -------------------------------------------------------------------
                         slack                                 84.397    

Slack (MET) :             84.397ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.436ns  (logic 8.845ns (33.459%)  route 17.591ns (66.541%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 115.967 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.192    31.589    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y41         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.451   115.967    sm/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.226    
                         clock uncertainty           -0.035   116.191    
    SLICE_X55Y41         FDRE (Setup_fdre_C_CE)      -0.205   115.986    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        115.986    
                         arrival time                         -31.589    
  -------------------------------------------------------------------
                         slack                                 84.397    

Slack (MET) :             84.537ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.295ns  (logic 8.845ns (33.638%)  route 17.450ns (66.362%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.052    31.448    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X55Y40         FDRE (Setup_fdre_C_CE)      -0.205   115.985    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        115.985    
                         arrival time                         -31.448    
  -------------------------------------------------------------------
                         slack                                 84.537    

Slack (MET) :             84.557ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.274ns  (logic 8.845ns (33.664%)  route 17.429ns (66.336%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.031    31.428    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y39         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X55Y39         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X55Y39         FDRE (Setup_fdre_C_CE)      -0.205   115.985    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.985    
                         arrival time                         -31.428    
  -------------------------------------------------------------------
                         slack                                 84.557    

Slack (MET) :             84.557ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.274ns  (logic 8.845ns (33.664%)  route 17.429ns (66.336%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 115.966 - 111.111 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.569     5.153    sm/clk_IBUF_BUFG
    SLICE_X56Y40         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDSE (Prop_fdse_C_Q)         0.478     5.631 f  sm/D_states_q_reg[7]/Q
                         net (fo=176, routed)         4.582    10.213    sm/D_states_q[7]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.323    10.536 f  sm/temp_out0_i_137/O
                         net (fo=5, routed)           0.848    11.384    sm/temp_out0_i_137_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.328    11.712 r  sm/temp_out0_i_108/O
                         net (fo=1, routed)           0.811    12.523    sm/temp_out0_i_108_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  sm/temp_out0_i_33/O
                         net (fo=40, routed)          3.296    15.944    L_reg/M_sm_ra1[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I2_O)        0.124    16.068 r  L_reg/temp_out0__0_i_1/O
                         net (fo=11, routed)          1.284    17.351    alum/M_alum_a[16]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    21.387 r  alum/temp_out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.389    alum/temp_out0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    22.907 r  alum/temp_out0__1/P[3]
                         net (fo=2, routed)           1.355    24.262    alum/temp_out0__1_n_102
    SLICE_X54Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.386 r  alum/D_registers_q[7][23]_i_15/O
                         net (fo=1, routed)           0.000    24.386    alum/D_registers_q[7][23]_i_15_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.899 r  alum/D_registers_q_reg[7][23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.899    alum/D_registers_q_reg[7][23]_i_4_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.016 r  alum/D_registers_q_reg[7][27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.016    alum/D_registers_q_reg[7][27]_i_4_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.255 f  alum/D_registers_q_reg[7][31]_i_36/O[2]
                         net (fo=1, routed)           0.802    26.057    sm/D_registers_q_reg[1][31][2]
    SLICE_X55Y57         LUT6 (Prop_lut6_I4_O)        0.301    26.358 f  sm/D_registers_q[7][30]_i_2/O
                         net (fo=2, routed)           0.498    26.856    sm/M_alum_out[30]
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.124    26.980 f  sm/D_states_q[7]_i_59/O
                         net (fo=1, routed)           0.987    27.967    sm/D_states_q[7]_i_59_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I1_O)        0.124    28.091 f  sm/D_states_q[7]_i_33/O
                         net (fo=2, routed)           0.580    28.671    sm/D_states_q[7]_i_33_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    28.795 f  sm/D_states_q[7]_i_13/O
                         net (fo=2, routed)           0.710    29.506    sm/D_states_q[7]_i_13_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.124    29.630 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.643    30.273    sm/D_states_q[7]_i_3_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124    30.397 r  sm/D_states_q[7]_i_1/O
                         net (fo=24, routed)          1.031    31.428    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y39         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.450   115.966    sm/clk_IBUF_BUFG
    SLICE_X55Y39         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.259   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X55Y39         FDSE (Setup_fdse_C_CE)      -0.205   115.985    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        115.985    
                         arrival time                         -31.428    
  -------------------------------------------------------------------
                         slack                                 84.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.863    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.863    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.863    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.863    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.871    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.871    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.871    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.871    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y42         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.503     1.519    
    SLICE_X42Y42         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.774    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.769    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.930    aseg_driver/ctr/D_ctr_q_reg[0]_i_2_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    aseg_driver/ctr/D_ctr_q_reg[4]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cond_butt_next_play/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cond_butt_next_play/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.569     1.513    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cond_butt_next_play/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    cond_butt_next_play/D_ctr_q_reg[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.934 r  cond_butt_next_play/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.935    cond_butt_next_play/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.989 r  cond_butt_next_play/D_ctr_q_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.989    cond_butt_next_play/D_ctr_q_reg[4]_i_1__3_n_7
    SLICE_X57Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.835     2.025    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cond_butt_next_play/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y51   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y55   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y59   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y57   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y57   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y57   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y57   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y40   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y40   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y44   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y44   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y44   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y44   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y40   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y40   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.388ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.962ns (18.200%)  route 4.324ns (81.800%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=89, routed)          2.335     8.006    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.118     8.124 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.366     9.490    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.326     9.816 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.622    10.438    fifo_reset_cond/AS[0]
    SLICE_X43Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X43Y40         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                105.388    

Slack (MET) :             105.388ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.962ns (18.200%)  route 4.324ns (81.800%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=89, routed)          2.335     8.006    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.118     8.124 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.366     9.490    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.326     9.816 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.622    10.438    fifo_reset_cond/AS[0]
    SLICE_X43Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X43Y40         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                105.388    

Slack (MET) :             105.388ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.962ns (18.200%)  route 4.324ns (81.800%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=89, routed)          2.335     8.006    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.118     8.124 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.366     9.490    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.326     9.816 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.622    10.438    fifo_reset_cond/AS[0]
    SLICE_X43Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X43Y40         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                105.388    

Slack (MET) :             105.388ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.962ns (18.200%)  route 4.324ns (81.800%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.568     5.152    sm/clk_IBUF_BUFG
    SLICE_X52Y38         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_fdre_C_Q)         0.518     5.670 r  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=89, routed)          2.335     8.006    sm/D_states_q_reg[3]_rep__0_n_0
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.118     8.124 r  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           1.366     9.490    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.326     9.816 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.622    10.438    fifo_reset_cond/AS[0]
    SLICE_X43Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X43Y40         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                105.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.028%)  route 1.360ns (87.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.126     2.777    sm/D_states_q_reg[2]_rep_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.822 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.234     3.056    fifo_reset_cond/AS[0]
    SLICE_X43Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X43Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.028%)  route 1.360ns (87.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.126     2.777    sm/D_states_q_reg[2]_rep_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.822 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.234     3.056    fifo_reset_cond/AS[0]
    SLICE_X43Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X43Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.028%)  route 1.360ns (87.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.126     2.777    sm/D_states_q_reg[2]_rep_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.822 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.234     3.056    fifo_reset_cond/AS[0]
    SLICE_X43Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X43Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.186ns (12.028%)  route 1.360ns (87.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.566     1.510    sm/clk_IBUF_BUFG
    SLICE_X53Y43         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=102, routed)         1.126     2.777    sm/D_states_q_reg[2]_rep_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.822 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.234     3.056    fifo_reset_cond/AS[0]
    SLICE_X43Y40         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y40         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X43Y40         FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  1.609    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.466ns  (logic 11.665ns (32.891%)  route 23.801ns (67.109%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=17, routed)          1.924     7.485    L_reg/M_sm_pac[6]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.327     7.812 f  L_reg/L_53365215_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.685     8.497    L_reg/L_53365215_remainder0_carry_i_24_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.829 f  L_reg/L_53365215_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.951     9.780    L_reg/L_53365215_remainder0_carry__1_i_7_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.152     9.932 f  L_reg/L_53365215_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.990    10.922    L_reg/L_53365215_remainder0_carry_i_20_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.354    11.276 r  L_reg/L_53365215_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.988    12.264    L_reg/L_53365215_remainder0_carry_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.326    12.590 r  L_reg/L_53365215_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.590    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.170 r  aseg_driver/decimal_renderer/L_53365215_remainder0_carry/O[2]
                         net (fo=4, routed)           0.416    13.586    L_reg/L_53365215_remainder0[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.296    13.882 f  L_reg/i__carry_i_13__0/O
                         net (fo=11, routed)          1.497    15.380    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.326    15.706 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.942    16.648    L_reg/i__carry__1_i_13_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.152    16.800 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.989    17.789    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.352    18.141 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.993    L_reg/i__carry_i_19_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.354    19.347 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.832    20.179    L_reg/i__carry_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.332    20.511 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.475    20.986    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.506 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.506    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.623 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.623    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.862 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.986    22.848    L_reg/L_53365215_remainder0_inferred__1/i__carry__2[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I1_O)        0.301    23.149 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.676    23.825    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.152    23.977 f  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.840    24.817    L_reg/i__carry_i_9_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.326    25.143 f  L_reg/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.872    26.015    L_reg/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.139 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.538    26.677    L_reg/i__carry_i_9_n_0
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.150    26.827 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.671    27.498    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    28.114 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.228    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.342 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.342    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.564 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.563    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.299    29.862 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    30.127    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.124    30.251 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           1.006    31.256    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.124    31.380 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.667    32.047    L_reg/aseg_OBUF[3]_inst_i_1_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.171 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.388    33.559    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124    33.683 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.352    37.035    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.608 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.608    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.956ns  (logic 11.668ns (33.378%)  route 23.288ns (66.622%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=17, routed)          1.924     7.485    L_reg/M_sm_pac[6]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.327     7.812 f  L_reg/L_53365215_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.685     8.497    L_reg/L_53365215_remainder0_carry_i_24_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.829 f  L_reg/L_53365215_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.951     9.780    L_reg/L_53365215_remainder0_carry__1_i_7_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.152     9.932 f  L_reg/L_53365215_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.990    10.922    L_reg/L_53365215_remainder0_carry_i_20_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.354    11.276 r  L_reg/L_53365215_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.988    12.264    L_reg/L_53365215_remainder0_carry_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.326    12.590 r  L_reg/L_53365215_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.590    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.170 r  aseg_driver/decimal_renderer/L_53365215_remainder0_carry/O[2]
                         net (fo=4, routed)           0.416    13.586    L_reg/L_53365215_remainder0[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.296    13.882 f  L_reg/i__carry_i_13__0/O
                         net (fo=11, routed)          1.497    15.380    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.326    15.706 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.942    16.648    L_reg/i__carry__1_i_13_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.152    16.800 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.989    17.789    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.352    18.141 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.993    L_reg/i__carry_i_19_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.354    19.347 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.832    20.179    L_reg/i__carry_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.332    20.511 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.475    20.986    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.506 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.506    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.623 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.623    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.862 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.986    22.848    L_reg/L_53365215_remainder0_inferred__1/i__carry__2[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I1_O)        0.301    23.149 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.676    23.825    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.152    23.977 f  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.840    24.817    L_reg/i__carry_i_9_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.326    25.143 f  L_reg/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.872    26.015    L_reg/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.139 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.538    26.677    L_reg/i__carry_i_9_n_0
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.150    26.827 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.671    27.498    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    28.114 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.228    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.342 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.342    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.564 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.563    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.299    29.862 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    30.127    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.124    30.251 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           1.006    31.256    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.124    31.380 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.667    32.047    L_reg/aseg_OBUF[3]_inst_i_1_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.171 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.071    33.243    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I5_O)        0.124    33.367 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.155    36.522    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.576    40.098 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.098    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.883ns  (logic 11.660ns (33.427%)  route 23.223ns (66.573%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=17, routed)          1.924     7.485    L_reg/M_sm_pac[6]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.327     7.812 f  L_reg/L_53365215_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.685     8.497    L_reg/L_53365215_remainder0_carry_i_24_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.829 f  L_reg/L_53365215_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.951     9.780    L_reg/L_53365215_remainder0_carry__1_i_7_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.152     9.932 f  L_reg/L_53365215_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.990    10.922    L_reg/L_53365215_remainder0_carry_i_20_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.354    11.276 r  L_reg/L_53365215_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.988    12.264    L_reg/L_53365215_remainder0_carry_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.326    12.590 r  L_reg/L_53365215_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.590    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.170 r  aseg_driver/decimal_renderer/L_53365215_remainder0_carry/O[2]
                         net (fo=4, routed)           0.416    13.586    L_reg/L_53365215_remainder0[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.296    13.882 f  L_reg/i__carry_i_13__0/O
                         net (fo=11, routed)          1.497    15.380    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.326    15.706 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.942    16.648    L_reg/i__carry__1_i_13_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.152    16.800 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.989    17.789    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.352    18.141 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.993    L_reg/i__carry_i_19_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.354    19.347 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.832    20.179    L_reg/i__carry_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.332    20.511 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.475    20.986    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.506 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.506    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.623 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.623    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.862 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.986    22.848    L_reg/L_53365215_remainder0_inferred__1/i__carry__2[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I1_O)        0.301    23.149 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.676    23.825    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.152    23.977 f  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.840    24.817    L_reg/i__carry_i_9_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.326    25.143 f  L_reg/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.872    26.015    L_reg/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.139 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.538    26.677    L_reg/i__carry_i_9_n_0
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.150    26.827 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.671    27.498    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    28.114 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.228    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.342 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.342    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.564 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.563    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.299    29.862 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    30.127    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.124    30.251 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           1.006    31.256    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.124    31.380 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.667    32.047    L_reg/aseg_OBUF[3]_inst_i_1_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.171 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.073    33.245    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I1_O)        0.124    33.369 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.088    36.457    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.025 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.025    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.795ns  (logic 11.630ns (33.426%)  route 23.164ns (66.574%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=17, routed)          1.924     7.485    L_reg/M_sm_pac[6]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.327     7.812 f  L_reg/L_53365215_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.685     8.497    L_reg/L_53365215_remainder0_carry_i_24_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.829 f  L_reg/L_53365215_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.951     9.780    L_reg/L_53365215_remainder0_carry__1_i_7_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.152     9.932 f  L_reg/L_53365215_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.990    10.922    L_reg/L_53365215_remainder0_carry_i_20_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.354    11.276 r  L_reg/L_53365215_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.988    12.264    L_reg/L_53365215_remainder0_carry_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.326    12.590 r  L_reg/L_53365215_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.590    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.170 r  aseg_driver/decimal_renderer/L_53365215_remainder0_carry/O[2]
                         net (fo=4, routed)           0.416    13.586    L_reg/L_53365215_remainder0[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.296    13.882 f  L_reg/i__carry_i_13__0/O
                         net (fo=11, routed)          1.497    15.380    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.326    15.706 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.942    16.648    L_reg/i__carry__1_i_13_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.152    16.800 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.989    17.789    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.352    18.141 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.993    L_reg/i__carry_i_19_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.354    19.347 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.832    20.179    L_reg/i__carry_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.332    20.511 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.475    20.986    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.506 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.506    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.623 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.623    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.862 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.986    22.848    L_reg/L_53365215_remainder0_inferred__1/i__carry__2[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I1_O)        0.301    23.149 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.676    23.825    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.152    23.977 f  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.840    24.817    L_reg/i__carry_i_9_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.326    25.143 f  L_reg/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.872    26.015    L_reg/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.139 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.538    26.677    L_reg/i__carry_i_9_n_0
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.150    26.827 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.671    27.498    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    28.114 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.228    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.342 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.342    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.564 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.563    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.299    29.862 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    30.127    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.124    30.251 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           1.006    31.256    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.124    31.380 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.667    32.047    L_reg/aseg_OBUF[3]_inst_i_1_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.171 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.410    33.582    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124    33.706 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.693    36.398    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    39.937 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.937    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.759ns  (logic 11.621ns (33.433%)  route 23.138ns (66.567%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=2 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=17, routed)          1.924     7.485    L_reg/M_sm_pac[6]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.327     7.812 f  L_reg/L_53365215_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.685     8.497    L_reg/L_53365215_remainder0_carry_i_24_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.829 f  L_reg/L_53365215_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.951     9.780    L_reg/L_53365215_remainder0_carry__1_i_7_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.152     9.932 f  L_reg/L_53365215_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.990    10.922    L_reg/L_53365215_remainder0_carry_i_20_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.354    11.276 r  L_reg/L_53365215_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.988    12.264    L_reg/L_53365215_remainder0_carry_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.326    12.590 r  L_reg/L_53365215_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.590    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.170 r  aseg_driver/decimal_renderer/L_53365215_remainder0_carry/O[2]
                         net (fo=4, routed)           0.416    13.586    L_reg/L_53365215_remainder0[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.296    13.882 f  L_reg/i__carry_i_13__0/O
                         net (fo=11, routed)          1.497    15.380    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.326    15.706 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.942    16.648    L_reg/i__carry__1_i_13_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.152    16.800 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.989    17.789    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.352    18.141 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.993    L_reg/i__carry_i_19_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.354    19.347 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.832    20.179    L_reg/i__carry_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.332    20.511 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.475    20.986    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.506 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.506    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.623 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.623    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.862 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.986    22.848    L_reg/L_53365215_remainder0_inferred__1/i__carry__2[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I1_O)        0.301    23.149 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.676    23.825    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.152    23.977 f  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.840    24.817    L_reg/i__carry_i_9_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.326    25.143 f  L_reg/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.872    26.015    L_reg/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.139 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.538    26.677    L_reg/i__carry_i_9_n_0
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.150    26.827 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.671    27.498    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    28.114 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.228    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.342 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.342    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.564 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.563    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.299    29.862 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    30.127    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.124    30.251 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           1.006    31.256    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.124    31.380 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.667    32.047    L_reg/aseg_OBUF[3]_inst_i_1_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I4_O)        0.124    32.171 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.412    33.583    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    33.707 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.665    36.372    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    39.901 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.901    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.650ns  (logic 11.824ns (34.125%)  route 22.826ns (65.875%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=17, routed)          1.924     7.485    L_reg/M_sm_pac[6]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.327     7.812 f  L_reg/L_53365215_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.685     8.497    L_reg/L_53365215_remainder0_carry_i_24_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.829 f  L_reg/L_53365215_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.951     9.780    L_reg/L_53365215_remainder0_carry__1_i_7_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.152     9.932 f  L_reg/L_53365215_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.990    10.922    L_reg/L_53365215_remainder0_carry_i_20_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.354    11.276 r  L_reg/L_53365215_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.988    12.264    L_reg/L_53365215_remainder0_carry_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.326    12.590 r  L_reg/L_53365215_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.590    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.170 r  aseg_driver/decimal_renderer/L_53365215_remainder0_carry/O[2]
                         net (fo=4, routed)           0.416    13.586    L_reg/L_53365215_remainder0[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.296    13.882 f  L_reg/i__carry_i_13__0/O
                         net (fo=11, routed)          1.497    15.380    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.326    15.706 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.942    16.648    L_reg/i__carry__1_i_13_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.152    16.800 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.989    17.789    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.352    18.141 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.993    L_reg/i__carry_i_19_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.354    19.347 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.832    20.179    L_reg/i__carry_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.332    20.511 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.475    20.986    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.506 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.506    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.623 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.623    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.862 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.986    22.848    L_reg/L_53365215_remainder0_inferred__1/i__carry__2[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I1_O)        0.301    23.149 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.676    23.825    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.152    23.977 f  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.840    24.817    L_reg/i__carry_i_9_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.326    25.143 f  L_reg/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.872    26.015    L_reg/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.139 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.538    26.677    L_reg/i__carry_i_9_n_0
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.150    26.827 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.671    27.498    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    28.114 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.228    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.342 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.342    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.564 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.563    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.299    29.862 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    30.127    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.124    30.251 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.596    30.846    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.118    30.964 r  L_reg/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.743    31.708    L_reg/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.326    32.034 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.365    33.399    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    33.523 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.733    36.256    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    39.792 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.792    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.446ns  (logic 11.811ns (34.289%)  route 22.635ns (65.711%))
  Logic Levels:           30  (CARRY4=8 LUT2=2 LUT3=3 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X48Y53         FDRE                                         r  L_reg/D_registers_q_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  L_reg/D_registers_q_reg[2][6]/Q
                         net (fo=17, routed)          1.924     7.485    L_reg/M_sm_pac[6]
    SLICE_X41Y53         LUT5 (Prop_lut5_I3_O)        0.327     7.812 f  L_reg/L_53365215_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.685     8.497    L_reg/L_53365215_remainder0_carry_i_24_n_0
    SLICE_X42Y54         LUT6 (Prop_lut6_I1_O)        0.332     8.829 f  L_reg/L_53365215_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.951     9.780    L_reg/L_53365215_remainder0_carry__1_i_7_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.152     9.932 f  L_reg/L_53365215_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.990    10.922    L_reg/L_53365215_remainder0_carry_i_20_n_0
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.354    11.276 r  L_reg/L_53365215_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.988    12.264    L_reg/L_53365215_remainder0_carry_i_10_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I1_O)        0.326    12.590 r  L_reg/L_53365215_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.590    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X40Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.170 r  aseg_driver/decimal_renderer/L_53365215_remainder0_carry/O[2]
                         net (fo=4, routed)           0.416    13.586    L_reg/L_53365215_remainder0[2]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.296    13.882 f  L_reg/i__carry_i_13__0/O
                         net (fo=11, routed)          1.497    15.380    L_reg/i__carry_i_13__0_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.326    15.706 r  L_reg/i__carry__1_i_13/O
                         net (fo=1, routed)           0.942    16.648    L_reg/i__carry__1_i_13_n_0
    SLICE_X37Y54         LUT5 (Prop_lut5_I3_O)        0.152    16.800 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.989    17.789    L_reg/i__carry__1_i_9_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I4_O)        0.352    18.141 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.851    18.993    L_reg/i__carry_i_19_n_0
    SLICE_X36Y53         LUT3 (Prop_lut3_I0_O)        0.354    19.347 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.832    20.179    L_reg/i__carry_i_11_n_0
    SLICE_X36Y52         LUT2 (Prop_lut2_I1_O)        0.332    20.511 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.475    20.986    aseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.506 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.506    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.623 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.623    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.862 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.986    22.848    L_reg/L_53365215_remainder0_inferred__1/i__carry__2[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I1_O)        0.301    23.149 f  L_reg/aseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.676    23.825    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8_0
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.152    23.977 f  aseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=8, routed)           0.840    24.817    L_reg/i__carry_i_9_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I1_O)        0.326    25.143 f  L_reg/aseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.872    26.015    L_reg/aseg_OBUF[10]_inst_i_23_n_0
    SLICE_X35Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.139 r  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.538    26.677    L_reg/i__carry_i_9_n_0
    SLICE_X34Y53         LUT2 (Prop_lut2_I1_O)        0.150    26.827 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.671    27.498    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19[2]
    SLICE_X32Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.616    28.114 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.114    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.228 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.228    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.342 r  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.342    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.564 f  aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.999    29.563    aseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X33Y55         LUT6 (Prop_lut6_I5_O)        0.299    29.862 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.264    30.127    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X33Y55         LUT5 (Prop_lut5_I4_O)        0.124    30.251 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.596    30.846    L_reg/aseg_OBUF[10]_inst_i_5_0
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.118    30.964 f  L_reg/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.743    31.708    L_reg/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.326    32.034 f  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.358    33.392    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I5_O)        0.124    33.516 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.549    36.065    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.588 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.588    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.382ns  (logic 11.356ns (34.018%)  route 22.026ns (65.982%))
  Logic Levels:           30  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT5=9 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=12, routed)          1.455     7.053    L_reg/M_sm_pbc[12]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.152     7.205 f  L_reg/L_53365215_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.547     8.753    L_reg/L_53365215_remainder0_carry_i_23__0_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.326     9.079 f  L_reg/L_53365215_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.753     9.832    L_reg/L_53365215_remainder0_carry_i_12__0_n_0
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.982 f  L_reg/L_53365215_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.802    10.784    L_reg/L_53365215_remainder0_carry_i_20__0_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I4_O)        0.354    11.138 r  L_reg/L_53365215_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.637    11.774    L_reg/L_53365215_remainder0_carry_i_10__0_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_53365215_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_53365215_remainder0_carry_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.750 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.750    bseg_driver/decimal_renderer/L_53365215_remainder0_carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.989 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry__1/O[2]
                         net (fo=2, routed)           1.146    14.135    L_reg/L_53365215_remainder0_1[10]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.301    14.436 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=10, routed)          1.670    16.105    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.152    16.257 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.821    17.078    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.352    17.430 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.810    18.240    L_reg/i__carry_i_19__0_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I0_O)        0.360    18.600 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.596    19.196    L_reg/i__carry_i_11__1_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.326    19.522 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    19.854    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.361 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.361    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.475    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.714 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.680    L_reg/L_53365215_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    21.982 r  L_reg/bseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.839    22.822    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.152    22.974 r  bseg_driver/decimal_renderer/i__carry__0_i_11__2/O
                         net (fo=8, routed)           0.993    23.967    L_reg/i__carry_i_9__1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    24.293 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.826    25.120    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.244 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.019    26.263    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.124    26.387 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.387    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.937 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.051    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.364 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    28.005    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.306    28.311 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.303    28.614    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.124    28.738 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.757    29.495    L_reg/bseg_OBUF[10]_inst_i_5_1
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.124    29.619 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.822    30.440    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    30.564 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.336    31.900    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.124    32.024 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.955    34.979    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.524 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.524    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.145ns  (logic 11.357ns (34.263%)  route 21.789ns (65.737%))
  Logic Levels:           30  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT5=9 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=12, routed)          1.455     7.053    L_reg/M_sm_pbc[12]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.152     7.205 f  L_reg/L_53365215_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.547     8.753    L_reg/L_53365215_remainder0_carry_i_23__0_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.326     9.079 f  L_reg/L_53365215_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.753     9.832    L_reg/L_53365215_remainder0_carry_i_12__0_n_0
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.982 f  L_reg/L_53365215_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.802    10.784    L_reg/L_53365215_remainder0_carry_i_20__0_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I4_O)        0.354    11.138 r  L_reg/L_53365215_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.637    11.774    L_reg/L_53365215_remainder0_carry_i_10__0_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_53365215_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_53365215_remainder0_carry_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.750 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.750    bseg_driver/decimal_renderer/L_53365215_remainder0_carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.989 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry__1/O[2]
                         net (fo=2, routed)           1.146    14.135    L_reg/L_53365215_remainder0_1[10]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.301    14.436 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=10, routed)          1.670    16.105    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.152    16.257 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.821    17.078    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.352    17.430 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.810    18.240    L_reg/i__carry_i_19__0_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I0_O)        0.360    18.600 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.596    19.196    L_reg/i__carry_i_11__1_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.326    19.522 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    19.854    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.361 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.361    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.475    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.714 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.680    L_reg/L_53365215_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    21.982 r  L_reg/bseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.839    22.822    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.152    22.974 r  bseg_driver/decimal_renderer/i__carry__0_i_11__2/O
                         net (fo=8, routed)           0.993    23.967    L_reg/i__carry_i_9__1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    24.293 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.826    25.120    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.244 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.019    26.263    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.124    26.387 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.387    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.937 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.051    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.364 f  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    28.005    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.306    28.311 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.303    28.614    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.124    28.738 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.757    29.495    L_reg/bseg_OBUF[10]_inst_i_5_1
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.124    29.619 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.841    30.459    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I3_O)        0.124    30.583 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.223    31.806    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I0_O)        0.124    31.930 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.811    34.742    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.546    38.287 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.287    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.041ns  (logic 11.318ns (34.253%)  route 21.723ns (65.747%))
  Logic Levels:           30  (CARRY4=9 LUT2=2 LUT3=2 LUT4=1 LUT5=9 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.558     5.142    L_reg/clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  L_reg/D_registers_q_reg[3][12]/Q
                         net (fo=12, routed)          1.455     7.053    L_reg/M_sm_pbc[12]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.152     7.205 f  L_reg/L_53365215_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           1.547     8.753    L_reg/L_53365215_remainder0_carry_i_23__0_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.326     9.079 f  L_reg/L_53365215_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.753     9.832    L_reg/L_53365215_remainder0_carry_i_12__0_n_0
    SLICE_X47Y58         LUT3 (Prop_lut3_I0_O)        0.150     9.982 f  L_reg/L_53365215_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.802    10.784    L_reg/L_53365215_remainder0_carry_i_20__0_n_0
    SLICE_X45Y58         LUT5 (Prop_lut5_I4_O)        0.354    11.138 r  L_reg/L_53365215_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.637    11.774    L_reg/L_53365215_remainder0_carry_i_10__0_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.326    12.100 r  L_reg/L_53365215_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.100    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.633 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.633    bseg_driver/decimal_renderer/L_53365215_remainder0_carry_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.750 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.750    bseg_driver/decimal_renderer/L_53365215_remainder0_carry__0_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.989 r  bseg_driver/decimal_renderer/L_53365215_remainder0_carry__1/O[2]
                         net (fo=2, routed)           1.146    14.135    L_reg/L_53365215_remainder0_1[10]
    SLICE_X45Y61         LUT5 (Prop_lut5_I0_O)        0.301    14.436 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=10, routed)          1.670    16.105    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X43Y58         LUT5 (Prop_lut5_I4_O)        0.152    16.257 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.821    17.078    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.352    17.430 f  L_reg/i__carry_i_19__0/O
                         net (fo=2, routed)           0.810    18.240    L_reg/i__carry_i_19__0_n_0
    SLICE_X45Y60         LUT3 (Prop_lut3_I0_O)        0.360    18.600 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.596    19.196    L_reg/i__carry_i_11__1_n_0
    SLICE_X45Y59         LUT2 (Prop_lut2_I1_O)        0.326    19.522 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.332    19.854    bseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X44Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.361 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.361    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.475 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.475    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.714 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.967    21.680    L_reg/L_53365215_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.302    21.982 r  L_reg/bseg_OBUF[0]_inst_i_3/O
                         net (fo=7, routed)           0.839    22.822    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_8_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.152    22.974 r  bseg_driver/decimal_renderer/i__carry__0_i_11__2/O
                         net (fo=8, routed)           0.993    23.967    L_reg/i__carry_i_9__1_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    24.293 r  L_reg/bseg_OBUF[10]_inst_i_23/O
                         net (fo=2, routed)           0.826    25.120    L_reg/bseg_OBUF[10]_inst_i_23_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    25.244 r  L_reg/bseg_OBUF[10]_inst_i_6/O
                         net (fo=10, routed)          1.019    26.263    L_reg/bseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y57         LUT5 (Prop_lut5_I1_O)        0.124    26.387 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.387    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.937 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.937    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.051 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.051    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.364 r  bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    28.005    bseg_driver/decimal_renderer/L_53365215_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y59         LUT6 (Prop_lut6_I0_O)        0.306    28.311 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.303    28.614    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X38Y58         LUT5 (Prop_lut5_I4_O)        0.124    28.738 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.757    29.495    L_reg/bseg_OBUF[10]_inst_i_5_1
    SLICE_X42Y56         LUT5 (Prop_lut5_I3_O)        0.124    29.619 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.822    30.440    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    30.564 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.334    31.898    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X45Y50         LUT6 (Prop_lut6_I0_O)        0.124    32.022 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.655    34.676    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.507    38.183 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.183    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_53148517[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.483ns (75.986%)  route 0.469ns (24.014%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_53148517[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  forLoop_idx_0_53148517[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_53148517[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.773    forLoop_idx_0_53148517[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  forLoop_idx_0_53148517[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.870    forLoop_idx_0_53148517[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X65Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.915 r  forLoop_idx_0_53148517[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.345     2.260    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.489 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.489    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_936020284[2].cond_butt_dirs/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.476ns (74.586%)  route 0.503ns (25.414%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.592     1.536    forLoop_idx_0_936020284[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_936020284[2].cond_butt_dirs/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_936020284[2].cond_butt_dirs/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.106     1.806    forLoop_idx_0_936020284[2].cond_butt_dirs/D_ctr_q_reg[4]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  forLoop_idx_0_936020284[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.903    forLoop_idx_0_936020284[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.948 r  forLoop_idx_0_936020284[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.345     2.293    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.515 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.515    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.373ns (68.023%)  route 0.646ns (31.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y44         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDPE (Prop_fdpe_C_Q)         0.141     1.651 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.646     2.296    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.528 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.528    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_936020284[0].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.010ns  (logic 1.480ns (73.628%)  route 0.530ns (26.372%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.588     1.532    forLoop_idx_0_936020284[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  forLoop_idx_0_936020284[0].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  forLoop_idx_0_936020284[0].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.073     1.769    forLoop_idx_0_936020284[0].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  forLoop_idx_0_936020284[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.866    forLoop_idx_0_936020284[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.911 r  forLoop_idx_0_936020284[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          0.405     2.316    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.541 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.541    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_936020284[1].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.458ns (70.908%)  route 0.598ns (29.092%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    forLoop_idx_0_936020284[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y61         FDRE                                         r  forLoop_idx_0_936020284[1].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  forLoop_idx_0_936020284[1].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.751    forLoop_idx_0_936020284[1].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X59Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  forLoop_idx_0_936020284[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.848    forLoop_idx_0_936020284[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X59Y61         LUT4 (Prop_lut4_I3_O)        0.045     1.893 r  forLoop_idx_0_936020284[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.470     2.363    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.589 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.589    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_53148517[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.489ns (71.358%)  route 0.597ns (28.642%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.590     1.534    forLoop_idx_0_53148517[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  forLoop_idx_0_53148517[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  forLoop_idx_0_53148517[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.124     1.822    forLoop_idx_0_53148517[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  forLoop_idx_0_53148517[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.919    forLoop_idx_0_53148517[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.964 r  forLoop_idx_0_53148517[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=23, routed)          0.421     2.385    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.620 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.620    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_936020284[3].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.409ns (66.710%)  route 0.703ns (33.290%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.593     1.537    forLoop_idx_0_936020284[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_936020284[3].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_936020284[3].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.219     1.897    forLoop_idx_0_936020284[3].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X61Y56         LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  forLoop_idx_0_936020284[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.484     2.426    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.649 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.649    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.355ns (60.101%)  route 0.900ns (39.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X41Y43         FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           0.900     2.547    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.761 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.761    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.350ns (59.003%)  route 0.938ns (40.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.938     2.584    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.793 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.793    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.367ns (58.365%)  route 0.975ns (41.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.564     1.508    sm/clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  sm/D_debug_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sm/D_debug_dff_q_reg[6]/Q
                         net (fo=1, routed)           0.975     2.624    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.850 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.850    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_936020284[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 1.502ns (29.725%)  route 3.552ns (70.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.552     5.054    forLoop_idx_0_936020284[0].cond_butt_dirs/sync/D[0]
    SLICE_X59Y62         FDRE                                         r  forLoop_idx_0_936020284[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.504     4.908    forLoop_idx_0_936020284[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  forLoop_idx_0_936020284[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_936020284[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.028ns  (logic 1.500ns (29.831%)  route 3.528ns (70.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.528     5.028    forLoop_idx_0_936020284[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y62         FDRE                                         r  forLoop_idx_0_936020284[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.504     4.908    forLoop_idx_0_936020284[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y62         FDRE                                         r  forLoop_idx_0_936020284[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_936020284[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.789ns  (logic 1.490ns (31.107%)  route 3.299ns (68.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.299     4.789    forLoop_idx_0_936020284[2].cond_butt_dirs/sync/D[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_936020284[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.507     4.911    forLoop_idx_0_936020284[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_936020284[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_936020284[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.640ns  (logic 1.488ns (32.062%)  route 3.152ns (67.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.152     4.640    forLoop_idx_0_936020284[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y51         FDRE                                         r  forLoop_idx_0_936020284[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    forLoop_idx_0_936020284[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  forLoop_idx_0_936020284[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 1.496ns (34.338%)  route 2.860ns (65.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.860     4.355    reset_cond/AS[0]
    SLICE_X51Y44         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y44         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 1.496ns (34.338%)  route 2.860ns (65.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.860     4.355    reset_cond/AS[0]
    SLICE_X51Y44         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y44         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 1.496ns (34.338%)  route 2.860ns (65.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.860     4.355    reset_cond/AS[0]
    SLICE_X51Y44         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y44         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.355ns  (logic 1.496ns (34.338%)  route 2.860ns (65.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.860     4.355    reset_cond/AS[0]
    SLICE_X51Y44         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y44         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.330ns  (logic 1.496ns (34.540%)  route 2.834ns (65.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.834     4.330    reset_cond/AS[0]
    SLICE_X55Y44         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.452     4.857    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y44         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.707ns  (logic 1.493ns (40.291%)  route 2.213ns (59.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.213     3.707    cond_butt_next_play/sync/D[0]
    SLICE_X60Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_53148517[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.236ns (40.633%)  route 0.345ns (59.367%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.345     0.581    forLoop_idx_0_53148517[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_53148517[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.855     2.045    forLoop_idx_0_53148517[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  forLoop_idx_0_53148517[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_53148517[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.230ns (33.184%)  route 0.463ns (66.816%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.463     0.693    forLoop_idx_0_53148517[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_53148517[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.053    forLoop_idx_0_53148517[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_53148517[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.261ns (22.028%)  route 0.924ns (77.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.924     1.185    cond_butt_next_play/sync/D[0]
    SLICE_X60Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.449ns  (logic 0.263ns (18.159%)  route 1.186ns (81.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.186     1.449    reset_cond/AS[0]
    SLICE_X55Y44         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X55Y44         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.263ns (18.016%)  route 1.198ns (81.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.198     1.461    reset_cond/AS[0]
    SLICE_X51Y44         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y44         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.263ns (18.016%)  route 1.198ns (81.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.198     1.461    reset_cond/AS[0]
    SLICE_X51Y44         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y44         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.263ns (18.016%)  route 1.198ns (81.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.198     1.461    reset_cond/AS[0]
    SLICE_X51Y44         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y44         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.263ns (18.016%)  route 1.198ns (81.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.198     1.461    reset_cond/AS[0]
    SLICE_X51Y44         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y44         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_936020284[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.255ns (14.594%)  route 1.494ns (85.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.494     1.749    forLoop_idx_0_936020284[3].cond_butt_dirs/sync/D[0]
    SLICE_X60Y51         FDRE                                         r  forLoop_idx_0_936020284[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.863     2.052    forLoop_idx_0_936020284[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  forLoop_idx_0_936020284[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_936020284[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.257ns (14.614%)  route 1.504ns (85.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.504     1.762    forLoop_idx_0_936020284[2].cond_butt_dirs/sync/D[0]
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_936020284[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=578, routed)         0.861     2.051    forLoop_idx_0_936020284[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  forLoop_idx_0_936020284[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





