set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {binary_uni.vo binary_uni_v.sdo}}
}
