// Seed: 649503308
module module_2 (
    output wire id_0,
    output supply0 id_1,
    output wire id_2,
    output tri1 id_3,
    input wor id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input wire id_8,
    input tri id_9,
    input tri id_10,
    output uwire id_11,
    output tri1 id_12,
    input tri id_13,
    output tri module_0
);
  assign id_2 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output tri id_5
);
  assign id_5 = id_3;
  assign id_5 = 1;
  module_0(
      id_4, id_5, id_5, id_5, id_0, id_5, id_3, id_3, id_2, id_1, id_3, id_5, id_5, id_3, id_4
  );
  wire id_7;
endmodule
