{
    "0": "-    s32 smin_val = src_reg->smin_value;\n-    u32 umin_val = src_reg->umin_value;\n\n+    s32 smin_val = src_reg->s32_min_value;\n+    u32 umin_val = src_reg->u32_min_value;\n\n",
    "1": "-        dst_reg->s32_min_value = dst_reg->umin_value;\n-        dst_reg->s32_max_value = dst_reg->umax_value;\n\n+        dst_reg->s32_min_value = dst_reg->u32_min_value;\n+        dst_reg->s32_max_value = dst_reg->u32_max_value;\n\n",
    "2": "-    s32 smin_val = src_reg->s32_min_value;\n-    u32 umin_val = src_reg->u32_min_value;\n\n+    s32 smin_val = src_reg->smin_value;\n+    u32 umin_val = src_reg->umin_value;\n\n",
    "3": "-        dst_reg->s32_min_value = dst_reg->u32_min_value;\n-        dst_reg->s32_max_value = dst_reg->u32_max_value;\n\n+        dst_reg->s32_min_value = dst_reg->umin_value;\n+        dst_reg->s32_max_value = dst_reg->umax_value;\n\n"
}