Source Block: hdl/library/common/up_axi.v@89:99@HdlIdDef
  reg             up_rsel = 'd0;
  reg     [ 4:0]  up_rcount = 'd0;

  // internal signals

  wire            up_wack_s;
  wire            up_rack_s;
  wire    [31:0]  up_rdata_s;

  // write channel interface


Diff Content:
- 94   wire            up_wack_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_axi.v@90:100
  reg     [ 4:0]  up_rcount = 'd0;

  // internal signals

  wire            up_wack_s;
  wire            up_rack_s;
  wire    [31:0]  up_rdata_s;

  // write channel interface

  assign up_axi_bresp = 2'd0;

