Drill report for D:\github\HSP2\test.kicad_pcb
Created on 06.09.2017 08:45:52

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'test.drl' contains
    plated through holes:
    =============================================================
    T1  0,15mm  0,006"  (275 holes)
    T2  0,30mm  0,012"  (38 holes)
    T3  0,70mm  0,028"  (16 holes)
    T4  0,80mm  0,031"  (6 holes)
    T5  1,50mm  0,059"  (1 hole)
    T6  1,90mm  0,075"  (8 holes)

    Total plated holes count 344


Drill file 'test-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  1,50mm  0,059"  (1 hole)
    T2  2,00mm  0,079"  (1 hole)
    T3  2,70mm  0,106"  (4 holes)

    Total unplated holes count 6
