The first floor contains a jgbr-compatible microchip and a zsyt generator.
The second floor contains a jgbr generator and a zsyt-compatible microchip.
The third floor contains nothing relevant.
The fourth floor contains a zolt generator, a zolt-compatible microchip, a zhwo generator, and a zhwo-compatible microchip.
