$date
	Fri Nov  4 14:55:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 5 # X [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 #
b1010 "
b101 !
$end
#2001
b1001 "
b10101 #
b1100 !
#4001
b101 "
b1100 #
b111 !
#6001
b11 "
b10000 #
b1101 !
#8001
b10001 #
b100 "
#10001
b1010 "
b1110 #
b100 !
#12001
b111 "
b111 #
b0 !
#14001
b100 "
b1001 #
b101 !
#16001
b1010 "
b1100 #
b10 !
#18001
b111 "
b10000 #
b1001 !
#20001
b1 "
b10000 #
b1111 !
#22002
