<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_FF_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab1_topLvl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab1_topLvl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab1_topLvl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab1_topLvl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab1_topLvl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab1_topLvl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab1_topLvl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab1_topLvl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab1_topLvl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab1_topLvl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab1_topLvl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab1_topLvl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab1_topLvl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab1_topLvl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab1_topLvl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab1_topLvl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab1_topLvl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab1_topLvl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab1_topLvl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab1_topLvl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab1_topLvl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab1_topLvl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab1_topLvl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab1_topLvl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab1_topLvl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab1_topLvl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab1_topLvl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab1_topLvl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab1_topLvl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab1_topLvl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab1_topLvl_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab1_topLvl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab1_topLvl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab1_topLvl_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab1_topLvl_tb_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab1_topLvl_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab1_topLvl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab1_topLvl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_div_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab1_toplvl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab1_toplvl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab1_toplvl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_4to1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_shot_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_reg4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_reg4_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_reg4_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="shift_reg4_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shift_reg4_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1518068426" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1518068426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518490705" xil_pn:in_ck="-1777020469976494598" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1518490705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_FF.v"/>
      <outfile xil_pn:name="Lab1_topLvl.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="mux_4to1.v"/>
      <outfile xil_pn:name="one_shot.v"/>
      <outfile xil_pn:name="shift_reg4.v"/>
      <outfile xil_pn:name="shift_reg4_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1518490705" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2220012795093750725" xil_pn:start_ts="1518490705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518490705" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1722969050211539239" xil_pn:start_ts="1518490705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518065439" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8756193540583756332" xil_pn:start_ts="1518065439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518490705" xil_pn:in_ck="-1777020469976494598" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1518490705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_FF.v"/>
      <outfile xil_pn:name="Lab1_topLvl.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="mux_4to1.v"/>
      <outfile xil_pn:name="one_shot.v"/>
      <outfile xil_pn:name="shift_reg4.v"/>
      <outfile xil_pn:name="shift_reg4_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1518490709" xil_pn:in_ck="-1777020469976494598" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4602444070181189" xil_pn:start_ts="1518490705">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_reg4_tb_beh.prj"/>
      <outfile xil_pn:name="shift_reg4_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1518490709" xil_pn:in_ck="1662466447634435635" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6363436748374146856" xil_pn:start_ts="1518490709">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="shift_reg4_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1518305949" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1518305949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518305949" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4232875080314427563" xil_pn:start_ts="1518305949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518305949" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7544478219760689347" xil_pn:start_ts="1518305949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518305949" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1518305949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518305949" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8601804279366706633" xil_pn:start_ts="1518305949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518305949" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1518305949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518305949" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1241487356645858695" xil_pn:start_ts="1518305949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518563398" xil_pn:in_ck="6342728060464536882" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3423732601334390234" xil_pn:start_ts="1518563385">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab1_topLvl.lso"/>
      <outfile xil_pn:name="Lab1_topLvl.ngc"/>
      <outfile xil_pn:name="Lab1_topLvl.ngr"/>
      <outfile xil_pn:name="Lab1_topLvl.prj"/>
      <outfile xil_pn:name="Lab1_topLvl.stx"/>
      <outfile xil_pn:name="Lab1_topLvl.syr"/>
      <outfile xil_pn:name="Lab1_topLvl.xst"/>
      <outfile xil_pn:name="Lab1_topLvl_stx_beh.prj"/>
      <outfile xil_pn:name="Lab1_topLvl_tb_beh.prj"/>
      <outfile xil_pn:name="Lab1_topLvl_tb_stx_beh.prj"/>
      <outfile xil_pn:name="Lab1_topLvl_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1518305969" xil_pn:in_ck="-6359448266500970388" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5866161297651948958" xil_pn:start_ts="1518305969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1518563408" xil_pn:in_ck="-4418438171965721902" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4939906085481133838" xil_pn:start_ts="1518563398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab1_topLvl.bld"/>
      <outfile xil_pn:name="Lab1_topLvl.ngd"/>
      <outfile xil_pn:name="Lab1_topLvl_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1518563443" xil_pn:in_ck="1055565211121621171" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1518563408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab1_topLvl.pcf"/>
      <outfile xil_pn:name="Lab1_topLvl_map.map"/>
      <outfile xil_pn:name="Lab1_topLvl_map.mrp"/>
      <outfile xil_pn:name="Lab1_topLvl_map.ncd"/>
      <outfile xil_pn:name="Lab1_topLvl_map.ngm"/>
      <outfile xil_pn:name="Lab1_topLvl_map.xrpt"/>
      <outfile xil_pn:name="Lab1_topLvl_summary.xml"/>
      <outfile xil_pn:name="Lab1_topLvl_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1518563483" xil_pn:in_ck="-4082296039428895060" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1518563443">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab1_topLvl.ncd"/>
      <outfile xil_pn:name="Lab1_topLvl.pad"/>
      <outfile xil_pn:name="Lab1_topLvl.par"/>
      <outfile xil_pn:name="Lab1_topLvl.ptwx"/>
      <outfile xil_pn:name="Lab1_topLvl.unroutes"/>
      <outfile xil_pn:name="Lab1_topLvl.xpi"/>
      <outfile xil_pn:name="Lab1_topLvl_pad.csv"/>
      <outfile xil_pn:name="Lab1_topLvl_pad.txt"/>
      <outfile xil_pn:name="Lab1_topLvl_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1518563519" xil_pn:in_ck="-6359448266500978013" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1518563483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab1_topLvl.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab1_toplvl.bgn"/>
      <outfile xil_pn:name="lab1_toplvl.bit"/>
      <outfile xil_pn:name="lab1_toplvl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1518563483" xil_pn:in_ck="-2089862481735151441" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1518563466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab1_topLvl.twr"/>
      <outfile xil_pn:name="Lab1_topLvl.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
