Generating HDL for page 13.50.01.1 E CH PERCENT+COML AT I-O LATC-ACC at 7/29/2020 12:32:29 PM
Old test bench file ALD_13_50_01_1_E_CH_PERCENT_COML_AT_I_O_LATC_ACC_tb.vhdl 148 lines preserved and 32 declaration lines preserved
Found combinatorial loop (need D FF) at output of gate at 3C
Found combinatorial loop (need D FF) at output of gate at 2C
Found combinatorial loop (need D FF) at output of gate at 3H
Found combinatorial loop (need D FF) at output of gate at 2H
Removed 2 outputs from Gate at 2B to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 1D to ignored block(s) or identical signal names
Removed 16 outputs from Gate at 1E to ignored block(s) or identical signal names
Removed 3 outputs from Gate at 1I to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_G
	and inputs of PS_B_CH_8_BIT,PS_B_CH_NOT_2_BIT,PS_I_CYCLE_1
	and logic function of NAND
Generating Statement for block at 4A with output pin(s) of OUT_4A_B, OUT_4A_B, OUT_4A_B, OUT_4A_B
	and inputs of OUT_DOT_5A
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_G
	and inputs of PS_B_CH_4_BIT,PS_B_CH_NOT_1_BIT,PS_I_RING_3_TIME
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_C, OUT_2B_C, OUT_2B_C
	and inputs of OUT_2C_P
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_1B_D
	and inputs of OUT_2B_C
	and logic function of NOT
Generating Statement for block at 5C with output pin(s) of OUT_5C_C
	and inputs of PS_ANY_M_OR_L_OR_U_OP,PS_LOGIC_GATE_E_1,PS_B_CH_NOT_WM_BIT
	and logic function of NAND
Generating Statement for block at 3C with *latched* output pin(s) of OUT_3C_NoPin_Latch, OUT_3C_NoPin_Latch
	and inputs of OUT_2C_P,MS_PROGRAM_RESET_2,OUT_DOT_5G
	and logic function of NAND
Generating Statement for block at 2C with *latched* output pin(s) of OUT_2C_P_Latch, OUT_2C_P_Latch
	and inputs of OUT_3C_NoPin,OUT_3D_E,OUT_DOT_3E
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_B
	and inputs of MS_I_O_LOZENGE_LATCH
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_E
	and inputs of OUT_4A_B,PS_B_CH_A_BIT,PS_B_CH_NOT_B_BIT
	and logic function of NAND
Generating Statement for block at 1D with output pin(s) of OUT_1D_B
	and inputs of OUT_3C_NoPin
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_G
	and inputs of OUT_4A_B,PS_1401_MODE
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_H, OUT_1E_H
	and inputs of OUT_2B_C,OUT_1F_F
	and logic function of Special
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of PS_B_CH_NOT_B_BIT,PS_B_CH_NOT_A_BIT
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_F
	and inputs of OUT_2G_C
	and logic function of NOT
Generating Statement for block at 5G with output pin(s) of OUT_5G_B
	and inputs of PS_I_RING_OP_TIME
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_K
	and inputs of MS_1401_MODE
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_C, OUT_2G_C, OUT_2G_C
	and inputs of OUT_2H_P
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_D
	and inputs of PS_LOGIC_GATE_E_1
	and logic function of NOT
Generating Statement for block at 3H with *latched* output pin(s) of OUT_3H_NoPin_Latch, OUT_3H_NoPin_Latch
	and inputs of OUT_2H_P,OUT_DOT_5G,MS_PROGRAM_RESET_2
	and logic function of NAND
Generating Statement for block at 2H with *latched* output pin(s) of OUT_2H_P_Latch, OUT_2H_P_Latch
	and inputs of OUT_3H_NoPin,OUT_DOT_3H
	and logic function of NAND
Generating Statement for block at 1H with output pin(s) of OUT_1H_R
	and inputs of OUT_1E_H
	and logic function of NOT
Generating Statement for block at 5I with output pin(s) of OUT_5I_R
	and inputs of MS_I_O_ASTERISK_LATCH
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_D
	and inputs of OUT_2G_C
	and logic function of NOT
Generating Statement for block at 3I with output pin(s) of OUT_3I_D
	and inputs of OUT_4A_B,PS_B_CH_NOT_B_BIT,PS_B_CH_NOT_A_BIT
	and logic function of NAND
Generating Statement for block at 1I with output pin(s) of OUT_1I_B
	and inputs of OUT_3H_NoPin
	and logic function of NOT
Generating Statement for block at 5A with output pin(s) of OUT_DOT_5A
	and inputs of OUT_5A_G,OUT_5B_G,OUT_5C_C
	and logic function of OR
Generating Statement for block at 1B with output pin(s) of OUT_DOT_1B
	and inputs of OUT_1B_D,OUT_1C_B
	and logic function of OR
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E
	and inputs of OUT_3E_G,OUT_3F_C
	and logic function of OR
Generating Statement for block at 5G with output pin(s) of OUT_DOT_5G, OUT_DOT_5G, OUT_DOT_5G
	and inputs of OUT_5G_B,OUT_5H_D
	and logic function of OR
Generating Statement for block at 3H with output pin(s) of OUT_DOT_3H
	and inputs of OUT_3G_K,OUT_3I_D
	and logic function of OR
Generating Statement for block at 4I with output pin(s) of OUT_DOT_4I
	and inputs of OUT_5I_R,OUT_4I_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_SET_I_O_CH_SEL_REG
	from gate output OUT_4A_B
Generating output sheet edge signal assignment to 
	signal MS_I_O_PERCENT_LATCH
	from gate output OUT_2B_C
Generating output sheet edge signal assignment to 
	signal PS_I_O_PERCENT_LATCH
	from gate output OUT_1D_B
Generating output sheet edge signal assignment to 
	signal PS_PERCENT_OR_COML_AT
	from gate output OUT_1E_H
Generating output sheet edge signal assignment to 
	signal MS_I_O_COML_AT_LATCH
	from gate output OUT_2G_C
Generating output sheet edge signal assignment to 
	signal MS_PERCENT_OR_COML_AT
	from gate output OUT_1H_R
Generating output sheet edge signal assignment to 
	signal PS_I_O_COML_AT_LATCH
	from gate output OUT_1I_B
Generating output sheet edge signal assignment to 
	signal PS_I_O_PERCENT_OR_LOZENGE
	from gate output OUT_DOT_1B
Generating output sheet edge signal assignment to 
	signal MS_RESET_I_O_CH_SEL_REG
	from gate output OUT_DOT_5G
Generating output sheet edge signal assignment to 
	signal PS_COML_AT_OR_ASTERISK
	from gate output OUT_DOT_4I
Generating D Flip Flop for block at 3C
Generating D Flip Flop for block at 2C
Generating D Flip Flop for block at 3H
Generating D Flip Flop for block at 2H
