Netlist file: wide_inv.net   Architecture file: vpr_6_10_16_16_160_x5_y5.xml
Array size: 5 x 5 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
out:top^d_out~10	0	1	1	#0
out:top^d_out~7	0	5	1	#1
out:top^d_out~6	2	6	4	#2
out:top^d_out~23	6	2	3	#3
out:top^d_out~3	2	6	1	#4
out:top^d_out~19	0	1	3	#5
out:top^d_out~9	0	4	6	#6
out:top^d_out~26	6	1	7	#7
out:top^d_out~13	2	0	2	#8
out:top^d_out~5	0	4	1	#9
out:top^d_out~27	6	2	4	#10
out:top^d_out~30	6	4	5	#11
out:top^d_out~12	0	1	7	#12
out:top^d_out~24	6	1	5	#13
out:top^d_out~0	0	5	4	#14
out:top^d_out~18	0	2	2	#15
out:top^d_out~16	0	1	2	#16
out:top^d_out~4	0	5	3	#17
out:top^d_out~28	6	1	2	#18
out:top^d_out~17	2	0	5	#19
out:top^d_out~22	4	0	5	#20
out:top^d_out~21	6	1	6	#21
out:top^d_out~14	0	2	1	#22
out:top^d_out~25	6	1	0	#23
out:top^d_out~2	0	5	5	#24
out:top^d_out~29	6	1	4	#25
out:top^d_out~15	0	1	5	#26
out:top^d_out~8	0	5	2	#27
out:top^d_out~20	6	1	1	#28
out:top^d_out~1	0	5	0	#29
out:top^d_out~11	0	1	6	#30
out:top^d_out~31	6	4	2	#31
top^d_out~2	1	5	0	#32
top^d_out~10	1	1	0	#33
top^d_out~26	5	1	0	#34
top^d_out~31	5	4	0	#35
top^d_in~30	6	4	3	#36
top^d_in~29	5	0	3	#37
top^d_in~14	1	0	3	#38
top^d_in~28	6	2	1	#39
top^d_in~27	5	0	0	#40
top^d_in~13	1	0	5	#41
top^d_in~6	1	6	6	#42
top^d_in~26	5	0	5	#43
top^d_in~25	5	0	7	#44
top^d_in~12	1	0	2	#45
top^d_in~24	5	0	4	#46
top^d_in~23	5	0	1	#47
top^d_in~11	1	0	0	#48
top^d_in~5	0	5	6	#49
top^d_in~2	1	6	4	#50
top^d_in~22	5	0	2	#51
top^d_in~21	6	1	3	#52
top^d_in~10	1	0	1	#53
top^d_in~20	5	0	6	#54
top^d_in~19	0	1	0	#55
top^d_in~9	1	6	1	#56
top^d_in~4	1	6	3	#57
top^d_in~18	1	0	6	#58
top^d_in~17	1	0	7	#59
top^d_in~8	1	6	5	#60
top^d_in~16	1	0	4	#61
top^d_in~31	6	4	4	#62
top^d_in~15	0	1	4	#63
top^d_in~7	0	5	7	#64
top^d_in~3	1	6	2	#65
top^d_in~1	1	6	7	#66
top^d_in~0	1	6	0	#67
