@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_O-2018.09-SP2-2
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[hb]
postSimFile = /tmp/.X11-unix/AHB_SRAM/sim/AHB_SRAM.fsdb
syncTime = 327860
viewport = 86 34 1834 1009 0 0 345 1832
activeNode = "AHB_SRAM_tb.sram_instance.uut.b3.s1"
activeScope = "AHB_SRAM_tb.sram_instance.uut.b3.s1"
activeFile = "./../rtl/sram_8_8192_scn4m_subm.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 38
baMode = True
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
amsAnnot = True
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "AHB_SRAM_tb.sram_instance.uut.b3.s1"
multipleSelection = 1 5 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-sv" "-f" "AHB_SRAM.f" 
invokeDir = /tmp/.X11-unix/AHB_SRAM/sim
[hb.sourceTab.1]
scope = AHB_SRAM_tb.sram_instance.uut.b3.s1
File = /tmp/.X11-unix/AHB_SRAM/rtl/sram_8_8192_scn4m_subm.v
Line = 39
[nMemoryManager]
WaveformFile = /tmp/.X11-unix/AHB_SRAM/sim/AHB_SRAM.fsdb
UserActionNum = 0
nMemWindowNum = 0
