{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646997282621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646997282621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 12:14:42 2022 " "Processing started: Fri Mar 11 12:14:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646997282621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646997282621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off E2 -c E2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off E2 -c E2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646997282621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646997283181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646997283181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646997291993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646997291993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646997291993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646997291993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file dp_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP_MOD " "Found entity 1: DP_MOD" {  } { { "DP_MOD.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646997292003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646997292003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 2 2 " "Found 2 design units, including 2 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_test " "Found entity 1: DDS_test" {  } { { "DDS.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646997292003 ""} { "Info" "ISGN_ENTITY_NAME" "2 rom_mem " "Found entity 2: rom_mem" {  } { { "DDS.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DDS.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646997292003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646997292003 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_data_reg2 DP_MOD.v(67) " "Verilog HDL Implicit Net warning at DP_MOD.v(67): created implicit net for \"i_data_reg2\"" {  } { { "DP_MOD.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646997292003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DP_MOD " "Elaborating entity \"DP_MOD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646997292054 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult1_out_trunc DP_MOD.v(29) " "Verilog HDL or VHDL warning at DP_MOD.v(29): object \"mult1_out_trunc\" assigned a value but never read" {  } { { "DP_MOD.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646997292062 "|DP_MOD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 DP_MOD.v(40) " "Verilog HDL assignment warning at DP_MOD.v(40): truncated value with size 25 to match size of target (24)" {  } { { "DP_MOD.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646997292062 "|DP_MOD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DP_MOD.v(83) " "Verilog HDL assignment warning at DP_MOD.v(83): truncated value with size 32 to match size of target (16)" {  } { { "DP_MOD.v" "" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646997292062 "|DP_MOD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:m1 " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:m1\"" {  } { { "DP_MOD.v" "m1" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646997292064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r1 " "Elaborating entity \"register\" for hierarchy \"register:r1\"" {  } { { "DP_MOD.v" "r1" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646997292064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r2 " "Elaborating entity \"register\" for hierarchy \"register:r2\"" {  } { { "DP_MOD.v" "r2" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646997292064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r9 " "Elaborating entity \"register\" for hierarchy \"register:r9\"" {  } { { "DP_MOD.v" "r9" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646997292072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r4 " "Elaborating entity \"register\" for hierarchy \"register:r4\"" {  } { { "DP_MOD.v" "r4" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646997292095 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "D1 DDS " "Node instance \"D1\" instantiates undefined entity \"DDS\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DP_MOD.v" "D1" { Text "C:/Users/damares/Documents/PSEFPGA/E2_Quartus/DP_MOD.v" 60 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646997292103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646997292159 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 11 12:14:52 2022 " "Processing ended: Fri Mar 11 12:14:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646997292159 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646997292159 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646997292159 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646997292159 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646997292746 ""}
