{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511284826597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511284826603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 12:20:26 2017 " "Processing started: Tue Nov 21 12:20:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511284826603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1511284826603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1511284826603 ""}
{ "Info" "ISTA_SDC_FOUND" "Timing.sdc " "Reading SDC File: 'Timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1511284827384 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 30 -duty_cycle 50.00 -name \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827389 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1511284827389 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827394 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1511284827394 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1511284827399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1511284827399 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[1\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[2\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[3\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[4\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[5\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[6\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827400 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000 " "Clock: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] with master clock period: 100.000 found on PLL node: PLL_inst\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[7\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1511284827400 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Assistant" 0 -1 1511284827400 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0 " "Node  \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL_O_VCOPH0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 689 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 3364 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827561 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1511284827561 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 25 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 25 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 385 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 3387 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~16 " "Node  \"InstMemory:instMem\|data~16\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Alu:alu\|out\[0\]~8 " "Node  \"Alu:alu\|out\[0\]~8\"" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1413 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|alu_in2_mux~2 " "Node  \"Decoder:decoder\|alu_in2_mux~2\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Register:pc\|dataOut\[12\] " "Node  \"PcApparatus:pcApparatus\|Register:pc\|dataOut\[12\]\"" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~11 " "Node  \"InstMemory:instMem\|data~11\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Register:pc\|dataOut\[30\]~1 " "Node  \"PcApparatus:pcApparatus\|Register:pc\|dataOut\[30\]~1\"" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1426 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|Mux63~2 " "Node  \"Regfile:regfile\|Mux63~2\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|Mux47~1 " "Node  \"Regfile:regfile\|Mux47~1\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1049 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|Equal22~0 " "Node  \"Decoder:decoder\|Equal22~0\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~25 " "Node  \"InstMemory:instMem\|data~25\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1587 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~17 " "Node  \"InstMemory:instMem\|data~17\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Alu:alu\|Equal0~0 " "Node  \"Alu:alu\|Equal0~0\"" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1418 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Register:pc\|dataOut\[3\] " "Node  \"PcApparatus:pcApparatus\|Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|Equal6~0 " "Node  \"Decoder:decoder\|Equal6~0\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|regno1\[0\]~2 " "Node  \"Decoder:decoder\|regno1\[0\]~2\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1226 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Register:pc\|dataOut\[3\]~DUPLICATE " "Node  \"PcApparatus:pcApparatus\|Register:pc\|dataOut\[3\]~DUPLICATE\"" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 3785 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|data\[8\]\[4\]~4 " "Node  \"Regfile:regfile\|data\[8\]\[4\]~4\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1585 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|data\[9\]\[19\]~5 " "Node  \"Regfile:regfile\|data\[9\]\[19\]~5\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1586 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|regno2\[0\]~1 " "Node  \"Decoder:decoder\|regno2\[0\]~1\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1037 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|data\[0\]\[4\]~3 " "Node  \"Regfile:regfile\|data\[0\]\[4\]~3\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1584 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|data\[1\]\[17\]~2 " "Node  \"Regfile:regfile\|data\[1\]\[17\]~2\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|regno1\[1\]~1 " "Node  \"Decoder:decoder\|regno1\[1\]~1\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " UiController:uiController\|hexValue\[12\]~0 " "Node  \"UiController:uiController\|hexValue\[12\]~0\"" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1203 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|pcIn\[6\]~0 " "Node  \"PcApparatus:pcApparatus\|pcIn\[6\]~0\"" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1439 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827562 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1511284827562 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"PLL:PLL_inst\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "d:/altera/quartus/libraries/megafunctions/altera_pll.v" 385 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 3387 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|Equal22~0 " "Node  \"Decoder:decoder\|Equal22~0\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1031 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~25 " "Node  \"InstMemory:instMem\|data~25\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1587 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~16 " "Node  \"InstMemory:instMem\|data~16\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1221 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Register:pc\|dataOut\[3\] " "Node  \"PcApparatus:pcApparatus\|Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 545 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Register:pc\|dataOut\[3\]~DUPLICATE " "Node  \"PcApparatus:pcApparatus\|Register:pc\|dataOut\[3\]~DUPLICATE\"" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 3785 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|alu_in2_mux~2 " "Node  \"Decoder:decoder\|alu_in2_mux~2\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|Mux47~1 " "Node  \"Regfile:regfile\|Mux47~1\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1049 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " UiController:uiController\|hexValue\[12\]~0 " "Node  \"UiController:uiController\|hexValue\[12\]~0\"" {  } { { "UiController.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/UiController.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1203 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|data\[8\]\[4\]~4 " "Node  \"Regfile:regfile\|data\[8\]\[4\]~4\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1585 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~11 " "Node  \"InstMemory:instMem\|data~11\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1043 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|data\[1\]\[17\]~2 " "Node  \"Regfile:regfile\|data\[1\]\[17\]~2\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1438 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~17 " "Node  \"InstMemory:instMem\|data~17\"" {  } { { "InstMemory.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1225 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Alu:alu\|Equal0~0 " "Node  \"Alu:alu\|Equal0~0\"" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1418 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|regno1\[0\]~2 " "Node  \"Decoder:decoder\|regno1\[0\]~2\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1226 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|data\[9\]\[19\]~5 " "Node  \"Regfile:regfile\|data\[9\]\[19\]~5\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1586 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|data\[0\]\[4\]~3 " "Node  \"Regfile:regfile\|data\[0\]\[4\]~3\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1584 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|regno1\[1\]~1 " "Node  \"Decoder:decoder\|regno1\[1\]~1\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1224 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Regfile:regfile\|Mux63~2 " "Node  \"Regfile:regfile\|Mux63~2\"" {  } { { "Regfile.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Regfile.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|Equal6~0 " "Node  \"Decoder:decoder\|Equal6~0\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|regno2\[0\]~1 " "Node  \"Decoder:decoder\|regno2\[0\]~1\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1037 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Register:pc\|dataOut\[12\] " "Node  \"PcApparatus:pcApparatus\|Register:pc\|dataOut\[12\]\"" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|pcIn\[6\]~0 " "Node  \"PcApparatus:pcApparatus\|pcIn\[6\]~0\"" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1439 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Register:pc\|dataOut\[30\]~1 " "Node  \"PcApparatus:pcApparatus\|Register:pc\|dataOut\[30\]~1\"" {  } { { "Register.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Register.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1426 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Alu:alu\|out\[0\]~8 " "Node  \"Alu:alu\|out\[0\]~8\"" {  } { { "Alu.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Alu.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1413 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " PcApparatus:pcApparatus\|Equal1~0 " "Node  \"PcApparatus:pcApparatus\|Equal1~0\"" {  } { { "PcApparatus.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/PcApparatus.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1444 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Add1~1 " "Node  \"Add1~1\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1053 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|alu_func~1 " "Node  \"Decoder:decoder\|alu_func~1\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1216 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Add1~5 " "Node  \"Add1~5\"" {  } { { "Project2.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/Project2.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1057 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_NODES_INFO" " Decoder:decoder\|Equal23~0 " "Node  \"Decoder:decoder\|Equal23~0\"" {  } { { "SCProc-Controller.v" "" { Text "C:/Users/Brian/dev/proc-design/project2/modelsim/SCProc-Controller.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Brian/dev/proc-design/project2/modelsim/" { { 0 { 0 ""} 0 1432 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511284827565 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1511284827565 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1511284827565 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "75 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 75 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1511284827567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511284827643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 12:20:27 2017 " "Processing ended: Tue Nov 21 12:20:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511284827643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511284827643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511284827643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1511284827643 ""}
