// Seed: 1580516140
module module_0 (
    id_1,
    id_2,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  assign module_1.id_1 = 0;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_12;
  localparam id_13 = 1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd23,
    parameter id_1 = 32'd24
) (
    output tri1 _id_0,
    output tri  _id_1
);
  logic [(  id_1  ) : id_1] id_3[id_0 : -1];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
