0.6
2019.1
May 24 2019
15:06:07
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v,1529270400,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v,,auxdec,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/control_unit/controlunit.v,1532850306,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v,1529270354,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v,,maindec,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/adder.v,1529278294,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/alu.v,1529278532,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/datapath.v,1532850274,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v,1529270952,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v,,dreg,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v,1529278340,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v,,mux2,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/regfile.v,1532850504,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v,,regfile,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/signext.v,1529278266,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/testbench/tb_mips_top.v,,signext,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/memory/dmem.v,1529288462,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/memory/imem.v,1529289436,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/control_unit/maindec.v,,imem,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/mips/mips.v,1532850512,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/mips/mips_top.v,,mips,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/mips/mips_top.v,1529293202,verilog,,G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/datapath/mux2.v,,mips_top,,,,,,,,
G:/HarishMarepalli/200/Assignment5/Assignment5_processor_design_1/single_cycle_mips_source_initial/testbench/tb_mips_top.v,1532850596,verilog,,,,tb_mips_top,,,,,,,,
G:/HarishMarepalli/200/Vivado_projects/Assignment5_processor_design_1/Assignment5_processor_design_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
