library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Divider is
port(clk,clear:in std_logic;
	  divisor,dividend : in std_logic_vector(7 downto 0);
	  remainder: buffer std_logic_vector(16 downto 0) 
);
end Divider;
architecture logicfunc of Divider is
	siginal w:std_logic;
begin

end logicfunc;