{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750783151238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750783151239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 10:39:11 2025 " "Processing started: Tue Jun 24 10:39:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750783151239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783151239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783151239 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750783151795 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750783151795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_vid.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_vid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_vid " "Found entity 1: ram_vid" {  } { { "ram_vid.v" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ram_vid.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_proyecto2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_proyecto2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_Proyecto2 " "Found entity 1: test_Proyecto2" {  } { { "test_Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/test_Proyecto2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_N " "Found entity 1: sum_N" {  } { { "sum_N.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/sum_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file readmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readMUX " "Found entity 1: readMUX" {  } { { "readMUX.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/readMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_gen " "Found entity 1: random_gen" {  } { { "random_gen.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/random_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto2.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto2 " "Found entity 1: Proyecto2" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadorarmv4.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadorarmv4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorARMv4 " "Found entity 1: ProcesadorARMv4" {  } { { "ProcesadorARMv4.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/PCLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor " "Found entity 1: nBitsSubstractor" {  } { { "nBitsSubstractor.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/nBitsSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/MainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/fullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/division.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ConditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/color_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/color_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_decoder " "Found entity 1: color_decoder" {  } { { "VGA/color_decoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/color_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_sync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_sync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "VGA/video_sync_generator.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/video_sync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "VGA/vga_driver.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/vga_driver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/screen_drawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/screen_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_drawer " "Found entity 1: screen_drawer" {  } { { "VGA/screen_drawer.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/screen_drawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "VGA/counter.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "VGA/clock_div.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco " "Found entity 1: Deco" {  } { { "Deco.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Deco.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161299 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "main.sv " "Can't analyze file -- file main.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1750783161303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "VGA/sprites.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/sprites.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate " "Found entity 1: BaudRate" {  } { { "BaudRate.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/BaudRate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sec_conx " "Found entity 1: Sec_conx" {  } { { "Sec_conx.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Sec_conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tick Tick UART_Conx.sv(9) " "Verilog HDL Declaration information at UART_Conx.sv(9): object \"tick\" differs only in case from object \"Tick\" in the same scope" {  } { { "UART_Conx.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/UART_Conx.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750783161346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Conx " "Found entity 1: UART_Conx" {  } { { "UART_Conx.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/UART_Conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_driver " "Found entity 1: seven_segment_driver" {  } { { "seven_segment_driver.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/seven_segment_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/BinToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbotones.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbotones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegBotones " "Found entity 1: RegBotones" {  } { { "RegBotones.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/RegBotones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_procesadorarmv4.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_procesadorarmv4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ProcesadorARMv4 " "Found entity 1: tb_ProcesadorARMv4" {  } { { "tb_ProcesadorARMv4.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/tb_ProcesadorARMv4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videoram.sv 1 1 " "Found 1 design units, including 1 entities, in source file videoram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VideoRam " "Found entity 1: VideoRam" {  } { { "VideoRam.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VideoRam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783161357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783161357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto2 " "Elaborating entity \"Proyecto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750783161581 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] Proyecto2.sv(7) " "Output port \"LEDR\[9..2\]\" at Proyecto2.sv(7) has no driver" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1750783161583 "|Proyecto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:inst_mem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:inst_mem\"" {  } { { "Proyecto2.sv" "inst_mem" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161584 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "99 0 1023 InstMemory.sv(13) " "Verilog HDL warning at InstMemory.sv(13): number of words (99) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750783161585 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 InstMemory.sv(8) " "Net \"inst_mem.data_a\" at InstMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750783161585 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 InstMemory.sv(8) " "Net \"inst_mem.waddr_a\" at InstMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750783161585 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 InstMemory.sv(8) " "Net \"inst_mem.we_a\" at InstMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/InstMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750783161585 "|Proyecto2|InstMemory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcesadorARMv4 ProcesadorARMv4:proc " "Elaborating entity \"ProcesadorARMv4\" for hierarchy \"ProcesadorARMv4:proc\"" {  } { { "Proyecto2.sv" "proc" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ProcesadorARMv4:proc\|ControlUnit:ctrl_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\"" {  } { { "ProcesadorARMv4.sv" "ctrl_unit" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\"" {  } { { "ControlUnit.sv" "decoder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ControlUnit.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|MainDecoder:main_decoder " "Elaborating entity \"MainDecoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|MainDecoder:main_decoder\"" {  } { { "Decoder.sv" "main_decoder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Decoder.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|PCLogic:pc_logic " "Elaborating entity \"PCLogic\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|PCLogic:pc_logic\"" {  } { { "Decoder.sv" "pc_logic" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Decoder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|ALUDecoder:alu_decoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|ALUDecoder:alu_decoder\"" {  } { { "Decoder.sv" "alu_decoder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Decoder.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161595 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUDecoder.sv(20) " "Verilog HDL Case Statement warning at ALUDecoder.sv(20): incomplete case statement has no default case item" {  } { { "ALUDecoder.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ALUDecoder.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1750783161595 "|Proyecto2|ProcesadorARMv4:proc|ControlUnit:ctrl_unit|Decoder:decoder|ALUDecoder:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\"" {  } { { "ControlUnit.sv" "conditional_logic" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ControlUnit.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\|ConditionCheck:condition_check\"" {  } { { "ConditionalLogic.sv" "condition_check" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ConditionalLogic.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 ProcesadorARMv4:proc\|mux2to1:mux_PC " "Elaborating entity \"mux2to1\" for hierarchy \"ProcesadorARMv4:proc\|mux2to1:mux_PC\"" {  } { { "ProcesadorARMv4.sv" "mux_PC" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 ProcesadorARMv4:proc\|mux2to1:mux_regA1 " "Elaborating entity \"mux2to1\" for hierarchy \"ProcesadorARMv4:proc\|mux2to1:mux_regA1\"" {  } { { "ProcesadorARMv4.sv" "mux_regA1" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ProcesadorARMv4:proc\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ProcesadorARMv4:proc\|RegisterFile:reg_file\"" {  } { { "ProcesadorARMv4.sv" "reg_file" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend ProcesadorARMv4:proc\|extend:ext_unit " "Elaborating entity \"extend\" for hierarchy \"ProcesadorARMv4:proc\|extend:ext_unit\"" {  } { { "ProcesadorARMv4.sv" "ext_unit" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ProcesadorARMv4:proc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\"" {  } { { "ProcesadorARMv4.sv" "alu_unit" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/ProcesadorARMv4.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_N ProcesadorARMv4:proc\|alu:alu_unit\|sum_N:sumN " "Elaborating entity \"sum_N\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|sum_N:sumN\"" {  } { { "alu.sv" "sumN" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsSubstractor ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs " "Elaborating entity \"nBitsSubstractor\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\"" {  } { { "alu.sv" "subs" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/alu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder " "Elaborating entity \"fullAdder\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder\"" {  } { { "nBitsSubstractor.sv" "adder_loop\[0\].adder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/nBitsSubstractor.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:video_memory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:video_memory\"" {  } { { "Proyecto2.sv" "video_memory" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco DataMemory:video_memory\|Deco:deco_inst " "Elaborating entity \"Deco\" for hierarchy \"DataMemory:video_memory\|Deco:deco_inst\"" {  } { { "DataMemory.sv" "deco_inst" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/DataMemory.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoRam DataMemory:video_memory\|VideoRam:video_ram " "Elaborating entity \"VideoRam\" for hierarchy \"DataMemory:video_memory\|VideoRam:video_ram\"" {  } { { "DataMemory.sv" "video_ram" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/DataMemory.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readMUX DataMemory:video_memory\|readMUX:mux_u " "Elaborating entity \"readMUX\" for hierarchy \"DataMemory:video_memory\|readMUX:mux_u\"" {  } { { "DataMemory.sv" "mux_u" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/DataMemory.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBotones DataMemory:video_memory\|RegBotones:reg_botones1 " "Elaborating entity \"RegBotones\" for hierarchy \"DataMemory:video_memory\|RegBotones:reg_botones1\"" {  } { { "DataMemory.sv" "reg_botones1" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/DataMemory.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161960 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RegBotones.sv(12) " "Verilog HDL Case Statement information at RegBotones.sv(12): all case item expressions in this case statement are onehot" {  } { { "RegBotones.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/RegBotones.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750783161961 "|Proyecto2|DataMemory:video_memory|RegBotones:reg_botones1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_gen DataMemory:video_memory\|random_gen:rand_door " "Elaborating entity \"random_gen\" for hierarchy \"DataMemory:video_memory\|random_gen:rand_door\"" {  } { { "DataMemory.sv" "rand_door" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/DataMemory.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clock_divider\"" {  } { { "Proyecto2.sv" "clock_divider" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock_div.sv(5) " "Verilog HDL assignment warning at clock_div.sv(5): truncated value with size 32 to match size of target (2)" {  } { { "VGA/clock_div.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/clock_div.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750783161965 "|Proyecto2|clock_div:clock_divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock_div.sv(9) " "Verilog HDL assignment warning at clock_div.sv(9): truncated value with size 32 to match size of target (2)" {  } { { "VGA/clock_div.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/clock_div.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750783161965 "|Proyecto2|clock_div:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_pause " "Elaborating entity \"counter\" for hierarchy \"counter:counter_pause\"" {  } { { "Proyecto2.sv" "counter_pause" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (25)" {  } { { "VGA/counter.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750783161966 "|Proyecto2|counter:counter_pause"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_driver seven_segment_driver:seg0 " "Elaborating entity \"seven_segment_driver\" for hierarchy \"seven_segment_driver:seg0\"" {  } { { "Proyecto2.sv" "seg0" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD BinToBCD:res_converter " "Elaborating entity \"BinToBCD\" for hierarchy \"BinToBCD:res_converter\"" {  } { { "Proyecto2.sv" "res_converter" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinToBCD.sv(24) " "Verilog HDL assignment warning at BinToBCD.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "BinToBCD.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/BinToBCD.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750783161970 "|Proyecto2|BinToBCD:res_converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_count " "Elaborating entity \"timer\" for hierarchy \"timer:timer_count\"" {  } { { "Proyecto2.sv" "timer_count" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_drawer screen_drawer:screen " "Elaborating entity \"screen_drawer\" for hierarchy \"screen_drawer:screen\"" {  } { { "Proyecto2.sv" "screen" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783161973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter screen_drawer:screen\|counter:counter_x " "Elaborating entity \"counter\" for hierarchy \"screen_drawer:screen\|counter:counter_x\"" {  } { { "VGA/screen_drawer.sv" "counter_x" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/screen_drawer.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783186960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "VGA/counter.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750783186961 "|Proyecto2|screen_drawer:screen|counter:counter_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites screen_drawer:screen\|sprites:sprites " "Elaborating entity \"sprites\" for hierarchy \"screen_drawer:screen\|sprites:sprites\"" {  } { { "VGA/screen_drawer.sv" "sprites" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/screen_drawer.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783186962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_decoder screen_drawer:screen\|color_decoder:decoder " "Elaborating entity \"color_decoder\" for hierarchy \"screen_drawer:screen\|color_decoder:decoder\"" {  } { { "VGA/screen_drawer.sv" "decoder" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/screen_drawer.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783187242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:driver\"" {  } { { "Proyecto2.sv" "driver" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783187244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_driver:driver\|video_sync_generator:video_sync " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_driver:driver\|video_sync_generator:video_sync\"" {  } { { "VGA/vga_driver.sv" "video_sync" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/vga_driver.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783187245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.sv(38) " "Verilog HDL assignment warning at video_sync_generator.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_sync_generator.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/video_sync_generator.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750783187246 "|Proyecto2|vga_driver:driver|video_sync_generator:video_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.sv(41) " "Verilog HDL assignment warning at video_sync_generator.sv(41): truncated value with size 32 to match size of target (11)" {  } { { "VGA/video_sync_generator.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/video_sync_generator.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750783187246 "|Proyecto2|vga_driver:driver|video_sync_generator:video_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_read " "Elaborating entity \"counter\" for hierarchy \"counter:counter_read\"" {  } { { "Proyecto2.sv" "counter_read" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783187247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "VGA/counter.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750783187248 "|Proyecto2|counter:counter_read"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/db/Proyecto2.ram0_InstMemory_9a284327.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/db/Proyecto2.ram0_InstMemory_9a284327.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750783204500 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "screen_drawer:screen\|Mult0~mult_l_macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screen_drawer:screen\|Mult0~mult_l_macmult\"" {  } { { "VGA/screen_drawer.sv" "Mult0~mult_l_macmult" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/VGA/screen_drawer.sv" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750783215106 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DataMemory:video_memory\|random_gen:rand_door\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DataMemory:video_memory\|random_gen:rand_door\|Mod0\"" {  } { { "random_gen.sv" "Mod0" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/random_gen.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750783215106 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750783215106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783215160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215160 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750783215160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783215199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783215219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783215250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t7h " "Found entity 1: add_sub_t7h" {  } { { "db/add_sub_t7h.tdf" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/db/add_sub_t7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783215302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783215302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783215308 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783215314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783215360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783215360 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783215378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:video_memory\|random_gen:rand_door\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DataMemory:video_memory\|random_gen:rand_door\|lpm_divide:Mod0\"" {  } { { "random_gen.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/random_gen.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783215406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:video_memory\|random_gen:rand_door\|lpm_divide:Mod0 " "Instantiated megafunction \"DataMemory:video_memory\|random_gen:rand_door\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750783215406 ""}  } { { "random_gen.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/random_gen.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750783215406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_32m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_32m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_32m " "Found entity 1: lpm_divide_32m" {  } { { "db/lpm_divide_32m.tdf" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/db/lpm_divide_32m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783215450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783215450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/db/sign_div_unsign_6kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783215463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783215463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ise.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ise.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ise " "Found entity 1: alt_u_div_ise" {  } { { "db/alt_u_div_ise.tdf" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/db/alt_u_div_ise.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750783215478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783215478 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750783216923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750783225746 "|Proyecto2|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750783225746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750783226061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32517 " "32517 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750783231903 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/output_files/Proyecto2.map.smsg " "Generated suppressed messages file D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/output_files/Proyecto2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783232507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750783232922 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750783232922 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Proyecto2.sv" "" { Text "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/Proyecto2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750783233836 "|Proyecto2|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750783233836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4914 " "Implemented 4914 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750783233853 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750783233853 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4844 " "Implemented 4844 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750783233853 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750783233853 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750783233853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6426 " "Peak virtual memory: 6426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750783233913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 10:40:33 2025 " "Processing ended: Tue Jun 24 10:40:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750783233913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750783233913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750783233913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750783233913 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1750783235520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750783235521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 10:40:35 2025 " "Processing started: Tue Jun 24 10:40:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750783235521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1750783235521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1750783235521 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1750783235649 ""}
{ "Info" "0" "" "Project  = Proyecto2" {  } {  } 0 0 "Project  = Proyecto2" 0 0 "Fitter" 0 0 1750783235649 ""}
{ "Info" "0" "" "Revision = Proyecto2" {  } {  } 0 0 "Revision = Proyecto2" 0 0 "Fitter" 0 0 1750783235649 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1750783235838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1750783235839 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto2 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Proyecto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1750783235875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750783235927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1750783235927 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1750783236445 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1750783236471 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1750783236695 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1750783247489 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 634 global CLKCTRL_G11 " "reset~inputCLKENA0 with 634 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1750783247737 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1750783247737 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1750783247737 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_AA30 " "Refclk input I/O pad reset is placed onto PIN_AA30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1750783247737 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1750783247737 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1750783247737 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750783247738 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1750783247781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750783247787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1750783247797 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1750783247804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1750783247805 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1750783247808 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto2.sdc " "Synopsys Design Constraints File file not found: 'Proyecto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1750783248711 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1750783248711 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1750783248776 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1750783248776 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1750783248777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1750783249102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1750783249106 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1750783249106 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750783249246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "botones1\[0\] " "Node \"botones1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "botones1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750783249246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "botones1\[1\] " "Node \"botones1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "botones1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750783249246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "botones2\[0\] " "Node \"botones2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "botones2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750783249246 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "botones2\[1\] " "Node \"botones2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "botones2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1750783249246 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1750783249246 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750783249246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1750783255107 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1750783256006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:21 " "Fitter placement preparation operations ending: elapsed time is 00:02:21" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750783396209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1750783573257 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1750783582638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750783582638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1750783584636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1750783599357 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1750783599357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1750783627290 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1750783627290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750783627297 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.05 " "Total time spent on timing analysis during the Fitter is 17.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1750783637610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750783637713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750783639472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1750783639476 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1750783641136 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1750783654444 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1750783654860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/output_files/Proyecto2.fit.smsg " "Generated suppressed messages file D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/output_files/Proyecto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1750783655207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7055 " "Peak virtual memory: 7055 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750783656909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 10:47:36 2025 " "Processing ended: Tue Jun 24 10:47:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750783656909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:01 " "Elapsed time: 00:07:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750783656909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:25:20 " "Total CPU time (on all processors): 00:25:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750783656909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1750783656909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1750783658326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750783658326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 10:47:38 2025 " "Processing started: Tue Jun 24 10:47:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750783658326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1750783658326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1750783658326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1750783659618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1750783666627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5265 " "Peak virtual memory: 5265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750783667085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 10:47:47 2025 " "Processing ended: Tue Jun 24 10:47:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750783667085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750783667085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750783667085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1750783667085 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1750783667801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1750783668467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750783668467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 10:47:48 2025 " "Processing started: Tue Jun 24 10:47:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750783668467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1750783668467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto2 -c Proyecto2 " "Command: quartus_sta Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1750783668467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1750783668593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1750783669549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1750783669549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783669592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783669592 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto2.sdc " "Synopsys Design Constraints File file not found: 'Proyecto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1750783670423 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783670424 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_div:clock_divider\|clk_out clock_div:clock_divider\|clk_out " "create_clock -period 1.000 -name clock_div:clock_divider\|clk_out clock_div:clock_divider\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750783670435 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1750783670435 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750783670435 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1750783670475 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750783674562 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1750783674563 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750783674583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750783675695 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750783675695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.510 " "Worst-case setup slack is -16.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.510          -14866.119 clock_div:clock_divider\|clk_out  " "  -16.510          -14866.119 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.491              -2.026 CLOCK_50  " "   -1.491              -2.026 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783675697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 clock_div:clock_divider\|clk_out  " "    0.288               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 CLOCK_50  " "    0.536               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783675796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.238 " "Worst-case recovery slack is -2.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.238             -11.178 clock_div:clock_divider\|clk_out  " "   -2.238             -11.178 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783675815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.377 " "Worst-case removal slack is 1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 clock_div:clock_divider\|clk_out  " "    1.377               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783675835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.609 " "Worst-case minimum pulse width slack is -0.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609              -2.005 CLOCK_50  " "   -0.609              -2.005 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531            -770.191 clock_div:clock_divider\|clk_out  " "   -0.531            -770.191 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783675839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783675839 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750783675880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750783675954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750783678202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750783682535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750783682814 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750783682814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.009 " "Worst-case setup slack is -16.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.009          -14444.154 clock_div:clock_divider\|clk_out  " "  -16.009          -14444.154 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.443              -1.967 CLOCK_50  " "   -1.443              -1.967 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783682816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clock_div:clock_divider\|clk_out  " "    0.345               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 CLOCK_50  " "    0.522               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783682909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.183 " "Worst-case recovery slack is -2.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.183             -10.903 clock_div:clock_divider\|clk_out  " "   -2.183             -10.903 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783682928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.282 " "Worst-case removal slack is 1.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282               0.000 clock_div:clock_divider\|clk_out  " "    1.282               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783682948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.676 " "Worst-case minimum pulse width slack is -0.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.676              -2.271 CLOCK_50  " "   -0.676              -2.271 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502            -752.353 clock_div:clock_divider\|clk_out  " "   -0.502            -752.353 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783682951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783682951 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1750783682978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1750783683172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1750783685283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750783689772 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750783689862 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750783689862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.816 " "Worst-case setup slack is -9.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.816           -8676.652 clock_div:clock_divider\|clk_out  " "   -9.816           -8676.652 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716              -0.751 CLOCK_50  " "   -0.716              -0.751 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783689866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clock_div:clock_divider\|clk_out  " "    0.125               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 CLOCK_50  " "    0.294               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783689958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.011 " "Worst-case recovery slack is -1.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.011              -5.049 clock_div:clock_divider\|clk_out  " "   -1.011              -5.049 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783689976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.667 " "Worst-case removal slack is 0.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 clock_div:clock_divider\|clk_out  " "    0.667               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783689993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.748 " "Worst-case minimum pulse width slack is -0.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -2.450 CLOCK_50  " "   -0.748              -2.450 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250            -100.141 clock_div:clock_divider\|clk_out  " "   -0.250            -100.141 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783689996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783689996 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1750783690024 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1750783694500 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1750783694595 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1750783694595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.727 " "Worst-case setup slack is -8.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.727           -7708.259 clock_div:clock_divider\|clk_out  " "   -8.727           -7708.259 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.587              -0.587 CLOCK_50  " "   -0.587              -0.587 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783694600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.127 " "Worst-case hold slack is 0.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clock_div:clock_divider\|clk_out  " "    0.127               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 CLOCK_50  " "    0.264               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783694699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.851 " "Worst-case recovery slack is -0.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.851              -4.249 clock_div:clock_divider\|clk_out  " "   -0.851              -4.249 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783694718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.605 " "Worst-case removal slack is 0.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.605               0.000 clock_div:clock_divider\|clk_out  " "    0.605               0.000 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783694739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.803 " "Worst-case minimum pulse width slack is -0.803" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.803              -2.737 CLOCK_50  " "   -0.803              -2.737 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158             -49.484 clock_div:clock_divider\|clk_out  " "   -0.158             -49.484 clock_div:clock_divider\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1750783694742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1750783694742 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750783696722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1750783696726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5470 " "Peak virtual memory: 5470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750783696875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 10:48:16 2025 " "Processing ended: Tue Jun 24 10:48:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750783696875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750783696875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750783696875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1750783696875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1750783698249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750783698249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 24 10:48:18 2025 " "Processing started: Tue Jun 24 10:48:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750783698249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750783698249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1750783698249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1750783699746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proyecto2.svo D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/simulation/questa/ simulation " "Generated file Proyecto2.svo in folder \"D:/Proyecto_Final/ProyectoFinal_TDD/ProyectoTDD/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1750783701187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750783701308 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 24 10:48:21 2025 " "Processing ended: Tue Jun 24 10:48:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750783701308 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750783701308 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750783701308 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750783701308 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1750783702067 ""}
