
Server_Arm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5b4  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017fc  0800e6f4  0800e6f4  0001e6f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fef0  0800fef0  0001fef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fef8  0800fef8  0001fef8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800fefc  0800fefc  0001fefc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000008c  20000008  0800ff00  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000035  20000094  0800ff8c  00020094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200000cc  0800ffc1  000200cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019b0  200000e0  0800ffd2  000200e0  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  20001a90  0800ffd2  00021a90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020a67  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00030000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00030000  2**2
                  ALLOC
 14 .MB_MEM2      00000883  200301e4  0800ffd2  000201e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .comment      00000043  00000000  00000000  00020a97  2**0
                  CONTENTS, READONLY
 16 .debug_info   00036621  00000000  00000000  00020ada  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 000073b4  00000000  00000000  000570fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00003180  00000000  00000000  0005e4b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00002610  00000000  00000000  00061630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002f244  00000000  00000000  00063c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00038ccb  00000000  00000000  00092e84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    00107bcb  00000000  00000000  000cbb4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_frame  0000d994  00000000  00000000  001d371c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000007e  00000000  00000000  001e10b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000e0 	.word	0x200000e0
 800015c:	00000000 	.word	0x00000000
 8000160:	0800e6dc 	.word	0x0800e6dc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000e4 	.word	0x200000e4
 800017c:	0800e6dc 	.word	0x0800e6dc

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__aeabi_d2iz>:
 80009cc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009d4:	d215      	bcs.n	8000a02 <__aeabi_d2iz+0x36>
 80009d6:	d511      	bpl.n	80009fc <__aeabi_d2iz+0x30>
 80009d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009e0:	d912      	bls.n	8000a08 <__aeabi_d2iz+0x3c>
 80009e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009f2:	fa23 f002 	lsr.w	r0, r3, r2
 80009f6:	bf18      	it	ne
 80009f8:	4240      	negne	r0, r0
 80009fa:	4770      	bx	lr
 80009fc:	f04f 0000 	mov.w	r0, #0
 8000a00:	4770      	bx	lr
 8000a02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a06:	d105      	bne.n	8000a14 <__aeabi_d2iz+0x48>
 8000a08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a0c:	bf08      	it	eq
 8000a0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a12:	4770      	bx	lr
 8000a14:	f04f 0000 	mov.w	r0, #0
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b970 	b.w	8000d54 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	460d      	mov	r5, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	460f      	mov	r7, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4694      	mov	ip, r2
 8000aa0:	d965      	bls.n	8000b6e <__udivmoddi4+0xe2>
 8000aa2:	fab2 f382 	clz	r3, r2
 8000aa6:	b143      	cbz	r3, 8000aba <__udivmoddi4+0x2e>
 8000aa8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000aac:	f1c3 0220 	rsb	r2, r3, #32
 8000ab0:	409f      	lsls	r7, r3
 8000ab2:	fa20 f202 	lsr.w	r2, r0, r2
 8000ab6:	4317      	orrs	r7, r2
 8000ab8:	409c      	lsls	r4, r3
 8000aba:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000abe:	fa1f f58c 	uxth.w	r5, ip
 8000ac2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ac6:	0c22      	lsrs	r2, r4, #16
 8000ac8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000acc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ad0:	fb01 f005 	mul.w	r0, r1, r5
 8000ad4:	4290      	cmp	r0, r2
 8000ad6:	d90a      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ad8:	eb1c 0202 	adds.w	r2, ip, r2
 8000adc:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ae0:	f080 811c 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000ae4:	4290      	cmp	r0, r2
 8000ae6:	f240 8119 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000aea:	3902      	subs	r1, #2
 8000aec:	4462      	add	r2, ip
 8000aee:	1a12      	subs	r2, r2, r0
 8000af0:	b2a4      	uxth	r4, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000afe:	fb00 f505 	mul.w	r5, r0, r5
 8000b02:	42a5      	cmp	r5, r4
 8000b04:	d90a      	bls.n	8000b1c <__udivmoddi4+0x90>
 8000b06:	eb1c 0404 	adds.w	r4, ip, r4
 8000b0a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0e:	f080 8107 	bcs.w	8000d20 <__udivmoddi4+0x294>
 8000b12:	42a5      	cmp	r5, r4
 8000b14:	f240 8104 	bls.w	8000d20 <__udivmoddi4+0x294>
 8000b18:	4464      	add	r4, ip
 8000b1a:	3802      	subs	r0, #2
 8000b1c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b20:	1b64      	subs	r4, r4, r5
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11e      	cbz	r6, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40dc      	lsrs	r4, r3
 8000b28:	2300      	movs	r3, #0
 8000b2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d908      	bls.n	8000b48 <__udivmoddi4+0xbc>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80ed 	beq.w	8000d16 <__udivmoddi4+0x28a>
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	e9c6 0500 	strd	r0, r5, [r6]
 8000b42:	4608      	mov	r0, r1
 8000b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b48:	fab3 f183 	clz	r1, r3
 8000b4c:	2900      	cmp	r1, #0
 8000b4e:	d149      	bne.n	8000be4 <__udivmoddi4+0x158>
 8000b50:	42ab      	cmp	r3, r5
 8000b52:	d302      	bcc.n	8000b5a <__udivmoddi4+0xce>
 8000b54:	4282      	cmp	r2, r0
 8000b56:	f200 80f8 	bhi.w	8000d4a <__udivmoddi4+0x2be>
 8000b5a:	1a84      	subs	r4, r0, r2
 8000b5c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b60:	2001      	movs	r0, #1
 8000b62:	4617      	mov	r7, r2
 8000b64:	2e00      	cmp	r6, #0
 8000b66:	d0e2      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	e9c6 4700 	strd	r4, r7, [r6]
 8000b6c:	e7df      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b6e:	b902      	cbnz	r2, 8000b72 <__udivmoddi4+0xe6>
 8000b70:	deff      	udf	#255	; 0xff
 8000b72:	fab2 f382 	clz	r3, r2
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	f040 8090 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7c:	1a8a      	subs	r2, r1, r2
 8000b7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b82:	fa1f fe8c 	uxth.w	lr, ip
 8000b86:	2101      	movs	r1, #1
 8000b88:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b8c:	fb07 2015 	mls	r0, r7, r5, r2
 8000b90:	0c22      	lsrs	r2, r4, #16
 8000b92:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b96:	fb0e f005 	mul.w	r0, lr, r5
 8000b9a:	4290      	cmp	r0, r2
 8000b9c:	d908      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000b9e:	eb1c 0202 	adds.w	r2, ip, r2
 8000ba2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4290      	cmp	r0, r2
 8000baa:	f200 80cb 	bhi.w	8000d44 <__udivmoddi4+0x2b8>
 8000bae:	4645      	mov	r5, r8
 8000bb0:	1a12      	subs	r2, r2, r0
 8000bb2:	b2a4      	uxth	r4, r4
 8000bb4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000bb8:	fb07 2210 	mls	r2, r7, r0, r2
 8000bbc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bc0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bc4:	45a6      	cmp	lr, r4
 8000bc6:	d908      	bls.n	8000bda <__udivmoddi4+0x14e>
 8000bc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bcc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bd0:	d202      	bcs.n	8000bd8 <__udivmoddi4+0x14c>
 8000bd2:	45a6      	cmp	lr, r4
 8000bd4:	f200 80bb 	bhi.w	8000d4e <__udivmoddi4+0x2c2>
 8000bd8:	4610      	mov	r0, r2
 8000bda:	eba4 040e 	sub.w	r4, r4, lr
 8000bde:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000be2:	e79f      	b.n	8000b24 <__udivmoddi4+0x98>
 8000be4:	f1c1 0720 	rsb	r7, r1, #32
 8000be8:	408b      	lsls	r3, r1
 8000bea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bf2:	fa05 f401 	lsl.w	r4, r5, r1
 8000bf6:	fa20 f307 	lsr.w	r3, r0, r7
 8000bfa:	40fd      	lsrs	r5, r7
 8000bfc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c00:	4323      	orrs	r3, r4
 8000c02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000c06:	fa1f fe8c 	uxth.w	lr, ip
 8000c0a:	fb09 5518 	mls	r5, r9, r8, r5
 8000c0e:	0c1c      	lsrs	r4, r3, #16
 8000c10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c14:	fb08 f50e 	mul.w	r5, r8, lr
 8000c18:	42a5      	cmp	r5, r4
 8000c1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000c1e:	fa00 f001 	lsl.w	r0, r0, r1
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1c 0404 	adds.w	r4, ip, r4
 8000c28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c2c:	f080 8088 	bcs.w	8000d40 <__udivmoddi4+0x2b4>
 8000c30:	42a5      	cmp	r5, r4
 8000c32:	f240 8085 	bls.w	8000d40 <__udivmoddi4+0x2b4>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	4464      	add	r4, ip
 8000c3c:	1b64      	subs	r4, r4, r5
 8000c3e:	b29d      	uxth	r5, r3
 8000c40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c44:	fb09 4413 	mls	r4, r9, r3, r4
 8000c48:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000c4c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c50:	45a6      	cmp	lr, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c5c:	d26c      	bcs.n	8000d38 <__udivmoddi4+0x2ac>
 8000c5e:	45a6      	cmp	lr, r4
 8000c60:	d96a      	bls.n	8000d38 <__udivmoddi4+0x2ac>
 8000c62:	3b02      	subs	r3, #2
 8000c64:	4464      	add	r4, ip
 8000c66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c6e:	eba4 040e 	sub.w	r4, r4, lr
 8000c72:	42ac      	cmp	r4, r5
 8000c74:	46c8      	mov	r8, r9
 8000c76:	46ae      	mov	lr, r5
 8000c78:	d356      	bcc.n	8000d28 <__udivmoddi4+0x29c>
 8000c7a:	d053      	beq.n	8000d24 <__udivmoddi4+0x298>
 8000c7c:	b156      	cbz	r6, 8000c94 <__udivmoddi4+0x208>
 8000c7e:	ebb0 0208 	subs.w	r2, r0, r8
 8000c82:	eb64 040e 	sbc.w	r4, r4, lr
 8000c86:	fa04 f707 	lsl.w	r7, r4, r7
 8000c8a:	40ca      	lsrs	r2, r1
 8000c8c:	40cc      	lsrs	r4, r1
 8000c8e:	4317      	orrs	r7, r2
 8000c90:	e9c6 7400 	strd	r7, r4, [r6]
 8000c94:	4618      	mov	r0, r3
 8000c96:	2100      	movs	r1, #0
 8000c98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9c:	f1c3 0120 	rsb	r1, r3, #32
 8000ca0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca4:	fa20 f201 	lsr.w	r2, r0, r1
 8000ca8:	fa25 f101 	lsr.w	r1, r5, r1
 8000cac:	409d      	lsls	r5, r3
 8000cae:	432a      	orrs	r2, r5
 8000cb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cb4:	fa1f fe8c 	uxth.w	lr, ip
 8000cb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbc:	fb07 1510 	mls	r5, r7, r0, r1
 8000cc0:	0c11      	lsrs	r1, r2, #16
 8000cc2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000cc6:	fb00 f50e 	mul.w	r5, r0, lr
 8000cca:	428d      	cmp	r5, r1
 8000ccc:	fa04 f403 	lsl.w	r4, r4, r3
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0x258>
 8000cd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cda:	d22f      	bcs.n	8000d3c <__udivmoddi4+0x2b0>
 8000cdc:	428d      	cmp	r5, r1
 8000cde:	d92d      	bls.n	8000d3c <__udivmoddi4+0x2b0>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	4461      	add	r1, ip
 8000ce4:	1b49      	subs	r1, r1, r5
 8000ce6:	b292      	uxth	r2, r2
 8000ce8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000cec:	fb07 1115 	mls	r1, r7, r5, r1
 8000cf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf4:	fb05 f10e 	mul.w	r1, r5, lr
 8000cf8:	4291      	cmp	r1, r2
 8000cfa:	d908      	bls.n	8000d0e <__udivmoddi4+0x282>
 8000cfc:	eb1c 0202 	adds.w	r2, ip, r2
 8000d00:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d04:	d216      	bcs.n	8000d34 <__udivmoddi4+0x2a8>
 8000d06:	4291      	cmp	r1, r2
 8000d08:	d914      	bls.n	8000d34 <__udivmoddi4+0x2a8>
 8000d0a:	3d02      	subs	r5, #2
 8000d0c:	4462      	add	r2, ip
 8000d0e:	1a52      	subs	r2, r2, r1
 8000d10:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000d14:	e738      	b.n	8000b88 <__udivmoddi4+0xfc>
 8000d16:	4631      	mov	r1, r6
 8000d18:	4630      	mov	r0, r6
 8000d1a:	e708      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000d1c:	4639      	mov	r1, r7
 8000d1e:	e6e6      	b.n	8000aee <__udivmoddi4+0x62>
 8000d20:	4610      	mov	r0, r2
 8000d22:	e6fb      	b.n	8000b1c <__udivmoddi4+0x90>
 8000d24:	4548      	cmp	r0, r9
 8000d26:	d2a9      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d28:	ebb9 0802 	subs.w	r8, r9, r2
 8000d2c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000d30:	3b01      	subs	r3, #1
 8000d32:	e7a3      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d34:	4645      	mov	r5, r8
 8000d36:	e7ea      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d38:	462b      	mov	r3, r5
 8000d3a:	e794      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3c:	4640      	mov	r0, r8
 8000d3e:	e7d1      	b.n	8000ce4 <__udivmoddi4+0x258>
 8000d40:	46d0      	mov	r8, sl
 8000d42:	e77b      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d44:	3d02      	subs	r5, #2
 8000d46:	4462      	add	r2, ip
 8000d48:	e732      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e70a      	b.n	8000b64 <__udivmoddi4+0xd8>
 8000d4e:	4464      	add	r4, ip
 8000d50:	3802      	subs	r0, #2
 8000d52:	e742      	b.n	8000bda <__udivmoddi4+0x14e>

08000d54 <__aeabi_idiv0>:
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000d60:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <LL_EXTI_EnableIT_32_63+0x24>)
 8000d62:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8000d66:	4905      	ldr	r1, [pc, #20]	; (8000d7c <LL_EXTI_EnableIT_32_63+0x24>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000d70:	bf00      	nop
 8000d72:	370c      	adds	r7, #12
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	58000800 	.word	0x58000800

08000d80 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4013      	ands	r3, r2
 8000da2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000da4:	68fb      	ldr	r3, [r7, #12]
}
 8000da6:	bf00      	nop
 8000da8:	3714      	adds	r7, #20
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr

08000db2 <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000db2:	b480      	push	{r7}
 8000db4:	b085      	sub	sp, #20
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000dba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dbe:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8000dc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	f8c1 314c 	str.w	r3, [r1, #332]	; 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000dce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dd2:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4013      	ands	r3, r2
 8000dda:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
}
 8000dde:	bf00      	nop
 8000de0:	3714      	adds	r7, #20
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000dee:	f002 fba7 	bl	8003540 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000df2:	f002 fbab 	bl	800354c <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000df6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000dfa:	f7ff ffad 	bl	8000d58 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000dfe:	f009 fe9d 	bl	800ab3c <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000e02:	f000 f821 	bl	8000e48 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000e06:	f000 f8c1 	bl	8000f8c <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000e0a:	bf00      	nop
}
 8000e0c:	bd80      	pop	{r7, pc}
	...

08000e10 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000e10:	b5b0      	push	{r4, r5, r7, lr}
 8000e12:	b088      	sub	sp, #32
 8000e14:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000e16:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <APPD_EnableCPU2+0x34>)
 8000e18:	1d3c      	adds	r4, r7, #4
 8000e1a:	461d      	mov	r5, r3
 8000e1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e20:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e24:	c403      	stmia	r4!, {r0, r1}
 8000e26:	8022      	strh	r2, [r4, #0]
 8000e28:	3402      	adds	r4, #2
 8000e2a:	0c13      	lsrs	r3, r2, #16
 8000e2c:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000e2e:	f009 fd99 	bl	800a964 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	4618      	mov	r0, r3
 8000e36:	f009 f82a 	bl	8009e8e <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000e3a:	bf00      	nop
}
 8000e3c:	3720      	adds	r7, #32
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bdb0      	pop	{r4, r5, r7, pc}
 8000e42:	bf00      	nop
 8000e44:	0800e6f4 	.word	0x0800e6f4

08000e48 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;
  gpioa_pin_list = 0;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000e64:	2300      	movs	r3, #0
 8000e66:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000e68:	2300      	movs	r3, #0
 8000e6a:	77fb      	strb	r3, [r7, #31]
 8000e6c:	e036      	b.n	8000edc <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000e6e:	7ffb      	ldrb	r3, [r7, #31]
 8000e70:	4a43      	ldr	r2, [pc, #268]	; (8000f80 <APPD_SetCPU2GpioConfig+0x138>)
 8000e72:	00db      	lsls	r3, r3, #3
 8000e74:	4413      	add	r3, r2
 8000e76:	799b      	ldrb	r3, [r3, #6]
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d02c      	beq.n	8000ed6 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000e7c:	7ffb      	ldrb	r3, [r7, #31]
 8000e7e:	4a40      	ldr	r2, [pc, #256]	; (8000f80 <APPD_SetCPU2GpioConfig+0x138>)
 8000e80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000e84:	4a3f      	ldr	r2, [pc, #252]	; (8000f84 <APPD_SetCPU2GpioConfig+0x13c>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d01b      	beq.n	8000ec2 <APPD_SetCPU2GpioConfig+0x7a>
 8000e8a:	4a3e      	ldr	r2, [pc, #248]	; (8000f84 <APPD_SetCPU2GpioConfig+0x13c>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d821      	bhi.n	8000ed4 <APPD_SetCPU2GpioConfig+0x8c>
 8000e90:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000e94:	d003      	beq.n	8000e9e <APPD_SetCPU2GpioConfig+0x56>
 8000e96:	4a3c      	ldr	r2, [pc, #240]	; (8000f88 <APPD_SetCPU2GpioConfig+0x140>)
 8000e98:	4293      	cmp	r3, r2
 8000e9a:	d009      	beq.n	8000eb0 <APPD_SetCPU2GpioConfig+0x68>
          break;
        case (uint32_t)GPIOC:
          gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;
        default:
          break;
 8000e9c:	e01a      	b.n	8000ed4 <APPD_SetCPU2GpioConfig+0x8c>
          gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000e9e:	7ffb      	ldrb	r3, [r7, #31]
 8000ea0:	4a37      	ldr	r2, [pc, #220]	; (8000f80 <APPD_SetCPU2GpioConfig+0x138>)
 8000ea2:	00db      	lsls	r3, r3, #3
 8000ea4:	4413      	add	r3, r2
 8000ea6:	889a      	ldrh	r2, [r3, #4]
 8000ea8:	8bbb      	ldrh	r3, [r7, #28]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	83bb      	strh	r3, [r7, #28]
          break;
 8000eae:	e012      	b.n	8000ed6 <APPD_SetCPU2GpioConfig+0x8e>
          gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8000eb0:	7ffb      	ldrb	r3, [r7, #31]
 8000eb2:	4a33      	ldr	r2, [pc, #204]	; (8000f80 <APPD_SetCPU2GpioConfig+0x138>)
 8000eb4:	00db      	lsls	r3, r3, #3
 8000eb6:	4413      	add	r3, r2
 8000eb8:	889a      	ldrh	r2, [r3, #4]
 8000eba:	8b7b      	ldrh	r3, [r7, #26]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	837b      	strh	r3, [r7, #26]
          break;
 8000ec0:	e009      	b.n	8000ed6 <APPD_SetCPU2GpioConfig+0x8e>
          gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8000ec2:	7ffb      	ldrb	r3, [r7, #31]
 8000ec4:	4a2e      	ldr	r2, [pc, #184]	; (8000f80 <APPD_SetCPU2GpioConfig+0x138>)
 8000ec6:	00db      	lsls	r3, r3, #3
 8000ec8:	4413      	add	r3, r2
 8000eca:	889a      	ldrh	r2, [r3, #4]
 8000ecc:	8b3b      	ldrh	r3, [r7, #24]
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	833b      	strh	r3, [r7, #24]
          break;
 8000ed2:	e000      	b.n	8000ed6 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8000ed4:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000ed6:	7ffb      	ldrb	r3, [r7, #31]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	77fb      	strb	r3, [r7, #31]
 8000edc:	7ffb      	ldrb	r3, [r7, #31]
 8000ede:	2b25      	cmp	r3, #37	; 0x25
 8000ee0:	d9c5      	bls.n	8000e6e <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eea:	2303      	movs	r3, #3
 8000eec:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8000eee:	8bbb      	ldrh	r3, [r7, #28]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d014      	beq.n	8000f1e <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8000ef4:	8bbb      	ldrh	r3, [r7, #28]
 8000ef6:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ef8:	2001      	movs	r0, #1
 8000efa:	f7ff ff41 	bl	8000d80 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 8000efe:	2001      	movs	r0, #1
 8000f00:	f7ff ff57 	bl	8000db2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	4619      	mov	r1, r3
 8000f08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f0c:	f002 fff0 	bl	8003ef0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8000f10:	8bbb      	ldrh	r3, [r7, #28]
 8000f12:	2200      	movs	r2, #0
 8000f14:	4619      	mov	r1, r3
 8000f16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f1a:	f003 f959 	bl	80041d0 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 8000f1e:	8b7b      	ldrh	r3, [r7, #26]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d012      	beq.n	8000f4a <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8000f24:	8b7b      	ldrh	r3, [r7, #26]
 8000f26:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f28:	2002      	movs	r0, #2
 8000f2a:	f7ff ff29 	bl	8000d80 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 8000f2e:	2002      	movs	r0, #2
 8000f30:	f7ff ff3f 	bl	8000db2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8000f34:	1d3b      	adds	r3, r7, #4
 8000f36:	4619      	mov	r1, r3
 8000f38:	4813      	ldr	r0, [pc, #76]	; (8000f88 <APPD_SetCPU2GpioConfig+0x140>)
 8000f3a:	f002 ffd9 	bl	8003ef0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 8000f3e:	8b7b      	ldrh	r3, [r7, #26]
 8000f40:	2200      	movs	r2, #0
 8000f42:	4619      	mov	r1, r3
 8000f44:	4810      	ldr	r0, [pc, #64]	; (8000f88 <APPD_SetCPU2GpioConfig+0x140>)
 8000f46:	f003 f943 	bl	80041d0 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8000f4a:	8b3b      	ldrh	r3, [r7, #24]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d013      	beq.n	8000f78 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 8000f50:	8b3b      	ldrh	r3, [r7, #24]
 8000f52:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f54:	2004      	movs	r0, #4
 8000f56:	f7ff ff13 	bl	8000d80 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 8000f5a:	2004      	movs	r0, #4
 8000f5c:	f7ff ff29 	bl	8000db2 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	4619      	mov	r1, r3
 8000f64:	4807      	ldr	r0, [pc, #28]	; (8000f84 <APPD_SetCPU2GpioConfig+0x13c>)
 8000f66:	f002 ffc3 	bl	8003ef0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 8000f6a:	8b3b      	ldrh	r3, [r7, #24]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4804      	ldr	r0, [pc, #16]	; (8000f84 <APPD_SetCPU2GpioConfig+0x13c>)
 8000f72:	f003 f92d 	bl	80041d0 <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8000f76:	bf00      	nop
 8000f78:	bf00      	nop
}
 8000f7a:	3720      	adds	r7, #32
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	0800fb7c 	.word	0x0800fb7c
 8000f84:	48000800 	.word	0x48000800
 8000f88:	48000400 	.word	0x48000400

08000f8c <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 8000f90:	bf00      	nop
}
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr

08000f9a <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	af00      	add	r7, sp, #0
#endif
}
else if (CFG_DEBUG_TRACE_UART == hw_uart1)
{
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 8000f9e:	f001 fd5b 	bl	8002a58 <MX_USART1_UART_Init>
#endif
}
#endif

/* USER CODE END DbgOutputInit */
  return;
 8000fa2:	bf00      	nop
}
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b084      	sub	sp, #16
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	60f8      	str	r0, [r7, #12]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8000fb4:	897a      	ldrh	r2, [r7, #10]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	68f9      	ldr	r1, [r7, #12]
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f001 fac2 	bl	8002544 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8000fc0:	bf00      	nop
}
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <LL_C2_PWR_SetPowerMode+0x28>)
 8000fd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fd6:	f023 0207 	bic.w	r2, r3, #7
 8000fda:	4905      	ldr	r1, [pc, #20]	; (8000ff0 <LL_C2_PWR_SetPowerMode+0x28>)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	58000400 	.word	0x58000400

08000ff4 <LL_EXTI_EnableIT_32_63>:
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000ffc:	4b06      	ldr	r3, [pc, #24]	; (8001018 <LL_EXTI_EnableIT_32_63+0x24>)
 8000ffe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001002:	4905      	ldr	r1, [pc, #20]	; (8001018 <LL_EXTI_EnableIT_32_63+0x24>)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	4313      	orrs	r3, r2
 8001008:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800100c:	bf00      	nop
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	58000800 	.word	0x58000800

0800101c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001024:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001028:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800102a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800102e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001032:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001036:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	021b      	lsls	r3, r3, #8
 800103e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001042:	4313      	orrs	r3, r2
 8001044:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	cafecafe 	.word	0xcafecafe

08001058 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001060:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800106a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4313      	orrs	r3, r2
 8001072:	608b      	str	r3, [r1, #8]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001084:	4b04      	ldr	r3, [pc, #16]	; (8001098 <LL_DBGMCU_GetDeviceID+0x18>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 800108c:	4618      	mov	r0, r3
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	e0042000 	.word	0xe0042000

0800109c <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80010a0:	4b04      	ldr	r3, [pc, #16]	; (80010b4 <LL_DBGMCU_GetRevisionID+0x18>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	0c1b      	lsrs	r3, r3, #16
 80010a6:	b29b      	uxth	r3, r3
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	e0042000 	.word	0xe0042000

080010b8 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80010bc:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <LL_LPM_EnableSleep+0x1c>)
 80010be:	691b      	ldr	r3, [r3, #16]
 80010c0:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <LL_LPM_EnableSleep+0x1c>)
 80010c2:	f023 0304 	bic.w	r3, r3, #4
 80010c6:	6113      	str	r3, [r2, #16]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	22ff      	movs	r2, #255	; 0xff
 80010e4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80010e6:	bf00      	nop
 80010e8:	370c      	adds	r7, #12
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80010f2:	b480      	push	{r7}
 80010f4:	b083      	sub	sp, #12
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	22ca      	movs	r2, #202	; 0xca
 80010fe:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2253      	movs	r2, #83	; 0x53
 8001104:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001106:	bf00      	nop
 8001108:	370c      	adds	r7, #12
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr

08001112 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8001112:	b480      	push	{r7}
 8001114:	b083      	sub	sp, #12
 8001116:	af00      	add	r7, sp, #0
 8001118:	6078      	str	r0, [r7, #4]
 800111a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	f023 0207 	bic.w	r2, r3, #7
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	431a      	orrs	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	609a      	str	r2, [r3, #8]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr

08001138 <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800113c:	4b04      	ldr	r3, [pc, #16]	; (8001150 <MX_APPE_Config+0x18>)
 800113e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001142:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001144:	f000 f826 	bl	8001194 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001148:	f000 f82b 	bl	80011a2 <Config_HSE>

  return;
 800114c:	bf00      	nop
}
 800114e:	bd80      	pop	{r7, pc}
 8001150:	58004000 	.word	0x58004000

08001154 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001158:	f000 f837 	bl	80011ca <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 800115c:	f000 f850 	bl	8001200 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8001160:	4904      	ldr	r1, [pc, #16]	; (8001174 <MX_APPE_Init+0x20>)
 8001162:	2000      	movs	r0, #0
 8001164:	f000 fffc 	bl	8002160 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 8001168:	f7ff fe3f 	bl	8000dea <APPD_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 800116c:	f000 f856 	bl	800121c <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001170:	bf00      	nop
}
 8001172:	bd80      	pop	{r7, pc}
 8001174:	200001dc 	.word	0x200001dc

08001178 <Init_Smps>:

void Init_Smps(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 800117c:	bf00      	nop
}
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <Init_Exti>:

void Init_Exti(void)
{
 8001186:	b580      	push	{r7, lr}
 8001188:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800118a:	2050      	movs	r0, #80	; 0x50
 800118c:	f7ff ff32 	bl	8000ff4 <LL_EXTI_EnableIT_32_63>

  return;
 8001190:	bf00      	nop
}
 8001192:	bd80      	pop	{r7, pc}

08001194 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001198:	bf00      	nop
}
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b082      	sub	sp, #8
 80011a6:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 80011a8:	2000      	movs	r0, #0
 80011aa:	f009 fd45 	bl	800ac38 <OTP_Read>
 80011ae:	6078      	str	r0, [r7, #4]
  if (p_otp)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d005      	beq.n	80011c2 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	799b      	ldrb	r3, [r3, #6]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f7ff ff2e 	bl	800101c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 80011c0:	bf00      	nop
 80011c2:	bf00      	nop
}
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <System_Init>:

static void System_Init(void)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	af00      	add	r7, sp, #0
  Init_Smps();
 80011ce:	f7ff ffd3 	bl	8001178 <Init_Smps>

  Init_Exti();
 80011d2:	f7ff ffd8 	bl	8001186 <Init_Exti>

  Init_Rtc();
 80011d6:	f000 f803 	bl	80011e0 <Init_Rtc>

  return;
 80011da:	bf00      	nop
}
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <Init_Rtc>:

static void Init_Rtc(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80011e4:	4805      	ldr	r0, [pc, #20]	; (80011fc <Init_Rtc+0x1c>)
 80011e6:	f7ff ff84 	bl	80010f2 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80011ea:	2100      	movs	r1, #0
 80011ec:	4803      	ldr	r0, [pc, #12]	; (80011fc <Init_Rtc+0x1c>)
 80011ee:	f7ff ff90 	bl	8001112 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80011f2:	4802      	ldr	r0, [pc, #8]	; (80011fc <Init_Rtc+0x1c>)
 80011f4:	f7ff ff70 	bl	80010d8 <LL_RTC_EnableWriteProtection>

  return;
 80011f8:	bf00      	nop
}
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	40002800 	.word	0x40002800

08001200 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8001204:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001208:	f7ff ff26 	bl	8001058 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 800120c:	f00b ffe4 	bl	800d1d8 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001210:	2004      	movs	r0, #4
 8001212:	f7ff fed9 	bl	8000fc8 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 8001216:	bf00      	nop
}
 8001218:	bd80      	pop	{r7, pc}
	...

0800121c <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b088      	sub	sp, #32
 8001220:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;

  /**< Reference table initialization */
  TL_Init();
 8001222:	f009 f9e9 	bl	800a5f8 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 8001226:	4a11      	ldr	r2, [pc, #68]	; (800126c <appe_Tl_Init+0x50>)
 8001228:	2100      	movs	r1, #0
 800122a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800122e:	f00c f911 	bl	800d454 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001232:	4b0f      	ldr	r3, [pc, #60]	; (8001270 <appe_Tl_Init+0x54>)
 8001234:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001236:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <appe_Tl_Init+0x58>)
 8001238:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 800123a:	463b      	mov	r3, r7
 800123c:	4619      	mov	r1, r3
 800123e:	480e      	ldr	r0, [pc, #56]	; (8001278 <appe_Tl_Init+0x5c>)
 8001240:	f009 f89c 	bl	800a37c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001244:	4b0d      	ldr	r3, [pc, #52]	; (800127c <appe_Tl_Init+0x60>)
 8001246:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001248:	4b0d      	ldr	r3, [pc, #52]	; (8001280 <appe_Tl_Init+0x64>)
 800124a:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800124c:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <appe_Tl_Init+0x68>)
 800124e:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001250:	f240 533c 	movw	r3, #1340	; 0x53c
 8001254:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001256:	f107 0308 	add.w	r3, r7, #8
 800125a:	4618      	mov	r0, r3
 800125c:	f009 fb0e 	bl	800a87c <TL_MM_Init>

  TL_Enable();
 8001260:	f009 f9c4 	bl	800a5ec <TL_Enable>

  return;
 8001264:	bf00      	nop
}
 8001266:	3720      	adds	r7, #32
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	0800a3b5 	.word	0x0800a3b5
 8001270:	20030734 	.word	0x20030734
 8001274:	08001289 	.word	0x08001289
 8001278:	080012a1 	.word	0x080012a1
 800127c:	2003094c 	.word	0x2003094c
 8001280:	20030840 	.word	0x20030840
 8001284:	200301f8 	.word	0x200301f8

08001288 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001292:	bf00      	nop
}
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
	...

080012a0 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	330b      	adds	r3, #11
 80012ae:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	f5a3 4312 	sub.w	r3, r3, #37376	; 0x9200
 80012ba:	2b07      	cmp	r3, #7
 80012bc:	f200 80d0 	bhi.w	8001460 <APPE_SysUserEvtRx+0x1c0>
 80012c0:	a201      	add	r2, pc, #4	; (adr r2, 80012c8 <APPE_SysUserEvtRx+0x28>)
 80012c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c6:	bf00      	nop
 80012c8:	080012e9 	.word	0x080012e9
 80012cc:	0800137b 	.word	0x0800137b
 80012d0:	0800139d 	.word	0x0800139d
 80012d4:	08001461 	.word	0x08001461
 80012d8:	080013e1 	.word	0x080013e1
 80012dc:	08001405 	.word	0x08001405
 80012e0:	08001421 	.word	0x08001421
 80012e4:	08001445 	.word	0x08001445
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80012e8:	f107 030c 	add.w	r3, r7, #12
 80012ec:	4618      	mov	r0, r3
 80012ee:	f008 fdfb 	bl	8009ee8 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80012f2:	485e      	ldr	r0, [pc, #376]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 80012f4:	f009 fbc2 	bl	800aa7c <DbgTraceGetFileName>
 80012f8:	4601      	mov	r1, r0
 80012fa:	f240 136b 	movw	r3, #363	; 0x16b
 80012fe:	4a5c      	ldr	r2, [pc, #368]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 8001300:	485c      	ldr	r0, [pc, #368]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 8001302:	f00c faab 	bl	800d85c <iprintf>
 8001306:	7b3b      	ldrb	r3, [r7, #12]
 8001308:	4619      	mov	r1, r3
 800130a:	7b7b      	ldrb	r3, [r7, #13]
 800130c:	461a      	mov	r2, r3
 800130e:	7bbb      	ldrb	r3, [r7, #14]
 8001310:	4859      	ldr	r0, [pc, #356]	; (8001478 <APPE_SysUserEvtRx+0x1d8>)
 8001312:	f00c faa3 	bl	800d85c <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 8001316:	4855      	ldr	r0, [pc, #340]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 8001318:	f009 fbb0 	bl	800aa7c <DbgTraceGetFileName>
 800131c:	4601      	mov	r1, r0
 800131e:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 8001322:	4a53      	ldr	r2, [pc, #332]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 8001324:	4853      	ldr	r0, [pc, #332]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 8001326:	f00c fa99 	bl	800d85c <iprintf>
 800132a:	7c3b      	ldrb	r3, [r7, #16]
 800132c:	4619      	mov	r1, r3
 800132e:	4853      	ldr	r0, [pc, #332]	; (800147c <APPE_SysUserEvtRx+0x1dc>)
 8001330:	f00c fa94 	bl	800d85c <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 8001334:	484d      	ldr	r0, [pc, #308]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 8001336:	f009 fba1 	bl	800aa7c <DbgTraceGetFileName>
 800133a:	4601      	mov	r1, r0
 800133c:	f240 136d 	movw	r3, #365	; 0x16d
 8001340:	4a4b      	ldr	r2, [pc, #300]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 8001342:	484c      	ldr	r0, [pc, #304]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 8001344:	f00c fa8a 	bl	800d85c <iprintf>
 8001348:	7dbb      	ldrb	r3, [r7, #22]
 800134a:	4619      	mov	r1, r3
 800134c:	7dfb      	ldrb	r3, [r7, #23]
 800134e:	461a      	mov	r2, r3
 8001350:	7e3b      	ldrb	r3, [r7, #24]
 8001352:	484b      	ldr	r0, [pc, #300]	; (8001480 <APPE_SysUserEvtRx+0x1e0>)
 8001354:	f00c fa82 	bl	800d85c <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 8001358:	4844      	ldr	r0, [pc, #272]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 800135a:	f009 fb8f 	bl	800aa7c <DbgTraceGetFileName>
 800135e:	4601      	mov	r1, r0
 8001360:	f240 136f 	movw	r3, #367	; 0x16f
 8001364:	4a42      	ldr	r2, [pc, #264]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 8001366:	4843      	ldr	r0, [pc, #268]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 8001368:	f00c fa78 	bl	800d85c <iprintf>
 800136c:	4845      	ldr	r0, [pc, #276]	; (8001484 <APPE_SysUserEvtRx+0x1e4>)
 800136e:	f00c fa75 	bl	800d85c <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f8e0 	bl	8001538 <APPE_SysEvtReadyProcessing>
    break;
 8001378:	e073      	b.n	8001462 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800137a:	483c      	ldr	r0, [pc, #240]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 800137c:	f009 fb7e 	bl	800aa7c <DbgTraceGetFileName>
 8001380:	4601      	mov	r1, r0
 8001382:	f44f 73ba 	mov.w	r3, #372	; 0x174
 8001386:	4a3a      	ldr	r2, [pc, #232]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 8001388:	483a      	ldr	r0, [pc, #232]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 800138a:	f00c fa67 	bl	800d85c <iprintf>
 800138e:	483e      	ldr	r0, [pc, #248]	; (8001488 <APPE_SysUserEvtRx+0x1e8>)
 8001390:	f00c fa64 	bl	800d85c <iprintf>
    APPE_SysEvtError(pPayload);
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f000 f885 	bl	80014a4 <APPE_SysEvtError>
    break;
 800139a:	e062      	b.n	8001462 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 800139c:	4833      	ldr	r0, [pc, #204]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 800139e:	f009 fb6d 	bl	800aa7c <DbgTraceGetFileName>
 80013a2:	4601      	mov	r1, r0
 80013a4:	f240 1379 	movw	r3, #377	; 0x179
 80013a8:	4a31      	ldr	r2, [pc, #196]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 80013aa:	4832      	ldr	r0, [pc, #200]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 80013ac:	f00c fa56 	bl	800d85c <iprintf>
 80013b0:	4836      	ldr	r0, [pc, #216]	; (800148c <APPE_SysUserEvtRx+0x1ec>)
 80013b2:	f00c fac1 	bl	800d938 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80013b6:	482d      	ldr	r0, [pc, #180]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 80013b8:	f009 fb60 	bl	800aa7c <DbgTraceGetFileName>
 80013bc:	4601      	mov	r1, r0
 80013be:	f44f 73bd 	mov.w	r3, #378	; 0x17a
 80013c2:	4a2b      	ldr	r2, [pc, #172]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 80013c4:	482b      	ldr	r0, [pc, #172]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 80013c6:	f00c fa49 	bl	800d85c <iprintf>
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3302      	adds	r3, #2
 80013ce:	6819      	ldr	r1, [r3, #0]
 80013d0:	69fb      	ldr	r3, [r7, #28]
 80013d2:	3302      	adds	r3, #2
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	461a      	mov	r2, r3
 80013d8:	482d      	ldr	r0, [pc, #180]	; (8001490 <APPE_SysUserEvtRx+0x1f0>)
 80013da:	f00c fa3f 	bl	800d85c <iprintf>
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
    break;
 80013de:	e040      	b.n	8001462 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 80013e0:	4822      	ldr	r0, [pc, #136]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 80013e2:	f009 fb4b 	bl	800aa7c <DbgTraceGetFileName>
 80013e6:	4601      	mov	r1, r0
 80013e8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80013ec:	4a20      	ldr	r2, [pc, #128]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 80013ee:	4821      	ldr	r0, [pc, #132]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 80013f0:	f00c fa34 	bl	800d85c <iprintf>
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	3302      	adds	r3, #2
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4619      	mov	r1, r3
 80013fc:	4825      	ldr	r0, [pc, #148]	; (8001494 <APPE_SysUserEvtRx+0x1f4>)
 80013fe:	f00c fa2d 	bl	800d85c <iprintf>
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
    break;
 8001402:	e02e      	b.n	8001462 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8001404:	4819      	ldr	r0, [pc, #100]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 8001406:	f009 fb39 	bl	800aa7c <DbgTraceGetFileName>
 800140a:	4601      	mov	r1, r0
 800140c:	f240 1385 	movw	r3, #389	; 0x185
 8001410:	4a17      	ldr	r2, [pc, #92]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 8001412:	4818      	ldr	r0, [pc, #96]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 8001414:	f00c fa22 	bl	800d85c <iprintf>
 8001418:	481f      	ldr	r0, [pc, #124]	; (8001498 <APPE_SysUserEvtRx+0x1f8>)
 800141a:	f00c fa1f 	bl	800d85c <iprintf>
    break;
 800141e:	e020      	b.n	8001462 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 8001420:	4812      	ldr	r0, [pc, #72]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 8001422:	f009 fb2b 	bl	800aa7c <DbgTraceGetFileName>
 8001426:	4601      	mov	r1, r0
 8001428:	f240 1389 	movw	r3, #393	; 0x189
 800142c:	4a10      	ldr	r2, [pc, #64]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 800142e:	4811      	ldr	r0, [pc, #68]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 8001430:	f00c fa14 	bl	800d85c <iprintf>
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	3302      	adds	r3, #2
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4619      	mov	r1, r3
 800143c:	4817      	ldr	r0, [pc, #92]	; (800149c <APPE_SysUserEvtRx+0x1fc>)
 800143e:	f00c fa0d 	bl	800d85c <iprintf>
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
    break;
 8001442:	e00e      	b.n	8001462 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 8001444:	4809      	ldr	r0, [pc, #36]	; (800146c <APPE_SysUserEvtRx+0x1cc>)
 8001446:	f009 fb19 	bl	800aa7c <DbgTraceGetFileName>
 800144a:	4601      	mov	r1, r0
 800144c:	f44f 73c7 	mov.w	r3, #398	; 0x18e
 8001450:	4a07      	ldr	r2, [pc, #28]	; (8001470 <APPE_SysUserEvtRx+0x1d0>)
 8001452:	4808      	ldr	r0, [pc, #32]	; (8001474 <APPE_SysUserEvtRx+0x1d4>)
 8001454:	f00c fa02 	bl	800d85c <iprintf>
 8001458:	4811      	ldr	r0, [pc, #68]	; (80014a0 <APPE_SysUserEvtRx+0x200>)
 800145a:	f00c f9ff 	bl	800d85c <iprintf>
    break;
 800145e:	e000      	b.n	8001462 <APPE_SysUserEvtRx+0x1c2>

  default:
    break;
 8001460:	bf00      	nop
  }

  return;
 8001462:	bf00      	nop
}
 8001464:	3720      	adds	r7, #32
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	0800e710 	.word	0x0800e710
 8001470:	0800fcac 	.word	0x0800fcac
 8001474:	0800e728 	.word	0x0800e728
 8001478:	0800e73c 	.word	0x0800e73c
 800147c:	0800e760 	.word	0x0800e760
 8001480:	0800e77c 	.word	0x0800e77c
 8001484:	0800e794 	.word	0x0800e794
 8001488:	0800e7b4 	.word	0x0800e7b4
 800148c:	0800e7d8 	.word	0x0800e7d8
 8001490:	0800e828 	.word	0x0800e828
 8001494:	0800e850 	.word	0x0800e850
 8001498:	0800e88c 	.word	0x0800e88c
 800149c:	0800e8b0 	.word	0x0800e8b0
 80014a0:	0800e8ec 	.word	0x0800e8ec

080014a4 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	330b      	adds	r3, #11
 80014b2:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	3302      	adds	r3, #2
 80014b8:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 80014ba:	4819      	ldr	r0, [pc, #100]	; (8001520 <APPE_SysEvtError+0x7c>)
 80014bc:	f009 fade 	bl	800aa7c <DbgTraceGetFileName>
 80014c0:	4601      	mov	r1, r0
 80014c2:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
 80014c6:	4a17      	ldr	r2, [pc, #92]	; (8001524 <APPE_SysEvtError+0x80>)
 80014c8:	4817      	ldr	r0, [pc, #92]	; (8001528 <APPE_SysEvtError+0x84>)
 80014ca:	f00c f9c7 	bl	800d85c <iprintf>
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	4619      	mov	r1, r3
 80014d4:	4815      	ldr	r0, [pc, #84]	; (800152c <APPE_SysEvtError+0x88>)
 80014d6:	f00c f9c1 	bl	800d85c <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d10d      	bne.n	80014fe <APPE_SysEvtError+0x5a>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 80014e2:	480f      	ldr	r0, [pc, #60]	; (8001520 <APPE_SysEvtError+0x7c>)
 80014e4:	f009 faca 	bl	800aa7c <DbgTraceGetFileName>
 80014e8:	4601      	mov	r1, r0
 80014ea:	f240 13ab 	movw	r3, #427	; 0x1ab
 80014ee:	4a0d      	ldr	r2, [pc, #52]	; (8001524 <APPE_SysEvtError+0x80>)
 80014f0:	480d      	ldr	r0, [pc, #52]	; (8001528 <APPE_SysEvtError+0x84>)
 80014f2:	f00c f9b3 	bl	800d85c <iprintf>
 80014f6:	480e      	ldr	r0, [pc, #56]	; (8001530 <APPE_SysEvtError+0x8c>)
 80014f8:	f00c fa1e 	bl	800d938 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80014fc:	e00d      	b.n	800151a <APPE_SysEvtError+0x76>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80014fe:	4808      	ldr	r0, [pc, #32]	; (8001520 <APPE_SysEvtError+0x7c>)
 8001500:	f009 fabc 	bl	800aa7c <DbgTraceGetFileName>
 8001504:	4601      	mov	r1, r0
 8001506:	f240 13af 	movw	r3, #431	; 0x1af
 800150a:	4a06      	ldr	r2, [pc, #24]	; (8001524 <APPE_SysEvtError+0x80>)
 800150c:	4806      	ldr	r0, [pc, #24]	; (8001528 <APPE_SysEvtError+0x84>)
 800150e:	f00c f9a5 	bl	800d85c <iprintf>
 8001512:	4808      	ldr	r0, [pc, #32]	; (8001534 <APPE_SysEvtError+0x90>)
 8001514:	f00c fa10 	bl	800d938 <puts>
  return;
 8001518:	bf00      	nop
}
 800151a:	3710      	adds	r7, #16
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	0800e710 	.word	0x0800e710
 8001524:	0800fcc0 	.word	0x0800fcc0
 8001528:	0800e728 	.word	0x0800e728
 800152c:	0800e910 	.word	0x0800e910
 8001530:	0800e940 	.word	0x0800e940
 8001534:	0800e97c 	.word	0x0800e97c

08001538 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	; 0x28
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001540:	f107 0308 	add.w	r3, r7, #8
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 800154e:	2300      	movs	r3, #0
 8001550:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t DeviceID=0;
 8001552:	2300      	movs	r3, #0
 8001554:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	330b      	adds	r3, #11
 800155c:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	3302      	adds	r3, #2
 8001562:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d146      	bne.n	80015fa <APPE_SysEvtReadyProcessing+0xc2>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 800156c:	4836      	ldr	r0, [pc, #216]	; (8001648 <APPE_SysEvtReadyProcessing+0x110>)
 800156e:	f009 fa85 	bl	800aa7c <DbgTraceGetFileName>
 8001572:	4601      	mov	r1, r0
 8001574:	f240 13c5 	movw	r3, #453	; 0x1c5
 8001578:	4a34      	ldr	r2, [pc, #208]	; (800164c <APPE_SysEvtReadyProcessing+0x114>)
 800157a:	4835      	ldr	r0, [pc, #212]	; (8001650 <APPE_SysEvtReadyProcessing+0x118>)
 800157c:	f00c f96e 	bl	800d85c <iprintf>
 8001580:	4834      	ldr	r0, [pc, #208]	; (8001654 <APPE_SysEvtReadyProcessing+0x11c>)
 8001582:	f00c f9d9 	bl	800d938 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001586:	f7ff fc43 	bl	8000e10 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800158a:	230f      	movs	r3, #15
 800158c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800158e:	237f      	movs	r3, #127	; 0x7f
 8001590:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001592:	f7ff fd83 	bl	800109c <LL_DBGMCU_GetRevisionID>
 8001596:	6278      	str	r0, [r7, #36]	; 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 8001598:	482b      	ldr	r0, [pc, #172]	; (8001648 <APPE_SysEvtReadyProcessing+0x110>)
 800159a:	f009 fa6f 	bl	800aa7c <DbgTraceGetFileName>
 800159e:	4601      	mov	r1, r0
 80015a0:	f240 13dd 	movw	r3, #477	; 0x1dd
 80015a4:	4a29      	ldr	r2, [pc, #164]	; (800164c <APPE_SysEvtReadyProcessing+0x114>)
 80015a6:	482a      	ldr	r0, [pc, #168]	; (8001650 <APPE_SysEvtReadyProcessing+0x118>)
 80015a8:	f00c f958 	bl	800d85c <iprintf>
 80015ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015ae:	482a      	ldr	r0, [pc, #168]	; (8001658 <APPE_SysEvtReadyProcessing+0x120>)
 80015b0:	f00c f954 	bl	800d85c <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 80015b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 80015ba:	f7ff fd61 	bl	8001080 <LL_DBGMCU_GetDeviceID>
 80015be:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 80015c0:	4821      	ldr	r0, [pc, #132]	; (8001648 <APPE_SysEvtReadyProcessing+0x110>)
 80015c2:	f009 fa5b 	bl	800aa7c <DbgTraceGetFileName>
 80015c6:	4601      	mov	r1, r0
 80015c8:	f44f 73f1 	mov.w	r3, #482	; 0x1e2
 80015cc:	4a1f      	ldr	r2, [pc, #124]	; (800164c <APPE_SysEvtReadyProcessing+0x114>)
 80015ce:	4820      	ldr	r0, [pc, #128]	; (8001650 <APPE_SysEvtReadyProcessing+0x118>)
 80015d0:	f00c f944 	bl	800d85c <iprintf>
 80015d4:	6a39      	ldr	r1, [r7, #32]
 80015d6:	4821      	ldr	r0, [pc, #132]	; (800165c <APPE_SysEvtReadyProcessing+0x124>)
 80015d8:	f00c f940 	bl	800d85c <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 80015dc:	6a3b      	ldr	r3, [r7, #32]
 80015de:	b29b      	uxth	r3, r3
 80015e0:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 80015e2:	f107 0308 	add.w	r3, r7, #8
 80015e6:	4618      	mov	r0, r3
 80015e8:	f008 fc68 	bl	8009ebc <SHCI_C2_Config>

    APP_BLE_Init();
 80015ec:	f00a f830 	bl	800b650 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80015f0:	2100      	movs	r1, #0
 80015f2:	2001      	movs	r0, #1
 80015f4:	f00b fe02 	bl	800d1fc <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80015f8:	e022      	b.n	8001640 <APPE_SysEvtReadyProcessing+0x108>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d110      	bne.n	8001624 <APPE_SysEvtReadyProcessing+0xec>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 8001602:	4811      	ldr	r0, [pc, #68]	; (8001648 <APPE_SysEvtReadyProcessing+0x110>)
 8001604:	f009 fa3a 	bl	800aa7c <DbgTraceGetFileName>
 8001608:	4601      	mov	r1, r0
 800160a:	f240 13ef 	movw	r3, #495	; 0x1ef
 800160e:	4a0f      	ldr	r2, [pc, #60]	; (800164c <APPE_SysEvtReadyProcessing+0x114>)
 8001610:	480f      	ldr	r0, [pc, #60]	; (8001650 <APPE_SysEvtReadyProcessing+0x118>)
 8001612:	f00c f923 	bl	800d85c <iprintf>
 8001616:	4812      	ldr	r0, [pc, #72]	; (8001660 <APPE_SysEvtReadyProcessing+0x128>)
 8001618:	f00c f920 	bl	800d85c <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	701a      	strb	r2, [r3, #0]
  return;
 8001622:	e00d      	b.n	8001640 <APPE_SysEvtReadyProcessing+0x108>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 8001624:	4808      	ldr	r0, [pc, #32]	; (8001648 <APPE_SysEvtReadyProcessing+0x110>)
 8001626:	f009 fa29 	bl	800aa7c <DbgTraceGetFileName>
 800162a:	4601      	mov	r1, r0
 800162c:	f44f 73fb 	mov.w	r3, #502	; 0x1f6
 8001630:	4a06      	ldr	r2, [pc, #24]	; (800164c <APPE_SysEvtReadyProcessing+0x114>)
 8001632:	4807      	ldr	r0, [pc, #28]	; (8001650 <APPE_SysEvtReadyProcessing+0x118>)
 8001634:	f00c f912 	bl	800d85c <iprintf>
 8001638:	480a      	ldr	r0, [pc, #40]	; (8001664 <APPE_SysEvtReadyProcessing+0x12c>)
 800163a:	f00c f90f 	bl	800d85c <iprintf>
  return;
 800163e:	bf00      	nop
}
 8001640:	3728      	adds	r7, #40	; 0x28
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	0800e710 	.word	0x0800e710
 800164c:	0800fcd4 	.word	0x0800fcd4
 8001650:	0800e728 	.word	0x0800e728
 8001654:	0800e9b4 	.word	0x0800e9b4
 8001658:	0800e9d0 	.word	0x0800e9d0
 800165c:	0800e9f4 	.word	0x0800e9f4
 8001660:	0800ea14 	.word	0x0800ea14
 8001664:	0800ea48 	.word	0x0800ea48

08001668 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001670:	f001 ff42 	bl	80034f8 <HAL_GetTick>
 8001674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001680:	d00a      	beq.n	8001698 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8001682:	f001 ff51 	bl	8003528 <HAL_GetTickFreq>
 8001686:	4603      	mov	r3, r0
 8001688:	461a      	mov	r2, r3
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	4413      	add	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001690:	e002      	b.n	8001698 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 8001692:	f7ff fd11 	bl	80010b8 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM)
    __force_stores();
  #endif /* __CC_ARM */

    __WFI();
 8001696:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001698:	f001 ff2e 	bl	80034f8 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	68fa      	ldr	r2, [r7, #12]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d8f4      	bhi.n	8001692 <HAL_Delay+0x2a>
  }
}
 80016a8:	bf00      	nop
 80016aa:	bf00      	nop
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80016b6:	f04f 30ff 	mov.w	r0, #4294967295
 80016ba:	f00b fdcf 	bl	800d25c <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80016c2:	b480      	push	{r7}
 80016c4:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80016c6:	bf00      	nop
}
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80016da:	f04f 30ff 	mov.w	r0, #4294967295
 80016de:	f00b fdbd 	bl	800d25c <UTIL_SEQ_Run>
  return;
 80016e2:	bf00      	nop
}
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80016f2:	2100      	movs	r1, #0
 80016f4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80016f8:	f00b fece 	bl	800d498 <UTIL_SEQ_SetTask>
  return;
 80016fc:	bf00      	nop
}
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800170c:	2002      	movs	r0, #2
 800170e:	f00b ff2f 	bl	800d570 <UTIL_SEQ_SetEvt>
  return;
 8001712:	bf00      	nop
}
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001722:	2002      	movs	r0, #2
 8001724:	f00b ff44 	bl	800d5b0 <UTIL_SEQ_WaitEvt>
  return;
 8001728:	bf00      	nop
}
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 800173a:	88fb      	ldrh	r3, [r7, #6]
 800173c:	2b10      	cmp	r3, #16
 800173e:	d006      	beq.n	800174e <HAL_GPIO_EXTI_Callback+0x1e>
 8001740:	2b10      	cmp	r3, #16
 8001742:	dc0d      	bgt.n	8001760 <HAL_GPIO_EXTI_Callback+0x30>
 8001744:	2b01      	cmp	r3, #1
 8001746:	d005      	beq.n	8001754 <HAL_GPIO_EXTI_Callback+0x24>
 8001748:	2b02      	cmp	r3, #2
 800174a:	d006      	beq.n	800175a <HAL_GPIO_EXTI_Callback+0x2a>
        break;
    case B3_Pin:
        APP_BLE_Key_Button3_Action();
        break;
    default:
      break;
 800174c:	e008      	b.n	8001760 <HAL_GPIO_EXTI_Callback+0x30>
        APP_BLE_Key_Button1_Action();
 800174e:	f00a fe87 	bl	800c460 <APP_BLE_Key_Button1_Action>
        break;
 8001752:	e006      	b.n	8001762 <HAL_GPIO_EXTI_Callback+0x32>
        APP_BLE_Key_Button2_Action();
 8001754:	f00a fe8a 	bl	800c46c <APP_BLE_Key_Button2_Action>
        break;
 8001758:	e003      	b.n	8001762 <HAL_GPIO_EXTI_Callback+0x32>
        APP_BLE_Key_Button3_Action();
 800175a:	f00a fe8d 	bl	800c478 <APP_BLE_Key_Button3_Action>
        break;
 800175e:	e000      	b.n	8001762 <HAL_GPIO_EXTI_Callback+0x32>
      break;
 8001760:	bf00      	nop
  }
  return;
 8001762:	bf00      	nop
}
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <Set_CW>:
	Update_PWM(duty);

}

void Set_CW()
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SYS_ENABLE_GPIO_Port, SYS_ENABLE_Pin, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001776:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800177a:	f002 fd29 	bl	80041d0 <HAL_GPIO_WritePin>

	Update_PWM(0);
 800177e:	2000      	movs	r0, #0
 8001780:	f000 f85a 	bl	8001838 <Update_PWM>
	HAL_GPIO_WritePin(DIR_A_GPIO_Port, DIR_A_Pin, GPIO_PIN_RESET);
 8001784:	2200      	movs	r2, #0
 8001786:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800178a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800178e:	f002 fd1f 	bl	80041d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DIR_B_GPIO_Port, DIR_B_Pin, GPIO_PIN_SET);
 8001792:	2201      	movs	r2, #1
 8001794:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001798:	4807      	ldr	r0, [pc, #28]	; (80017b8 <Set_CW+0x4c>)
 800179a:	f002 fd19 	bl	80041d0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(SYS_ENABLE_GPIO_Port, SYS_ENABLE_Pin, GPIO_PIN_SET);
 800179e:	2201      	movs	r2, #1
 80017a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a8:	f002 fd12 	bl	80041d0 <HAL_GPIO_WritePin>
	HAL_Delay(500); //so motor doesn't jerk
 80017ac:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017b0:	f7ff ff5a 	bl	8001668 <HAL_Delay>
}
 80017b4:	bf00      	nop
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	48000800 	.word	0x48000800

080017bc <Stop_Motor>:
	HAL_GPIO_WritePin(SYS_ENABLE_GPIO_Port, SYS_ENABLE_Pin, GPIO_PIN_SET);
	HAL_Delay(500);
}

void Stop_Motor()
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
	Update_PWM(0);
 80017c0:	2000      	movs	r0, #0
 80017c2:	f000 f839 	bl	8001838 <Update_PWM>
	Motor_Stopped_Complete();
 80017c6:	f000 f863 	bl	8001890 <Motor_Stopped_Complete>
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
	...

080017d0 <Set_Speed>:
	}
	return speed;
}

void Set_Speed(uint16_t goal) //TODO detect failure
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	80fb      	strh	r3, [r7, #6]
		failures++;

	} while(stable < stable_threshold && failures < failure_threshold);
	Motor_Done_Complete();
#else
	Set_CW();
 80017da:	f7ff ffc7 	bl	800176c <Set_CW>
	int duty = 100*(goal/1200.0);
 80017de:	88fb      	ldrh	r3, [r7, #6]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fe77 	bl	80004d4 <__aeabi_i2d>
 80017e6:	f04f 0200 	mov.w	r2, #0
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <Set_Speed+0x60>)
 80017ec:	f7ff f806 	bl	80007fc <__aeabi_ddiv>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	4610      	mov	r0, r2
 80017f6:	4619      	mov	r1, r3
 80017f8:	f04f 0200 	mov.w	r2, #0
 80017fc:	4b0d      	ldr	r3, [pc, #52]	; (8001834 <Set_Speed+0x64>)
 80017fe:	f7fe fed3 	bl	80005a8 <__aeabi_dmul>
 8001802:	4602      	mov	r2, r0
 8001804:	460b      	mov	r3, r1
 8001806:	4610      	mov	r0, r2
 8001808:	4619      	mov	r1, r3
 800180a:	f7ff f8df 	bl	80009cc <__aeabi_d2iz>
 800180e:	4603      	mov	r3, r0
 8001810:	60fb      	str	r3, [r7, #12]
	if (duty > 100)
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2b64      	cmp	r3, #100	; 0x64
 8001816:	dd01      	ble.n	800181c <Set_Speed+0x4c>
	{
		duty = 100;
 8001818:	2364      	movs	r3, #100	; 0x64
 800181a:	60fb      	str	r3, [r7, #12]
	}
	Update_PWM(duty);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	4618      	mov	r0, r3
 8001820:	f000 f80a 	bl	8001838 <Update_PWM>
	Motor_Done_Complete();
 8001824:	f000 f83a 	bl	800189c <Motor_Done_Complete>
#endif
}
 8001828:	bf00      	nop
 800182a:	3710      	adds	r7, #16
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	4092c000 	.word	0x4092c000
 8001834:	40590000 	.word	0x40590000

08001838 <Update_PWM>:

void Update_PWM(uint32_t duty)
{
 8001838:	b5b0      	push	{r4, r5, r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
	//APP_DBG_MSG("\r\n\r** in Update_PWM, duty: %lu\n", duty);
	uint32_t CCR = (TIM16->ARR)*(duty/100.0); //TODO checnge ARR to higher resolution
 8001840:	4b11      	ldr	r3, [pc, #68]	; (8001888 <Update_PWM+0x50>)
 8001842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001844:	4618      	mov	r0, r3
 8001846:	f7fe fe35 	bl	80004b4 <__aeabi_ui2d>
 800184a:	4604      	mov	r4, r0
 800184c:	460d      	mov	r5, r1
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7fe fe30 	bl	80004b4 <__aeabi_ui2d>
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	4b0c      	ldr	r3, [pc, #48]	; (800188c <Update_PWM+0x54>)
 800185a:	f7fe ffcf 	bl	80007fc <__aeabi_ddiv>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4620      	mov	r0, r4
 8001864:	4629      	mov	r1, r5
 8001866:	f7fe fe9f 	bl	80005a8 <__aeabi_dmul>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	4610      	mov	r0, r2
 8001870:	4619      	mov	r1, r3
 8001872:	f7ff f8d3 	bl	8000a1c <__aeabi_d2uiz>
 8001876:	4603      	mov	r3, r0
 8001878:	60fb      	str	r3, [r7, #12]
	//APP_DBG_MSG("\r\n\r** in Update_PWM, CCR: %lu\n", CCR);
	//APP_DBG_MSG("\r\n\r** CCR: %lu \n", CCR);
	Set_CCR(CCR);
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f001 fa00 	bl	8002c80 <Set_CCR>
}
 8001880:	bf00      	nop
 8001882:	3710      	adds	r7, #16
 8001884:	46bd      	mov	sp, r7
 8001886:	bdb0      	pop	{r4, r5, r7, pc}
 8001888:	40014400 	.word	0x40014400
 800188c:	40590000 	.word	0x40590000

08001890 <Motor_Stopped_Complete>:

void Motor_Stopped_Complete()
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
	APP_BLE_Key_Motor_Stopped_Action();
 8001894:	f00a fdf6 	bl	800c484 <APP_BLE_Key_Motor_Stopped_Action>
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}

0800189c <Motor_Done_Complete>:
{
	APP_BLE_Key_Motor_Pending_Action();
}

void Motor_Done_Complete()
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
	APP_BLE_Key_Motor_Done_Action();
 80018a0:	f00a fdf6 	bl	800c490 <APP_BLE_Key_Motor_Done_Action>
}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}

080018a8 <Red_On>:

void Red_On()
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red_Led_GPIO_Port, Red_Led_Pin, GPIO_PIN_SET);
 80018ac:	2201      	movs	r2, #1
 80018ae:	2102      	movs	r1, #2
 80018b0:	4802      	ldr	r0, [pc, #8]	; (80018bc <Red_On+0x14>)
 80018b2:	f002 fc8d 	bl	80041d0 <HAL_GPIO_WritePin>
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	48000400 	.word	0x48000400

080018c0 <Red_Off>:

void Red_Off()
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Red_Led_GPIO_Port, Red_Led_Pin, GPIO_PIN_RESET);
 80018c4:	2200      	movs	r2, #0
 80018c6:	2102      	movs	r1, #2
 80018c8:	4802      	ldr	r0, [pc, #8]	; (80018d4 <Red_Off+0x14>)
 80018ca:	f002 fc81 	bl	80041d0 <HAL_GPIO_WritePin>
}
 80018ce:	bf00      	nop
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	48000400 	.word	0x48000400

080018d8 <Green_On>:

void Green_On()
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Green_Led_GPIO_Port, Green_Led_Pin, GPIO_PIN_SET);
 80018dc:	2201      	movs	r2, #1
 80018de:	2101      	movs	r1, #1
 80018e0:	4802      	ldr	r0, [pc, #8]	; (80018ec <Green_On+0x14>)
 80018e2:	f002 fc75 	bl	80041d0 <HAL_GPIO_WritePin>
}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	48000400 	.word	0x48000400

080018f0 <Green_Off>:

void Green_Off()
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Green_Led_GPIO_Port, Green_Led_Pin, GPIO_PIN_RESET);
 80018f4:	2200      	movs	r2, #0
 80018f6:	2101      	movs	r1, #1
 80018f8:	4802      	ldr	r0, [pc, #8]	; (8001904 <Green_Off+0x14>)
 80018fa:	f002 fc69 	bl	80041d0 <HAL_GPIO_WritePin>
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	48000400 	.word	0x48000400

08001908 <Blue_On>:

void Blue_On()
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Blue_Led_GPIO_Port, Blue_Led_Pin, GPIO_PIN_SET);
 800190c:	2201      	movs	r2, #1
 800190e:	2120      	movs	r1, #32
 8001910:	4802      	ldr	r0, [pc, #8]	; (800191c <Blue_On+0x14>)
 8001912:	f002 fc5d 	bl	80041d0 <HAL_GPIO_WritePin>
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	48000400 	.word	0x48000400

08001920 <Blue_Off>:

void Blue_Off()
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Blue_Led_GPIO_Port, Blue_Led_Pin, GPIO_PIN_RESET);
 8001924:	2200      	movs	r2, #0
 8001926:	2120      	movs	r1, #32
 8001928:	4802      	ldr	r0, [pc, #8]	; (8001934 <Blue_Off+0x14>)
 800192a:	f002 fc51 	bl	80041d0 <HAL_GPIO_WritePin>
}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	48000400 	.word	0x48000400

08001938 <LL_EXTI_EnableIT_0_31>:
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <LL_EXTI_EnableIT_0_31+0x24>)
 8001942:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001946:	4905      	ldr	r1, [pc, #20]	; (800195c <LL_EXTI_EnableIT_0_31+0x24>)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4313      	orrs	r3, r2
 800194c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001950:	bf00      	nop
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	58000800 	.word	0x58000800

08001960 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001968:	4b05      	ldr	r3, [pc, #20]	; (8001980 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	4904      	ldr	r1, [pc, #16]	; (8001980 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4313      	orrs	r3, r2
 8001972:	600b      	str	r3, [r1, #0]

}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	58000800 	.word	0x58000800

08001984 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001984:	b480      	push	{r7}
 8001986:	b083      	sub	sp, #12
 8001988:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800198a:	4b0d      	ldr	r3, [pc, #52]	; (80019c0 <ReadRtcSsrValue+0x3c>)
 800198c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198e:	b29b      	uxth	r3, r3
 8001990:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001992:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <ReadRtcSsrValue+0x3c>)
 8001994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001996:	b29b      	uxth	r3, r3
 8001998:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800199a:	e005      	b.n	80019a8 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019a0:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <ReadRtcSsrValue+0x3c>)
 80019a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d1f5      	bne.n	800199c <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80019b0:	683b      	ldr	r3, [r7, #0]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40002800 	.word	0x40002800

080019c4 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	460a      	mov	r2, r1
 80019ce:	71fb      	strb	r3, [r7, #7]
 80019d0:	4613      	mov	r3, r2
 80019d2:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80019d4:	79ba      	ldrb	r2, [r7, #6]
 80019d6:	491d      	ldr	r1, [pc, #116]	; (8001a4c <LinkTimerAfter+0x88>)
 80019d8:	4613      	mov	r3, r2
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	4413      	add	r3, r2
 80019de:	00db      	lsls	r3, r3, #3
 80019e0:	440b      	add	r3, r1
 80019e2:	3315      	adds	r3, #21
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b06      	cmp	r3, #6
 80019ec:	d009      	beq.n	8001a02 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80019ee:	7bfa      	ldrb	r2, [r7, #15]
 80019f0:	4916      	ldr	r1, [pc, #88]	; (8001a4c <LinkTimerAfter+0x88>)
 80019f2:	4613      	mov	r3, r2
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	4413      	add	r3, r2
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	440b      	add	r3, r1
 80019fc:	3314      	adds	r3, #20
 80019fe:	79fa      	ldrb	r2, [r7, #7]
 8001a00:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001a02:	79fa      	ldrb	r2, [r7, #7]
 8001a04:	4911      	ldr	r1, [pc, #68]	; (8001a4c <LinkTimerAfter+0x88>)
 8001a06:	4613      	mov	r3, r2
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	4413      	add	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	440b      	add	r3, r1
 8001a10:	3315      	adds	r3, #21
 8001a12:	7bfa      	ldrb	r2, [r7, #15]
 8001a14:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001a16:	79fa      	ldrb	r2, [r7, #7]
 8001a18:	490c      	ldr	r1, [pc, #48]	; (8001a4c <LinkTimerAfter+0x88>)
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	4413      	add	r3, r2
 8001a20:	00db      	lsls	r3, r3, #3
 8001a22:	440b      	add	r3, r1
 8001a24:	3314      	adds	r3, #20
 8001a26:	79ba      	ldrb	r2, [r7, #6]
 8001a28:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001a2a:	79ba      	ldrb	r2, [r7, #6]
 8001a2c:	4907      	ldr	r1, [pc, #28]	; (8001a4c <LinkTimerAfter+0x88>)
 8001a2e:	4613      	mov	r3, r2
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	00db      	lsls	r3, r3, #3
 8001a36:	440b      	add	r3, r1
 8001a38:	3315      	adds	r3, #21
 8001a3a:	79fa      	ldrb	r2, [r7, #7]
 8001a3c:	701a      	strb	r2, [r3, #0]

  return;
 8001a3e:	bf00      	nop
}
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	200000fc 	.word	0x200000fc

08001a50 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	460a      	mov	r2, r1
 8001a5a:	71fb      	strb	r3, [r7, #7]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001a60:	4b29      	ldr	r3, [pc, #164]	; (8001b08 <LinkTimerBefore+0xb8>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	79ba      	ldrb	r2, [r7, #6]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d032      	beq.n	8001ad2 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001a6c:	79ba      	ldrb	r2, [r7, #6]
 8001a6e:	4927      	ldr	r1, [pc, #156]	; (8001b0c <LinkTimerBefore+0xbc>)
 8001a70:	4613      	mov	r3, r2
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	4413      	add	r3, r2
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	440b      	add	r3, r1
 8001a7a:	3314      	adds	r3, #20
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001a80:	7bfa      	ldrb	r2, [r7, #15]
 8001a82:	4922      	ldr	r1, [pc, #136]	; (8001b0c <LinkTimerBefore+0xbc>)
 8001a84:	4613      	mov	r3, r2
 8001a86:	005b      	lsls	r3, r3, #1
 8001a88:	4413      	add	r3, r2
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	440b      	add	r3, r1
 8001a8e:	3315      	adds	r3, #21
 8001a90:	79fa      	ldrb	r2, [r7, #7]
 8001a92:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001a94:	79fa      	ldrb	r2, [r7, #7]
 8001a96:	491d      	ldr	r1, [pc, #116]	; (8001b0c <LinkTimerBefore+0xbc>)
 8001a98:	4613      	mov	r3, r2
 8001a9a:	005b      	lsls	r3, r3, #1
 8001a9c:	4413      	add	r3, r2
 8001a9e:	00db      	lsls	r3, r3, #3
 8001aa0:	440b      	add	r3, r1
 8001aa2:	3315      	adds	r3, #21
 8001aa4:	79ba      	ldrb	r2, [r7, #6]
 8001aa6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001aa8:	79fa      	ldrb	r2, [r7, #7]
 8001aaa:	4918      	ldr	r1, [pc, #96]	; (8001b0c <LinkTimerBefore+0xbc>)
 8001aac:	4613      	mov	r3, r2
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	4413      	add	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	440b      	add	r3, r1
 8001ab6:	3314      	adds	r3, #20
 8001ab8:	7bfa      	ldrb	r2, [r7, #15]
 8001aba:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001abc:	79ba      	ldrb	r2, [r7, #6]
 8001abe:	4913      	ldr	r1, [pc, #76]	; (8001b0c <LinkTimerBefore+0xbc>)
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	4413      	add	r3, r2
 8001ac6:	00db      	lsls	r3, r3, #3
 8001ac8:	440b      	add	r3, r1
 8001aca:	3314      	adds	r3, #20
 8001acc:	79fa      	ldrb	r2, [r7, #7]
 8001ace:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001ad0:	e014      	b.n	8001afc <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001ad2:	79fa      	ldrb	r2, [r7, #7]
 8001ad4:	490d      	ldr	r1, [pc, #52]	; (8001b0c <LinkTimerBefore+0xbc>)
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	4413      	add	r3, r2
 8001adc:	00db      	lsls	r3, r3, #3
 8001ade:	440b      	add	r3, r1
 8001ae0:	3315      	adds	r3, #21
 8001ae2:	79ba      	ldrb	r2, [r7, #6]
 8001ae4:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001ae6:	79ba      	ldrb	r2, [r7, #6]
 8001ae8:	4908      	ldr	r1, [pc, #32]	; (8001b0c <LinkTimerBefore+0xbc>)
 8001aea:	4613      	mov	r3, r2
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	4413      	add	r3, r2
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	440b      	add	r3, r1
 8001af4:	3314      	adds	r3, #20
 8001af6:	79fa      	ldrb	r2, [r7, #7]
 8001af8:	701a      	strb	r2, [r3, #0]
  return;
 8001afa:	bf00      	nop
}
 8001afc:	3714      	adds	r7, #20
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	2000018c 	.word	0x2000018c
 8001b0c:	200000fc 	.word	0x200000fc

08001b10 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	4603      	mov	r3, r0
 8001b18:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b1a:	4b4e      	ldr	r3, [pc, #312]	; (8001c54 <linkTimer+0x144>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b06      	cmp	r3, #6
 8001b22:	d118      	bne.n	8001b56 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001b24:	4b4b      	ldr	r3, [pc, #300]	; (8001c54 <linkTimer+0x144>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	4b4b      	ldr	r3, [pc, #300]	; (8001c58 <linkTimer+0x148>)
 8001b2c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001b2e:	4a49      	ldr	r2, [pc, #292]	; (8001c54 <linkTimer+0x144>)
 8001b30:	79fb      	ldrb	r3, [r7, #7]
 8001b32:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001b34:	79fa      	ldrb	r2, [r7, #7]
 8001b36:	4949      	ldr	r1, [pc, #292]	; (8001c5c <linkTimer+0x14c>)
 8001b38:	4613      	mov	r3, r2
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	4413      	add	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	440b      	add	r3, r1
 8001b42:	3315      	adds	r3, #21
 8001b44:	2206      	movs	r2, #6
 8001b46:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b48:	4b45      	ldr	r3, [pc, #276]	; (8001c60 <linkTimer+0x150>)
 8001b4a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b4e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	81fb      	strh	r3, [r7, #14]
 8001b54:	e078      	b.n	8001c48 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001b56:	f000 f909 	bl	8001d6c <ReturnTimeElapsed>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b5e:	79fa      	ldrb	r2, [r7, #7]
 8001b60:	493e      	ldr	r1, [pc, #248]	; (8001c5c <linkTimer+0x14c>)
 8001b62:	4613      	mov	r3, r2
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	4413      	add	r3, r2
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	440b      	add	r3, r1
 8001b6c:	3308      	adds	r3, #8
 8001b6e:	6819      	ldr	r1, [r3, #0]
 8001b70:	89fb      	ldrh	r3, [r7, #14]
 8001b72:	79fa      	ldrb	r2, [r7, #7]
 8001b74:	4419      	add	r1, r3
 8001b76:	4839      	ldr	r0, [pc, #228]	; (8001c5c <linkTimer+0x14c>)
 8001b78:	4613      	mov	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	4413      	add	r3, r2
 8001b7e:	00db      	lsls	r3, r3, #3
 8001b80:	4403      	add	r3, r0
 8001b82:	3308      	adds	r3, #8
 8001b84:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001b86:	79fa      	ldrb	r2, [r7, #7]
 8001b88:	4934      	ldr	r1, [pc, #208]	; (8001c5c <linkTimer+0x14c>)
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	4413      	add	r3, r2
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	440b      	add	r3, r1
 8001b94:	3308      	adds	r3, #8
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001b9a:	4b2e      	ldr	r3, [pc, #184]	; (8001c54 <linkTimer+0x144>)
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4a2e      	ldr	r2, [pc, #184]	; (8001c5c <linkTimer+0x14c>)
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	440b      	add	r3, r1
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4413      	add	r3, r2
 8001bae:	3308      	adds	r3, #8
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d337      	bcc.n	8001c28 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001bb8:	4b26      	ldr	r3, [pc, #152]	; (8001c54 <linkTimer+0x144>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001bbe:	7b7a      	ldrb	r2, [r7, #13]
 8001bc0:	4926      	ldr	r1, [pc, #152]	; (8001c5c <linkTimer+0x14c>)
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	00db      	lsls	r3, r3, #3
 8001bca:	440b      	add	r3, r1
 8001bcc:	3315      	adds	r3, #21
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bd2:	e013      	b.n	8001bfc <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001bd4:	7b7a      	ldrb	r2, [r7, #13]
 8001bd6:	4921      	ldr	r1, [pc, #132]	; (8001c5c <linkTimer+0x14c>)
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	440b      	add	r3, r1
 8001be2:	3315      	adds	r3, #21
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001be8:	7b7a      	ldrb	r2, [r7, #13]
 8001bea:	491c      	ldr	r1, [pc, #112]	; (8001c5c <linkTimer+0x14c>)
 8001bec:	4613      	mov	r3, r2
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	4413      	add	r3, r2
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	440b      	add	r3, r1
 8001bf6:	3315      	adds	r3, #21
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bfc:	7b3b      	ldrb	r3, [r7, #12]
 8001bfe:	2b06      	cmp	r3, #6
 8001c00:	d00b      	beq.n	8001c1a <linkTimer+0x10a>
 8001c02:	7b3a      	ldrb	r2, [r7, #12]
 8001c04:	4915      	ldr	r1, [pc, #84]	; (8001c5c <linkTimer+0x14c>)
 8001c06:	4613      	mov	r3, r2
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	4413      	add	r3, r2
 8001c0c:	00db      	lsls	r3, r3, #3
 8001c0e:	440b      	add	r3, r1
 8001c10:	3308      	adds	r3, #8
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	68ba      	ldr	r2, [r7, #8]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d2dc      	bcs.n	8001bd4 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001c1a:	7b7a      	ldrb	r2, [r7, #13]
 8001c1c:	79fb      	ldrb	r3, [r7, #7]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7ff fecf 	bl	80019c4 <LinkTimerAfter>
 8001c26:	e00f      	b.n	8001c48 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001c28:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <linkTimer+0x144>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	4611      	mov	r1, r2
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff ff0c 	bl	8001a50 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001c38:	4b06      	ldr	r3, [pc, #24]	; (8001c54 <linkTimer+0x144>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b06      	ldr	r3, [pc, #24]	; (8001c58 <linkTimer+0x148>)
 8001c40:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001c42:	4a04      	ldr	r2, [pc, #16]	; (8001c54 <linkTimer+0x144>)
 8001c44:	79fb      	ldrb	r3, [r7, #7]
 8001c46:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001c48:	89fb      	ldrh	r3, [r7, #14]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3710      	adds	r7, #16
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	2000018c 	.word	0x2000018c
 8001c58:	2000018d 	.word	0x2000018d
 8001c5c:	200000fc 	.word	0x200000fc
 8001c60:	20000190 	.word	0x20000190

08001c64 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	460a      	mov	r2, r1
 8001c6e:	71fb      	strb	r3, [r7, #7]
 8001c70:	4613      	mov	r3, r2
 8001c72:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001c74:	4b39      	ldr	r3, [pc, #228]	; (8001d5c <UnlinkTimer+0xf8>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	79fa      	ldrb	r2, [r7, #7]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d111      	bne.n	8001ca4 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001c80:	4b36      	ldr	r3, [pc, #216]	; (8001d5c <UnlinkTimer+0xf8>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b2da      	uxtb	r2, r3
 8001c86:	4b36      	ldr	r3, [pc, #216]	; (8001d60 <UnlinkTimer+0xfc>)
 8001c88:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001c8a:	79fa      	ldrb	r2, [r7, #7]
 8001c8c:	4935      	ldr	r1, [pc, #212]	; (8001d64 <UnlinkTimer+0x100>)
 8001c8e:	4613      	mov	r3, r2
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	4413      	add	r3, r2
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	440b      	add	r3, r1
 8001c98:	3315      	adds	r3, #21
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	b2da      	uxtb	r2, r3
 8001c9e:	4b2f      	ldr	r3, [pc, #188]	; (8001d5c <UnlinkTimer+0xf8>)
 8001ca0:	701a      	strb	r2, [r3, #0]
 8001ca2:	e03e      	b.n	8001d22 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001ca4:	79fa      	ldrb	r2, [r7, #7]
 8001ca6:	492f      	ldr	r1, [pc, #188]	; (8001d64 <UnlinkTimer+0x100>)
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	440b      	add	r3, r1
 8001cb2:	3314      	adds	r3, #20
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001cb8:	79fa      	ldrb	r2, [r7, #7]
 8001cba:	492a      	ldr	r1, [pc, #168]	; (8001d64 <UnlinkTimer+0x100>)
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	440b      	add	r3, r1
 8001cc6:	3315      	adds	r3, #21
 8001cc8:	781b      	ldrb	r3, [r3, #0]
 8001cca:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001ccc:	79f9      	ldrb	r1, [r7, #7]
 8001cce:	7bfa      	ldrb	r2, [r7, #15]
 8001cd0:	4824      	ldr	r0, [pc, #144]	; (8001d64 <UnlinkTimer+0x100>)
 8001cd2:	460b      	mov	r3, r1
 8001cd4:	005b      	lsls	r3, r3, #1
 8001cd6:	440b      	add	r3, r1
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4403      	add	r3, r0
 8001cdc:	3315      	adds	r3, #21
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	b2d8      	uxtb	r0, r3
 8001ce2:	4920      	ldr	r1, [pc, #128]	; (8001d64 <UnlinkTimer+0x100>)
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	005b      	lsls	r3, r3, #1
 8001ce8:	4413      	add	r3, r2
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	440b      	add	r3, r1
 8001cee:	3315      	adds	r3, #21
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001cf4:	7bbb      	ldrb	r3, [r7, #14]
 8001cf6:	2b06      	cmp	r3, #6
 8001cf8:	d013      	beq.n	8001d22 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001cfa:	79f9      	ldrb	r1, [r7, #7]
 8001cfc:	7bba      	ldrb	r2, [r7, #14]
 8001cfe:	4819      	ldr	r0, [pc, #100]	; (8001d64 <UnlinkTimer+0x100>)
 8001d00:	460b      	mov	r3, r1
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	440b      	add	r3, r1
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	4403      	add	r3, r0
 8001d0a:	3314      	adds	r3, #20
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	b2d8      	uxtb	r0, r3
 8001d10:	4914      	ldr	r1, [pc, #80]	; (8001d64 <UnlinkTimer+0x100>)
 8001d12:	4613      	mov	r3, r2
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	4413      	add	r3, r2
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	440b      	add	r3, r1
 8001d1c:	3314      	adds	r3, #20
 8001d1e:	4602      	mov	r2, r0
 8001d20:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001d22:	79fa      	ldrb	r2, [r7, #7]
 8001d24:	490f      	ldr	r1, [pc, #60]	; (8001d64 <UnlinkTimer+0x100>)
 8001d26:	4613      	mov	r3, r2
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	4413      	add	r3, r2
 8001d2c:	00db      	lsls	r3, r3, #3
 8001d2e:	440b      	add	r3, r1
 8001d30:	330c      	adds	r3, #12
 8001d32:	2201      	movs	r2, #1
 8001d34:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001d36:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <UnlinkTimer+0xf8>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b06      	cmp	r3, #6
 8001d3e:	d107      	bne.n	8001d50 <UnlinkTimer+0xec>
 8001d40:	79bb      	ldrb	r3, [r7, #6]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d104      	bne.n	8001d50 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d46:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <UnlinkTimer+0x104>)
 8001d48:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4c:	601a      	str	r2, [r3, #0]
  }

  return;
 8001d4e:	bf00      	nop
 8001d50:	bf00      	nop
}
 8001d52:	3714      	adds	r7, #20
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr
 8001d5c:	2000018c 	.word	0x2000018c
 8001d60:	2000018d 	.word	0x2000018d
 8001d64:	200000fc 	.word	0x200000fc
 8001d68:	20000190 	.word	0x20000190

08001d6c <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001d72:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <ReturnTimeElapsed+0x70>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d7a:	d026      	beq.n	8001dca <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001d7c:	f7ff fe02 	bl	8001984 <ReadRtcSsrValue>
 8001d80:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001d82:	4b16      	ldr	r3, [pc, #88]	; (8001ddc <ReturnTimeElapsed+0x70>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d805      	bhi.n	8001d98 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001d8c:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <ReturnTimeElapsed+0x70>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	607b      	str	r3, [r7, #4]
 8001d96:	e00a      	b.n	8001dae <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001d98:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <ReturnTimeElapsed+0x74>)
 8001d9a:	881b      	ldrh	r3, [r3, #0]
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001da4:	4b0d      	ldr	r3, [pc, #52]	; (8001ddc <ReturnTimeElapsed+0x70>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	4413      	add	r3, r2
 8001dac:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001dae:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <ReturnTimeElapsed+0x78>)
 8001db0:	781b      	ldrb	r3, [r3, #0]
 8001db2:	461a      	mov	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	fb02 f303 	mul.w	r3, r2, r3
 8001dba:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001dbc:	4b0a      	ldr	r3, [pc, #40]	; (8001de8 <ReturnTimeElapsed+0x7c>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	40d3      	lsrs	r3, r2
 8001dc6:	607b      	str	r3, [r7, #4]
 8001dc8:	e001      	b.n	8001dce <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	b29b      	uxth	r3, r3
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000190 	.word	0x20000190
 8001de0:	20000198 	.word	0x20000198
 8001de4:	20000196 	.word	0x20000196
 8001de8:	20000195 	.word	0x20000195

08001dec <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	4603      	mov	r3, r0
 8001df4:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d108      	bne.n	8001e0e <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001dfc:	f7ff fdc2 	bl	8001984 <ReadRtcSsrValue>
 8001e00:	4603      	mov	r3, r0
 8001e02:	4a21      	ldr	r2, [pc, #132]	; (8001e88 <RestartWakeupCounter+0x9c>)
 8001e04:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001e06:	2003      	movs	r0, #3
 8001e08:	f001 fd23 	bl	8003852 <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001e0c:	e039      	b.n	8001e82 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001e0e:	88fb      	ldrh	r3, [r7, #6]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d803      	bhi.n	8001e1c <RestartWakeupCounter+0x30>
 8001e14:	4b1d      	ldr	r3, [pc, #116]	; (8001e8c <RestartWakeupCounter+0xa0>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d002      	beq.n	8001e22 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001e1c:	88fb      	ldrh	r3, [r7, #6]
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001e22:	bf00      	nop
 8001e24:	4b1a      	ldr	r3, [pc, #104]	; (8001e90 <RestartWakeupCounter+0xa4>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	f003 0304 	and.w	r3, r3, #4
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d0f8      	beq.n	8001e24 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001e32:	4b17      	ldr	r3, [pc, #92]	; (8001e90 <RestartWakeupCounter+0xa4>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	b2da      	uxtb	r2, r3
 8001e3a:	4b15      	ldr	r3, [pc, #84]	; (8001e90 <RestartWakeupCounter+0xa4>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001e42:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001e44:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <RestartWakeupCounter+0xa8>)
 8001e46:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001e4a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f001 fd0e 	bl	800386e <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001e52:	4b11      	ldr	r3, [pc, #68]	; (8001e98 <RestartWakeupCounter+0xac>)
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	0c1b      	lsrs	r3, r3, #16
 8001e58:	041b      	lsls	r3, r3, #16
 8001e5a:	88fa      	ldrh	r2, [r7, #6]
 8001e5c:	490e      	ldr	r1, [pc, #56]	; (8001e98 <RestartWakeupCounter+0xac>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e62:	f7ff fd8f 	bl	8001984 <ReadRtcSsrValue>
 8001e66:	4603      	mov	r3, r0
 8001e68:	4a07      	ldr	r2, [pc, #28]	; (8001e88 <RestartWakeupCounter+0x9c>)
 8001e6a:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001e6c:	4b08      	ldr	r3, [pc, #32]	; (8001e90 <RestartWakeupCounter+0xa4>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	689a      	ldr	r2, [r3, #8]
 8001e72:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <RestartWakeupCounter+0xa4>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e7a:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001e7c:	f3af 8000 	nop.w
  return ;
 8001e80:	bf00      	nop
}
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000190 	.word	0x20000190
 8001e8c:	20000195 	.word	0x20000195
 8001e90:	200001dc 	.word	0x200001dc
 8001e94:	58000800 	.word	0x58000800
 8001e98:	40002800 	.word	0x40002800

08001e9c <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001ea2:	4b45      	ldr	r3, [pc, #276]	; (8001fb8 <RescheduleTimerList+0x11c>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001eaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eae:	d107      	bne.n	8001ec0 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001eb0:	bf00      	nop
 8001eb2:	4b42      	ldr	r3, [pc, #264]	; (8001fbc <RescheduleTimerList+0x120>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d1f8      	bne.n	8001eb2 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001ec0:	4b3e      	ldr	r3, [pc, #248]	; (8001fbc <RescheduleTimerList+0x120>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	689a      	ldr	r2, [r3, #8]
 8001ec6:	4b3d      	ldr	r3, [pc, #244]	; (8001fbc <RescheduleTimerList+0x120>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ece:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001ed0:	4b3b      	ldr	r3, [pc, #236]	; (8001fc0 <RescheduleTimerList+0x124>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001ed6:	7bfa      	ldrb	r2, [r7, #15]
 8001ed8:	493a      	ldr	r1, [pc, #232]	; (8001fc4 <RescheduleTimerList+0x128>)
 8001eda:	4613      	mov	r3, r2
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4413      	add	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	440b      	add	r3, r1
 8001ee4:	3308      	adds	r3, #8
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001eea:	f7ff ff3f 	bl	8001d6c <ReturnTimeElapsed>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001ef2:	88fb      	ldrh	r3, [r7, #6]
 8001ef4:	68ba      	ldr	r2, [r7, #8]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d205      	bcs.n	8001f06 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001efe:	4b32      	ldr	r3, [pc, #200]	; (8001fc8 <RescheduleTimerList+0x12c>)
 8001f00:	2201      	movs	r2, #1
 8001f02:	701a      	strb	r2, [r3, #0]
 8001f04:	e04d      	b.n	8001fa2 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001f06:	88fb      	ldrh	r3, [r7, #6]
 8001f08:	4a30      	ldr	r2, [pc, #192]	; (8001fcc <RescheduleTimerList+0x130>)
 8001f0a:	8812      	ldrh	r2, [r2, #0]
 8001f0c:	b292      	uxth	r2, r2
 8001f0e:	4413      	add	r3, r2
 8001f10:	461a      	mov	r2, r3
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d906      	bls.n	8001f26 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001f18:	4b2c      	ldr	r3, [pc, #176]	; (8001fcc <RescheduleTimerList+0x130>)
 8001f1a:	881b      	ldrh	r3, [r3, #0]
 8001f1c:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001f1e:	4b2a      	ldr	r3, [pc, #168]	; (8001fc8 <RescheduleTimerList+0x12c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	701a      	strb	r2, [r3, #0]
 8001f24:	e03d      	b.n	8001fa2 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	88fb      	ldrh	r3, [r7, #6]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f30:	4b25      	ldr	r3, [pc, #148]	; (8001fc8 <RescheduleTimerList+0x12c>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f36:	e034      	b.n	8001fa2 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001f38:	7bfa      	ldrb	r2, [r7, #15]
 8001f3a:	4922      	ldr	r1, [pc, #136]	; (8001fc4 <RescheduleTimerList+0x128>)
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	005b      	lsls	r3, r3, #1
 8001f40:	4413      	add	r3, r2
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	440b      	add	r3, r1
 8001f46:	3308      	adds	r3, #8
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	88fb      	ldrh	r3, [r7, #6]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d20a      	bcs.n	8001f66 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001f50:	7bfa      	ldrb	r2, [r7, #15]
 8001f52:	491c      	ldr	r1, [pc, #112]	; (8001fc4 <RescheduleTimerList+0x128>)
 8001f54:	4613      	mov	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4413      	add	r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	440b      	add	r3, r1
 8001f5e:	3308      	adds	r3, #8
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	e013      	b.n	8001f8e <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001f66:	7bfa      	ldrb	r2, [r7, #15]
 8001f68:	4916      	ldr	r1, [pc, #88]	; (8001fc4 <RescheduleTimerList+0x128>)
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	4413      	add	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	440b      	add	r3, r1
 8001f74:	3308      	adds	r3, #8
 8001f76:	6819      	ldr	r1, [r3, #0]
 8001f78:	88fb      	ldrh	r3, [r7, #6]
 8001f7a:	7bfa      	ldrb	r2, [r7, #15]
 8001f7c:	1ac9      	subs	r1, r1, r3
 8001f7e:	4811      	ldr	r0, [pc, #68]	; (8001fc4 <RescheduleTimerList+0x128>)
 8001f80:	4613      	mov	r3, r2
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4403      	add	r3, r0
 8001f8a:	3308      	adds	r3, #8
 8001f8c:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001f8e:	7bfa      	ldrb	r2, [r7, #15]
 8001f90:	490c      	ldr	r1, [pc, #48]	; (8001fc4 <RescheduleTimerList+0x128>)
 8001f92:	4613      	mov	r3, r2
 8001f94:	005b      	lsls	r3, r3, #1
 8001f96:	4413      	add	r3, r2
 8001f98:	00db      	lsls	r3, r3, #3
 8001f9a:	440b      	add	r3, r1
 8001f9c:	3315      	adds	r3, #21
 8001f9e:	781b      	ldrb	r3, [r3, #0]
 8001fa0:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001fa2:	7bfb      	ldrb	r3, [r7, #15]
 8001fa4:	2b06      	cmp	r3, #6
 8001fa6:	d1c7      	bne.n	8001f38 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001fa8:	89bb      	ldrh	r3, [r7, #12]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff ff1e 	bl	8001dec <RestartWakeupCounter>

  return ;
 8001fb0:	bf00      	nop
}
 8001fb2:	3710      	adds	r7, #16
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40002800 	.word	0x40002800
 8001fbc:	200001dc 	.word	0x200001dc
 8001fc0:	2000018c 	.word	0x2000018c
 8001fc4:	200000fc 	.word	0x200000fc
 8001fc8:	20000194 	.word	0x20000194
 8001fcc:	2000019a 	.word	0x2000019a

08001fd0 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	; 0x28
 8001fd4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fd6:	f3ef 8310 	mrs	r3, PRIMASK
 8001fda:	617b      	str	r3, [r7, #20]
  return(result);
 8001fdc:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe0:	b672      	cpsid	i
}
 8001fe2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001fe4:	4b59      	ldr	r3, [pc, #356]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	22ca      	movs	r2, #202	; 0xca
 8001fea:	625a      	str	r2, [r3, #36]	; 0x24
 8001fec:	4b57      	ldr	r3, [pc, #348]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2253      	movs	r2, #83	; 0x53
 8001ff2:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001ff4:	4b55      	ldr	r3, [pc, #340]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	689a      	ldr	r2, [r3, #8]
 8001ffa:	4b54      	ldr	r3, [pc, #336]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002002:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002004:	4b52      	ldr	r3, [pc, #328]	; (8002150 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 800200c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002010:	4950      	ldr	r1, [pc, #320]	; (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002012:	4613      	mov	r3, r2
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	4413      	add	r3, r2
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	440b      	add	r3, r1
 800201c:	330c      	adds	r3, #12
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	b2db      	uxtb	r3, r3
 8002022:	2b02      	cmp	r3, #2
 8002024:	d16e      	bne.n	8002104 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002026:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800202a:	494a      	ldr	r1, [pc, #296]	; (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800202c:	4613      	mov	r3, r2
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4413      	add	r3, r2
 8002032:	00db      	lsls	r3, r3, #3
 8002034:	440b      	add	r3, r1
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800203a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800203e:	4945      	ldr	r1, [pc, #276]	; (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002040:	4613      	mov	r3, r2
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	4413      	add	r3, r2
 8002046:	00db      	lsls	r3, r3, #3
 8002048:	440b      	add	r3, r1
 800204a:	3310      	adds	r3, #16
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002050:	4b41      	ldr	r3, [pc, #260]	; (8002158 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d04c      	beq.n	80020f4 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800205a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800205e:	493d      	ldr	r1, [pc, #244]	; (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002060:	4613      	mov	r3, r2
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4413      	add	r3, r2
 8002066:	00db      	lsls	r3, r3, #3
 8002068:	440b      	add	r3, r1
 800206a:	330d      	adds	r3, #13
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b2db      	uxtb	r3, r3
 8002070:	2b01      	cmp	r3, #1
 8002072:	d124      	bne.n	80020be <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002074:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002078:	2101      	movs	r1, #1
 800207a:	4618      	mov	r0, r3
 800207c:	f7ff fdf2 	bl	8001c64 <UnlinkTimer>
 8002080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002082:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f383 8810 	msr	PRIMASK, r3
}
 800208a:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 800208c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002090:	4930      	ldr	r1, [pc, #192]	; (8002154 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002092:	4613      	mov	r3, r2
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	4413      	add	r3, r2
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	440b      	add	r3, r1
 800209c:	3304      	adds	r3, #4
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020a4:	4611      	mov	r1, r2
 80020a6:	4618      	mov	r0, r3
 80020a8:	f000 f9b8 	bl	800241c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020ac:	4b27      	ldr	r3, [pc, #156]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	22ca      	movs	r2, #202	; 0xca
 80020b2:	625a      	str	r2, [r3, #36]	; 0x24
 80020b4:	4b25      	ldr	r3, [pc, #148]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2253      	movs	r2, #83	; 0x53
 80020ba:	625a      	str	r2, [r3, #36]	; 0x24
 80020bc:	e012      	b.n	80020e4 <HW_TS_RTC_Wakeup_Handler+0x114>
 80020be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f383 8810 	msr	PRIMASK, r3
}
 80020c8:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80020ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020ce:	4618      	mov	r0, r3
 80020d0:	f000 f920 	bl	8002314 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020d4:	4b1d      	ldr	r3, [pc, #116]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	22ca      	movs	r2, #202	; 0xca
 80020da:	625a      	str	r2, [r3, #36]	; 0x24
 80020dc:	4b1b      	ldr	r3, [pc, #108]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	2253      	movs	r2, #83	; 0x53
 80020e2:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80020e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80020e8:	69fa      	ldr	r2, [r7, #28]
 80020ea:	4619      	mov	r1, r3
 80020ec:	69b8      	ldr	r0, [r7, #24]
 80020ee:	f000 fa1b 	bl	8002528 <HW_TS_RTC_Int_AppNot>
 80020f2:	e022      	b.n	800213a <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80020f4:	f7ff fed2 	bl	8001e9c <RescheduleTimerList>
 80020f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fa:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f383 8810 	msr	PRIMASK, r3
}
 8002102:	e01a      	b.n	800213a <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002104:	bf00      	nop
 8002106:	4b11      	ldr	r3, [pc, #68]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	f003 0304 	and.w	r3, r3, #4
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f8      	beq.n	8002106 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002114:	4b0d      	ldr	r3, [pc, #52]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	b2da      	uxtb	r2, r3
 800211c:	4b0b      	ldr	r3, [pc, #44]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002124:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002126:	4b0d      	ldr	r3, [pc, #52]	; (800215c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002128:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002130:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f383 8810 	msr	PRIMASK, r3
}
 8002138:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800213a:	4b04      	ldr	r3, [pc, #16]	; (800214c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	22ff      	movs	r2, #255	; 0xff
 8002140:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8002142:	bf00      	nop
}
 8002144:	3728      	adds	r7, #40	; 0x28
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	200001dc 	.word	0x200001dc
 8002150:	2000018c 	.word	0x2000018c
 8002154:	200000fc 	.word	0x200000fc
 8002158:	20000194 	.word	0x20000194
 800215c:	58000800 	.word	0x58000800

08002160 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	6039      	str	r1, [r7, #0]
 800216a:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800216c:	4b5e      	ldr	r3, [pc, #376]	; (80022e8 <HW_TS_Init+0x188>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	22ca      	movs	r2, #202	; 0xca
 8002172:	625a      	str	r2, [r3, #36]	; 0x24
 8002174:	4b5c      	ldr	r3, [pc, #368]	; (80022e8 <HW_TS_Init+0x188>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2253      	movs	r2, #83	; 0x53
 800217a:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800217c:	4b5b      	ldr	r3, [pc, #364]	; (80022ec <HW_TS_Init+0x18c>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	4a5a      	ldr	r2, [pc, #360]	; (80022ec <HW_TS_Init+0x18c>)
 8002182:	f043 0320 	orr.w	r3, r3, #32
 8002186:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002188:	4b58      	ldr	r3, [pc, #352]	; (80022ec <HW_TS_Init+0x18c>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	b2db      	uxtb	r3, r3
 800218e:	f003 0307 	and.w	r3, r3, #7
 8002192:	b2db      	uxtb	r3, r3
 8002194:	f1c3 0304 	rsb	r3, r3, #4
 8002198:	b2da      	uxtb	r2, r3
 800219a:	4b55      	ldr	r3, [pc, #340]	; (80022f0 <HW_TS_Init+0x190>)
 800219c:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 800219e:	4b53      	ldr	r3, [pc, #332]	; (80022ec <HW_TS_Init+0x18c>)
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80021a6:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 80021aa:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	fa92 f2a2 	rbit	r2, r2
 80021b2:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021b4:	68fa      	ldr	r2, [r7, #12]
 80021b6:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021b8:	697a      	ldr	r2, [r7, #20]
 80021ba:	2a00      	cmp	r2, #0
 80021bc:	d101      	bne.n	80021c2 <HW_TS_Init+0x62>
  {
    return 32U;
 80021be:	2220      	movs	r2, #32
 80021c0:	e003      	b.n	80021ca <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	fab2 f282 	clz	r2, r2
 80021c8:	b2d2      	uxtb	r2, r2
 80021ca:	40d3      	lsrs	r3, r2
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	3301      	adds	r3, #1
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	4b48      	ldr	r3, [pc, #288]	; (80022f4 <HW_TS_Init+0x194>)
 80021d4:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80021d6:	4b45      	ldr	r3, [pc, #276]	; (80022ec <HW_TS_Init+0x18c>)
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	3301      	adds	r3, #1
 80021e4:	b29a      	uxth	r2, r3
 80021e6:	4b44      	ldr	r3, [pc, #272]	; (80022f8 <HW_TS_Init+0x198>)
 80021e8:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80021ea:	4b43      	ldr	r3, [pc, #268]	; (80022f8 <HW_TS_Init+0x198>)
 80021ec:	881b      	ldrh	r3, [r3, #0]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	4a40      	ldr	r2, [pc, #256]	; (80022f4 <HW_TS_Init+0x194>)
 80021f2:	7812      	ldrb	r2, [r2, #0]
 80021f4:	fb02 f303 	mul.w	r3, r2, r3
 80021f8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 80021fc:	4a3c      	ldr	r2, [pc, #240]	; (80022f0 <HW_TS_Init+0x190>)
 80021fe:	7812      	ldrb	r2, [r2, #0]
 8002200:	40d3      	lsrs	r3, r2
 8002202:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800220a:	4293      	cmp	r3, r2
 800220c:	d904      	bls.n	8002218 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800220e:	4b3b      	ldr	r3, [pc, #236]	; (80022fc <HW_TS_Init+0x19c>)
 8002210:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002214:	801a      	strh	r2, [r3, #0]
 8002216:	e003      	b.n	8002220 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	b29a      	uxth	r2, r3
 800221c:	4b37      	ldr	r3, [pc, #220]	; (80022fc <HW_TS_Init+0x19c>)
 800221e:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002220:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002224:	f7ff fb9c 	bl	8001960 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002228:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800222c:	f7ff fb84 	bl	8001938 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d13d      	bne.n	80022b2 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002236:	4b32      	ldr	r3, [pc, #200]	; (8002300 <HW_TS_Init+0x1a0>)
 8002238:	2201      	movs	r2, #1
 800223a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800223c:	4b31      	ldr	r3, [pc, #196]	; (8002304 <HW_TS_Init+0x1a4>)
 800223e:	f04f 32ff 	mov.w	r2, #4294967295
 8002242:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002244:	2300      	movs	r3, #0
 8002246:	77fb      	strb	r3, [r7, #31]
 8002248:	e00c      	b.n	8002264 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800224a:	7ffa      	ldrb	r2, [r7, #31]
 800224c:	492e      	ldr	r1, [pc, #184]	; (8002308 <HW_TS_Init+0x1a8>)
 800224e:	4613      	mov	r3, r2
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	4413      	add	r3, r2
 8002254:	00db      	lsls	r3, r3, #3
 8002256:	440b      	add	r3, r1
 8002258:	330c      	adds	r3, #12
 800225a:	2200      	movs	r2, #0
 800225c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800225e:	7ffb      	ldrb	r3, [r7, #31]
 8002260:	3301      	adds	r3, #1
 8002262:	77fb      	strb	r3, [r7, #31]
 8002264:	7ffb      	ldrb	r3, [r7, #31]
 8002266:	2b05      	cmp	r3, #5
 8002268:	d9ef      	bls.n	800224a <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 800226a:	4b28      	ldr	r3, [pc, #160]	; (800230c <HW_TS_Init+0x1ac>)
 800226c:	2206      	movs	r2, #6
 800226e:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002270:	4b1d      	ldr	r3, [pc, #116]	; (80022e8 <HW_TS_Init+0x188>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	689a      	ldr	r2, [r3, #8]
 8002276:	4b1c      	ldr	r3, [pc, #112]	; (80022e8 <HW_TS_Init+0x188>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800227e:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002280:	4b19      	ldr	r3, [pc, #100]	; (80022e8 <HW_TS_Init+0x188>)
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	b2da      	uxtb	r2, r3
 8002288:	4b17      	ldr	r3, [pc, #92]	; (80022e8 <HW_TS_Init+0x188>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002290:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002292:	4b1f      	ldr	r3, [pc, #124]	; (8002310 <HW_TS_Init+0x1b0>)
 8002294:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002298:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 800229a:	2003      	movs	r0, #3
 800229c:	f001 fae7 	bl	800386e <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80022a0:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <HW_TS_Init+0x188>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	4b10      	ldr	r3, [pc, #64]	; (80022e8 <HW_TS_Init+0x188>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	e009      	b.n	80022c6 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80022b2:	4b0d      	ldr	r3, [pc, #52]	; (80022e8 <HW_TS_Init+0x188>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d002      	beq.n	80022c6 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80022c0:	2003      	movs	r0, #3
 80022c2:	f001 fac6 	bl	8003852 <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80022c6:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <HW_TS_Init+0x188>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	22ff      	movs	r2, #255	; 0xff
 80022cc:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80022ce:	2200      	movs	r2, #0
 80022d0:	2103      	movs	r1, #3
 80022d2:	2003      	movs	r0, #3
 80022d4:	f001 fa7b 	bl	80037ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80022d8:	2003      	movs	r0, #3
 80022da:	f001 fa92 	bl	8003802 <HAL_NVIC_EnableIRQ>

  return;
 80022de:	bf00      	nop
}
 80022e0:	3720      	adds	r7, #32
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	200001dc 	.word	0x200001dc
 80022ec:	40002800 	.word	0x40002800
 80022f0:	20000195 	.word	0x20000195
 80022f4:	20000196 	.word	0x20000196
 80022f8:	20000198 	.word	0x20000198
 80022fc:	2000019a 	.word	0x2000019a
 8002300:	20000194 	.word	0x20000194
 8002304:	20000190 	.word	0x20000190
 8002308:	200000fc 	.word	0x200000fc
 800230c:	2000018c 	.word	0x2000018c
 8002310:	58000800 	.word	0x58000800

08002314 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800231e:	f3ef 8310 	mrs	r3, PRIMASK
 8002322:	60fb      	str	r3, [r7, #12]
  return(result);
 8002324:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002326:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002328:	b672      	cpsid	i
}
 800232a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800232c:	2003      	movs	r0, #3
 800232e:	f001 fa76 	bl	800381e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002332:	4b34      	ldr	r3, [pc, #208]	; (8002404 <HW_TS_Stop+0xf0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	22ca      	movs	r2, #202	; 0xca
 8002338:	625a      	str	r2, [r3, #36]	; 0x24
 800233a:	4b32      	ldr	r3, [pc, #200]	; (8002404 <HW_TS_Stop+0xf0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	2253      	movs	r2, #83	; 0x53
 8002340:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002342:	79fa      	ldrb	r2, [r7, #7]
 8002344:	4930      	ldr	r1, [pc, #192]	; (8002408 <HW_TS_Stop+0xf4>)
 8002346:	4613      	mov	r3, r2
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	4413      	add	r3, r2
 800234c:	00db      	lsls	r3, r3, #3
 800234e:	440b      	add	r3, r1
 8002350:	330c      	adds	r3, #12
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d142      	bne.n	80023e0 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fc80 	bl	8001c64 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002364:	4b29      	ldr	r3, [pc, #164]	; (800240c <HW_TS_Stop+0xf8>)
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800236a:	7cfb      	ldrb	r3, [r7, #19]
 800236c:	2b06      	cmp	r3, #6
 800236e:	d12f      	bne.n	80023d0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002370:	4b27      	ldr	r3, [pc, #156]	; (8002410 <HW_TS_Stop+0xfc>)
 8002372:	689b      	ldr	r3, [r3, #8]
 8002374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002378:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800237c:	d107      	bne.n	800238e <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800237e:	bf00      	nop
 8002380:	4b20      	ldr	r3, [pc, #128]	; (8002404 <HW_TS_Stop+0xf0>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68db      	ldr	r3, [r3, #12]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f8      	bne.n	8002380 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 800238e:	4b1d      	ldr	r3, [pc, #116]	; (8002404 <HW_TS_Stop+0xf0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	4b1b      	ldr	r3, [pc, #108]	; (8002404 <HW_TS_Stop+0xf0>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800239c:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 800239e:	bf00      	nop
 80023a0:	4b18      	ldr	r3, [pc, #96]	; (8002404 <HW_TS_Stop+0xf0>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d0f8      	beq.n	80023a0 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80023ae:	4b15      	ldr	r3, [pc, #84]	; (8002404 <HW_TS_Stop+0xf0>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	4b13      	ldr	r3, [pc, #76]	; (8002404 <HW_TS_Stop+0xf0>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80023be:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80023c0:	4b14      	ldr	r3, [pc, #80]	; (8002414 <HW_TS_Stop+0x100>)
 80023c2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80023c6:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80023c8:	2003      	movs	r0, #3
 80023ca:	f001 fa50 	bl	800386e <HAL_NVIC_ClearPendingIRQ>
 80023ce:	e007      	b.n	80023e0 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80023d0:	4b11      	ldr	r3, [pc, #68]	; (8002418 <HW_TS_Stop+0x104>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	7cfa      	ldrb	r2, [r7, #19]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d001      	beq.n	80023e0 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80023dc:	f7ff fd5e 	bl	8001e9c <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80023e0:	4b08      	ldr	r3, [pc, #32]	; (8002404 <HW_TS_Stop+0xf0>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	22ff      	movs	r2, #255	; 0xff
 80023e6:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80023e8:	2003      	movs	r0, #3
 80023ea:	f001 fa0a 	bl	8003802 <HAL_NVIC_EnableIRQ>
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f383 8810 	msr	PRIMASK, r3
}
 80023f8:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80023fa:	bf00      	nop
}
 80023fc:	3718      	adds	r7, #24
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	200001dc 	.word	0x200001dc
 8002408:	200000fc 	.word	0x200000fc
 800240c:	2000018c 	.word	0x2000018c
 8002410:	40002800 	.word	0x40002800
 8002414:	58000800 	.word	0x58000800
 8002418:	2000018d 	.word	0x2000018d

0800241c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	6039      	str	r1, [r7, #0]
 8002426:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002428:	79fa      	ldrb	r2, [r7, #7]
 800242a:	493b      	ldr	r1, [pc, #236]	; (8002518 <HW_TS_Start+0xfc>)
 800242c:	4613      	mov	r3, r2
 800242e:	005b      	lsls	r3, r3, #1
 8002430:	4413      	add	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	440b      	add	r3, r1
 8002436:	330c      	adds	r3, #12
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	b2db      	uxtb	r3, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d103      	bne.n	8002448 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002440:	79fb      	ldrb	r3, [r7, #7]
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff ff66 	bl	8002314 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002448:	f3ef 8310 	mrs	r3, PRIMASK
 800244c:	60fb      	str	r3, [r7, #12]
  return(result);
 800244e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002450:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002452:	b672      	cpsid	i
}
 8002454:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002456:	2003      	movs	r0, #3
 8002458:	f001 f9e1 	bl	800381e <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800245c:	4b2f      	ldr	r3, [pc, #188]	; (800251c <HW_TS_Start+0x100>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	22ca      	movs	r2, #202	; 0xca
 8002462:	625a      	str	r2, [r3, #36]	; 0x24
 8002464:	4b2d      	ldr	r3, [pc, #180]	; (800251c <HW_TS_Start+0x100>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2253      	movs	r2, #83	; 0x53
 800246a:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800246c:	79fa      	ldrb	r2, [r7, #7]
 800246e:	492a      	ldr	r1, [pc, #168]	; (8002518 <HW_TS_Start+0xfc>)
 8002470:	4613      	mov	r3, r2
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	4413      	add	r3, r2
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	440b      	add	r3, r1
 800247a:	330c      	adds	r3, #12
 800247c:	2202      	movs	r2, #2
 800247e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002480:	79fa      	ldrb	r2, [r7, #7]
 8002482:	4925      	ldr	r1, [pc, #148]	; (8002518 <HW_TS_Start+0xfc>)
 8002484:	4613      	mov	r3, r2
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	4413      	add	r3, r2
 800248a:	00db      	lsls	r3, r3, #3
 800248c:	440b      	add	r3, r1
 800248e:	3308      	adds	r3, #8
 8002490:	683a      	ldr	r2, [r7, #0]
 8002492:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002494:	79fa      	ldrb	r2, [r7, #7]
 8002496:	4920      	ldr	r1, [pc, #128]	; (8002518 <HW_TS_Start+0xfc>)
 8002498:	4613      	mov	r3, r2
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	4413      	add	r3, r2
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	440b      	add	r3, r1
 80024a2:	3304      	adds	r3, #4
 80024a4:	683a      	ldr	r2, [r7, #0]
 80024a6:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80024a8:	79fb      	ldrb	r3, [r7, #7]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fb30 	bl	8001b10 <linkTimer>
 80024b0:	4603      	mov	r3, r0
 80024b2:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80024b4:	4b1a      	ldr	r3, [pc, #104]	; (8002520 <HW_TS_Start+0x104>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80024ba:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <HW_TS_Start+0x108>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	b2db      	uxtb	r3, r3
 80024c0:	7c7a      	ldrb	r2, [r7, #17]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d002      	beq.n	80024cc <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80024c6:	f7ff fce9 	bl	8001e9c <RescheduleTimerList>
 80024ca:	e013      	b.n	80024f4 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80024cc:	79fa      	ldrb	r2, [r7, #7]
 80024ce:	4912      	ldr	r1, [pc, #72]	; (8002518 <HW_TS_Start+0xfc>)
 80024d0:	4613      	mov	r3, r2
 80024d2:	005b      	lsls	r3, r3, #1
 80024d4:	4413      	add	r3, r2
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	440b      	add	r3, r1
 80024da:	3308      	adds	r3, #8
 80024dc:	6819      	ldr	r1, [r3, #0]
 80024de:	8a7b      	ldrh	r3, [r7, #18]
 80024e0:	79fa      	ldrb	r2, [r7, #7]
 80024e2:	1ac9      	subs	r1, r1, r3
 80024e4:	480c      	ldr	r0, [pc, #48]	; (8002518 <HW_TS_Start+0xfc>)
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	4403      	add	r3, r0
 80024f0:	3308      	adds	r3, #8
 80024f2:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80024f4:	4b09      	ldr	r3, [pc, #36]	; (800251c <HW_TS_Start+0x100>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	22ff      	movs	r2, #255	; 0xff
 80024fa:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80024fc:	2003      	movs	r0, #3
 80024fe:	f001 f980 	bl	8003802 <HAL_NVIC_EnableIRQ>
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	f383 8810 	msr	PRIMASK, r3
}
 800250c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800250e:	bf00      	nop
}
 8002510:	3718      	adds	r7, #24
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	200000fc 	.word	0x200000fc
 800251c:	200001dc 	.word	0x200001dc
 8002520:	2000018c 	.word	0x2000018c
 8002524:	2000018d 	.word	0x2000018d

08002528 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	460b      	mov	r3, r1
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4798      	blx	r3

  return;
 800253a:	bf00      	nop
}
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
	...

08002544 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b086      	sub	sp, #24
 8002548:	af00      	add	r7, sp, #0
 800254a:	60b9      	str	r1, [r7, #8]
 800254c:	607b      	str	r3, [r7, #4]
 800254e:	4603      	mov	r3, r0
 8002550:	73fb      	strb	r3, [r7, #15]
 8002552:	4613      	mov	r3, r2
 8002554:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8002556:	2300      	movs	r3, #0
 8002558:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 800255a:	2300      	movs	r3, #0
 800255c:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10e      	bne.n	8002582 <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 8002564:	4a17      	ldr	r2, [pc, #92]	; (80025c4 <HW_UART_Transmit_DMA+0x80>)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 800256a:	4b17      	ldr	r3, [pc, #92]	; (80025c8 <HW_UART_Transmit_DMA+0x84>)
 800256c:	4a17      	ldr	r2, [pc, #92]	; (80025cc <HW_UART_Transmit_DMA+0x88>)
 800256e:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002570:	89bb      	ldrh	r3, [r7, #12]
 8002572:	461a      	mov	r2, r3
 8002574:	68b9      	ldr	r1, [r7, #8]
 8002576:	4814      	ldr	r0, [pc, #80]	; (80025c8 <HW_UART_Transmit_DMA+0x84>)
 8002578:	f004 ffde 	bl	8007538 <HAL_UART_Transmit_DMA>
 800257c:	4603      	mov	r3, r0
 800257e:	75fb      	strb	r3, [r7, #23]
            break;
 8002580:	e000      	b.n	8002584 <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002582:	bf00      	nop
    }

    switch (hal_status)
 8002584:	7dfb      	ldrb	r3, [r7, #23]
 8002586:	2b03      	cmp	r3, #3
 8002588:	d816      	bhi.n	80025b8 <HW_UART_Transmit_DMA+0x74>
 800258a:	a201      	add	r2, pc, #4	; (adr r2, 8002590 <HW_UART_Transmit_DMA+0x4c>)
 800258c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002590:	080025a1 	.word	0x080025a1
 8002594:	080025a7 	.word	0x080025a7
 8002598:	080025ad 	.word	0x080025ad
 800259c:	080025b3 	.word	0x080025b3
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 80025a0:	2300      	movs	r3, #0
 80025a2:	75bb      	strb	r3, [r7, #22]
            break;
 80025a4:	e009      	b.n	80025ba <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 80025a6:	2301      	movs	r3, #1
 80025a8:	75bb      	strb	r3, [r7, #22]
            break;
 80025aa:	e006      	b.n	80025ba <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 80025ac:	2302      	movs	r3, #2
 80025ae:	75bb      	strb	r3, [r7, #22]
            break;
 80025b0:	e003      	b.n	80025ba <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 80025b2:	2303      	movs	r3, #3
 80025b4:	75bb      	strb	r3, [r7, #22]
            break;
 80025b6:	e000      	b.n	80025ba <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 80025b8:	bf00      	nop
    }

    return hw_status;
 80025ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	2000019c 	.word	0x2000019c
 80025c8:	20000298 	.word	0x20000298
 80025cc:	40013800 	.word	0x40013800

080025d0 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	461a      	mov	r2, r3
 80025de:	4b09      	ldr	r3, [pc, #36]	; (8002604 <HAL_UART_TxCpltCallback+0x34>)
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d107      	bne.n	80025f4 <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 80025e4:	4b08      	ldr	r3, [pc, #32]	; (8002608 <HAL_UART_TxCpltCallback+0x38>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d005      	beq.n	80025f8 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 80025ec:	4b06      	ldr	r3, [pc, #24]	; (8002608 <HAL_UART_TxCpltCallback+0x38>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4798      	blx	r3
            }
            break;
 80025f2:	e001      	b.n	80025f8 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 80025f4:	bf00      	nop
 80025f6:	e000      	b.n	80025fa <HAL_UART_TxCpltCallback+0x2a>
            break;
 80025f8:	bf00      	nop
    }

    return;
 80025fa:	bf00      	nop
}
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40013800 	.word	0x40013800
 8002608:	2000019c 	.word	0x2000019c

0800260c <LL_RCC_LSE_SetDriveCapability>:
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800261c:	f023 0218 	bic.w	r2, r3, #24
 8002620:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4313      	orrs	r3, r2
 8002628:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800262c:	bf00      	nop
 800262e:	370c      	adds	r7, #12
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr

08002638 <LL_AHB1_GRP1_EnableClock>:
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002640:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002644:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002646:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4313      	orrs	r3, r2
 800264e:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002650:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002654:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4013      	ands	r3, r2
 800265a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800265c:	68fb      	ldr	r3, [r7, #12]
}
 800265e:	bf00      	nop
 8002660:	3714      	adds	r7, #20
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr

0800266a <LL_AHB2_GRP1_EnableClock>:
{
 800266a:	b480      	push	{r7}
 800266c:	b085      	sub	sp, #20
 800266e:	af00      	add	r7, sp, #0
 8002670:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002672:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002676:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002678:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4313      	orrs	r3, r2
 8002680:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002682:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002686:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4013      	ands	r3, r2
 800268c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800268e:	68fb      	ldr	r3, [r7, #12]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026a0:	f000 febc 	bl	800341c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80026a4:	f7fe fd48 	bl	8001138 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026a8:	f000 f824 	bl	80026f4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80026ac:	f000 f898 	bl	80027e0 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80026b0:	f000 f8b6 	bl	8002820 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026b4:	f000 fa58 	bl	8002b68 <MX_GPIO_Init>
  MX_DMA_Init();
 80026b8:	f000 fa44 	bl	8002b44 <MX_DMA_Init>
  MX_RTC_Init();
 80026bc:	f000 f8cc 	bl	8002858 <MX_RTC_Init>
  MX_USB_PCD_Init();
 80026c0:	f000 fa18 	bl	8002af4 <MX_USB_PCD_Init>
  MX_TIM2_Init();
 80026c4:	f000 f8fc 	bl	80028c0 <MX_TIM2_Init>
  MX_TIM16_Init();
 80026c8:	f000 f94e 	bl	8002968 <MX_TIM16_Init>
  MX_RF_Init();
 80026cc:	f000 f8bc 	bl	8002848 <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 80026d0:	2100      	movs	r1, #0
 80026d2:	4806      	ldr	r0, [pc, #24]	; (80026ec <main+0x50>)
 80026d4:	f003 ffa4 	bl	8006620 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //really just channel 1 and 2 because that is what the encoder uses
 80026d8:	213c      	movs	r1, #60	; 0x3c
 80026da:	4805      	ldr	r0, [pc, #20]	; (80026f0 <main+0x54>)
 80026dc:	f004 f920 	bl	8006920 <HAL_TIM_Encoder_Start>
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80026e0:	f7fe fd38 	bl	8001154 <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80026e4:	f7fe ffe5 	bl	80016b2 <MX_APPE_Process>
 80026e8:	e7fc      	b.n	80026e4 <main+0x48>
 80026ea:	bf00      	nop
 80026ec:	2000024c 	.word	0x2000024c
 80026f0:	20000200 	.word	0x20000200

080026f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b09a      	sub	sp, #104	; 0x68
 80026f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026fa:	f107 0320 	add.w	r3, r7, #32
 80026fe:	2248      	movs	r2, #72	; 0x48
 8002700:	2100      	movs	r1, #0
 8002702:	4618      	mov	r0, r3
 8002704:	f00b f9f8 	bl	800daf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002708:	1d3b      	adds	r3, r7, #4
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
 8002712:	60da      	str	r2, [r3, #12]
 8002714:	611a      	str	r2, [r3, #16]
 8002716:	615a      	str	r2, [r3, #20]
 8002718:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 800271a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002724:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002728:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800272a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f023 0303 	bic.w	r3, r3, #3
 8002734:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002738:	f043 0301 	orr.w	r3, r3, #1
 800273c:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800273e:	f001 ff19 	bl	8004574 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002742:	2000      	movs	r0, #0
 8002744:	f7ff ff62 	bl	800260c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002748:	4b24      	ldr	r3, [pc, #144]	; (80027dc <SystemClock_Config+0xe8>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002750:	4a22      	ldr	r2, [pc, #136]	; (80027dc <SystemClock_Config+0xe8>)
 8002752:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002756:	6013      	str	r3, [r2, #0]
 8002758:	4b20      	ldr	r3, [pc, #128]	; (80027dc <SystemClock_Config+0xe8>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002760:	603b      	str	r3, [r7, #0]
 8002762:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002764:	2327      	movs	r3, #39	; 0x27
 8002766:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002768:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800276c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800276e:	2301      	movs	r3, #1
 8002770:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002772:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002776:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002778:	2301      	movs	r3, #1
 800277a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800277c:	2340      	movs	r3, #64	; 0x40
 800277e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002780:	2300      	movs	r3, #0
 8002782:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002784:	2360      	movs	r3, #96	; 0x60
 8002786:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002788:	2300      	movs	r3, #0
 800278a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800278c:	f107 0320 	add.w	r3, r7, #32
 8002790:	4618      	mov	r0, r3
 8002792:	f002 fa83 	bl	8004c9c <HAL_RCC_OscConfig>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d001      	beq.n	80027a0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800279c:	f000 fa80 	bl	8002ca0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80027a0:	236f      	movs	r3, #111	; 0x6f
 80027a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80027a4:	2302      	movs	r3, #2
 80027a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027a8:	2300      	movs	r3, #0
 80027aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027ac:	2300      	movs	r3, #0
 80027ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80027b8:	2300      	movs	r3, #0
 80027ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80027bc:	1d3b      	adds	r3, r7, #4
 80027be:	2101      	movs	r1, #1
 80027c0:	4618      	mov	r0, r3
 80027c2:	f002 fddf 	bl	8005384 <HAL_RCC_ClockConfig>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 80027cc:	f000 fa68 	bl	8002ca0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80027d0:	f003 fb9a 	bl	8005f08 <HAL_RCCEx_EnableMSIPLLMode>
}
 80027d4:	bf00      	nop
 80027d6:	3768      	adds	r7, #104	; 0x68
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	58000400 	.word	0x58000400

080027e0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b094      	sub	sp, #80	; 0x50
 80027e4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027e6:	463b      	mov	r3, r7
 80027e8:	2250      	movs	r2, #80	; 0x50
 80027ea:	2100      	movs	r1, #0
 80027ec:	4618      	mov	r0, r3
 80027ee:	f00b f983 	bl	800daf8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80027f2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80027f6:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80027f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027fc:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80027fe:	2302      	movs	r3, #2
 8002800:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002802:	2310      	movs	r3, #16
 8002804:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002806:	463b      	mov	r3, r7
 8002808:	4618      	mov	r0, r3
 800280a:	f003 fa07 	bl	8005c1c <HAL_RCCEx_PeriphCLKConfig>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002814:	f000 fa44 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 8002818:	bf00      	nop
 800281a:	3750      	adds	r7, #80	; 0x50
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002824:	4b06      	ldr	r3, [pc, #24]	; (8002840 <MX_IPCC_Init+0x20>)
 8002826:	4a07      	ldr	r2, [pc, #28]	; (8002844 <MX_IPCC_Init+0x24>)
 8002828:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800282a:	4805      	ldr	r0, [pc, #20]	; (8002840 <MX_IPCC_Init+0x20>)
 800282c:	f001 fd24 	bl	8004278 <HAL_IPCC_Init>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002836:	f000 fa33 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	200001a0 	.word	0x200001a0
 8002844:	58000c00 	.word	0x58000c00

08002848 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
	...

08002858 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800285c:	4b16      	ldr	r3, [pc, #88]	; (80028b8 <MX_RTC_Init+0x60>)
 800285e:	4a17      	ldr	r2, [pc, #92]	; (80028bc <MX_RTC_Init+0x64>)
 8002860:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002862:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <MX_RTC_Init+0x60>)
 8002864:	2200      	movs	r2, #0
 8002866:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002868:	4b13      	ldr	r3, [pc, #76]	; (80028b8 <MX_RTC_Init+0x60>)
 800286a:	220f      	movs	r2, #15
 800286c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800286e:	4b12      	ldr	r3, [pc, #72]	; (80028b8 <MX_RTC_Init+0x60>)
 8002870:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002874:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002876:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <MX_RTC_Init+0x60>)
 8002878:	2200      	movs	r2, #0
 800287a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800287c:	4b0e      	ldr	r3, [pc, #56]	; (80028b8 <MX_RTC_Init+0x60>)
 800287e:	2200      	movs	r2, #0
 8002880:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002882:	4b0d      	ldr	r3, [pc, #52]	; (80028b8 <MX_RTC_Init+0x60>)
 8002884:	2200      	movs	r2, #0
 8002886:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002888:	4b0b      	ldr	r3, [pc, #44]	; (80028b8 <MX_RTC_Init+0x60>)
 800288a:	2200      	movs	r2, #0
 800288c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800288e:	480a      	ldr	r0, [pc, #40]	; (80028b8 <MX_RTC_Init+0x60>)
 8002890:	f003 fc52 	bl	8006138 <HAL_RTC_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d001      	beq.n	800289e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800289a:	f000 fa01 	bl	8002ca0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800289e:	2200      	movs	r2, #0
 80028a0:	2100      	movs	r1, #0
 80028a2:	4805      	ldr	r0, [pc, #20]	; (80028b8 <MX_RTC_Init+0x60>)
 80028a4:	f003 fd48 	bl	8006338 <HAL_RTCEx_SetWakeUpTimer_IT>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 80028ae:	f000 f9f7 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	200001dc 	.word	0x200001dc
 80028bc:	40002800 	.word	0x40002800

080028c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08c      	sub	sp, #48	; 0x30
 80028c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028c6:	f107 030c 	add.w	r3, r7, #12
 80028ca:	2224      	movs	r2, #36	; 0x24
 80028cc:	2100      	movs	r1, #0
 80028ce:	4618      	mov	r0, r3
 80028d0:	f00b f912 	bl	800daf8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028d4:	463b      	mov	r3, r7
 80028d6:	2200      	movs	r2, #0
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	605a      	str	r2, [r3, #4]
 80028dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028de:	4b21      	ldr	r3, [pc, #132]	; (8002964 <MX_TIM2_Init+0xa4>)
 80028e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80028e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80028e6:	4b1f      	ldr	r3, [pc, #124]	; (8002964 <MX_TIM2_Init+0xa4>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028ec:	4b1d      	ldr	r3, [pc, #116]	; (8002964 <MX_TIM2_Init+0xa4>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80028f2:	4b1c      	ldr	r3, [pc, #112]	; (8002964 <MX_TIM2_Init+0xa4>)
 80028f4:	f04f 32ff 	mov.w	r2, #4294967295
 80028f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028fa:	4b1a      	ldr	r3, [pc, #104]	; (8002964 <MX_TIM2_Init+0xa4>)
 80028fc:	2200      	movs	r2, #0
 80028fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002900:	4b18      	ldr	r3, [pc, #96]	; (8002964 <MX_TIM2_Init+0xa4>)
 8002902:	2280      	movs	r2, #128	; 0x80
 8002904:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002906:	2303      	movs	r3, #3
 8002908:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800290a:	2300      	movs	r3, #0
 800290c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800290e:	2301      	movs	r3, #1
 8002910:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002912:	2300      	movs	r3, #0
 8002914:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002916:	2300      	movs	r3, #0
 8002918:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800291a:	2300      	movs	r3, #0
 800291c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800291e:	2301      	movs	r3, #1
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002922:	2300      	movs	r3, #0
 8002924:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800292a:	f107 030c 	add.w	r3, r7, #12
 800292e:	4619      	mov	r1, r3
 8002930:	480c      	ldr	r0, [pc, #48]	; (8002964 <MX_TIM2_Init+0xa4>)
 8002932:	f003 ff4f 	bl	80067d4 <HAL_TIM_Encoder_Init>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800293c:	f000 f9b0 	bl	8002ca0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002940:	2300      	movs	r3, #0
 8002942:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002944:	2300      	movs	r3, #0
 8002946:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002948:	463b      	mov	r3, r7
 800294a:	4619      	mov	r1, r3
 800294c:	4805      	ldr	r0, [pc, #20]	; (8002964 <MX_TIM2_Init+0xa4>)
 800294e:	f004 fc9d 	bl	800728c <HAL_TIMEx_MasterConfigSynchronization>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002958:	f000 f9a2 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800295c:	bf00      	nop
 800295e:	3730      	adds	r7, #48	; 0x30
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	20000200 	.word	0x20000200

08002968 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b094      	sub	sp, #80	; 0x50
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800296e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
 8002978:	609a      	str	r2, [r3, #8]
 800297a:	60da      	str	r2, [r3, #12]
 800297c:	611a      	str	r2, [r3, #16]
 800297e:	615a      	str	r2, [r3, #20]
 8002980:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002982:	463b      	mov	r3, r7
 8002984:	2234      	movs	r2, #52	; 0x34
 8002986:	2100      	movs	r1, #0
 8002988:	4618      	mov	r0, r3
 800298a:	f00b f8b5 	bl	800daf8 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800298e:	4b30      	ldr	r3, [pc, #192]	; (8002a50 <MX_TIM16_Init+0xe8>)
 8002990:	4a30      	ldr	r2, [pc, #192]	; (8002a54 <MX_TIM16_Init+0xec>)
 8002992:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8002994:	4b2e      	ldr	r3, [pc, #184]	; (8002a50 <MX_TIM16_Init+0xe8>)
 8002996:	2200      	movs	r2, #0
 8002998:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800299a:	4b2d      	ldr	r3, [pc, #180]	; (8002a50 <MX_TIM16_Init+0xe8>)
 800299c:	2200      	movs	r2, #0
 800299e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 255;
 80029a0:	4b2b      	ldr	r3, [pc, #172]	; (8002a50 <MX_TIM16_Init+0xe8>)
 80029a2:	22ff      	movs	r2, #255	; 0xff
 80029a4:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a6:	4b2a      	ldr	r3, [pc, #168]	; (8002a50 <MX_TIM16_Init+0xe8>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80029ac:	4b28      	ldr	r3, [pc, #160]	; (8002a50 <MX_TIM16_Init+0xe8>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029b2:	4b27      	ldr	r3, [pc, #156]	; (8002a50 <MX_TIM16_Init+0xe8>)
 80029b4:	2280      	movs	r2, #128	; 0x80
 80029b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80029b8:	4825      	ldr	r0, [pc, #148]	; (8002a50 <MX_TIM16_Init+0xe8>)
 80029ba:	f003 fd79 	bl	80064b0 <HAL_TIM_Base_Init>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d001      	beq.n	80029c8 <MX_TIM16_Init+0x60>
  {
    Error_Handler();
 80029c4:	f000 f96c 	bl	8002ca0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80029c8:	4821      	ldr	r0, [pc, #132]	; (8002a50 <MX_TIM16_Init+0xe8>)
 80029ca:	f003 fdc8 	bl	800655e <HAL_TIM_PWM_Init>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <MX_TIM16_Init+0x70>
  {
    Error_Handler();
 80029d4:	f000 f964 	bl	8002ca0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029d8:	2360      	movs	r3, #96	; 0x60
 80029da:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 80029dc:	2300      	movs	r3, #0
 80029de:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029e0:	2300      	movs	r3, #0
 80029e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80029e4:	2300      	movs	r3, #0
 80029e6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80029e8:	2300      	movs	r3, #0
 80029ea:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80029ec:	2300      	movs	r3, #0
 80029ee:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80029f0:	2300      	movs	r3, #0
 80029f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80029f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80029f8:	2200      	movs	r2, #0
 80029fa:	4619      	mov	r1, r3
 80029fc:	4814      	ldr	r0, [pc, #80]	; (8002a50 <MX_TIM16_Init+0xe8>)
 80029fe:	f004 f81d 	bl	8006a3c <HAL_TIM_PWM_ConfigChannel>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d001      	beq.n	8002a0c <MX_TIM16_Init+0xa4>
  {
    Error_Handler();
 8002a08:	f000 f94a 	bl	8002ca0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a10:	2300      	movs	r3, #0
 8002a12:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a14:	2300      	movs	r3, #0
 8002a16:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a24:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002a26:	2300      	movs	r3, #0
 8002a28:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002a2e:	463b      	mov	r3, r7
 8002a30:	4619      	mov	r1, r3
 8002a32:	4807      	ldr	r0, [pc, #28]	; (8002a50 <MX_TIM16_Init+0xe8>)
 8002a34:	f004 fc8a 	bl	800734c <HAL_TIMEx_ConfigBreakDeadTime>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <MX_TIM16_Init+0xda>
  {
    Error_Handler();
 8002a3e:	f000 f92f 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8002a42:	4803      	ldr	r0, [pc, #12]	; (8002a50 <MX_TIM16_Init+0xe8>)
 8002a44:	f000 fa4e 	bl	8002ee4 <HAL_TIM_MspPostInit>

}
 8002a48:	bf00      	nop
 8002a4a:	3750      	adds	r7, #80	; 0x50
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	bd80      	pop	{r7, pc}
 8002a50:	2000024c 	.word	0x2000024c
 8002a54:	40014400 	.word	0x40014400

08002a58 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002a5c:	4b23      	ldr	r3, [pc, #140]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a5e:	4a24      	ldr	r2, [pc, #144]	; (8002af0 <MX_USART1_UART_Init+0x98>)
 8002a60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002a62:	4b22      	ldr	r3, [pc, #136]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002a68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a6a:	4b20      	ldr	r3, [pc, #128]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a70:	4b1e      	ldr	r3, [pc, #120]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a76:	4b1d      	ldr	r3, [pc, #116]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a7c:	4b1b      	ldr	r3, [pc, #108]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a7e:	220c      	movs	r2, #12
 8002a80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a82:	4b1a      	ldr	r3, [pc, #104]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002a88:	4b18      	ldr	r3, [pc, #96]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a8a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002a8e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a90:	4b16      	ldr	r3, [pc, #88]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002a96:	4b15      	ldr	r3, [pc, #84]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a9c:	4b13      	ldr	r3, [pc, #76]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002aa2:	4812      	ldr	r0, [pc, #72]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002aa4:	f004 fcf8 	bl	8007498 <HAL_UART_Init>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002aae:	f000 f8f7 	bl	8002ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	480d      	ldr	r0, [pc, #52]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002ab6:	f005 febe 	bl	8008836 <HAL_UARTEx_SetTxFifoThreshold>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002ac0:	f000 f8ee 	bl	8002ca0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ac4:	2100      	movs	r1, #0
 8002ac6:	4809      	ldr	r0, [pc, #36]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002ac8:	f005 fef3 	bl	80088b2 <HAL_UARTEx_SetRxFifoThreshold>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002ad2:	f000 f8e5 	bl	8002ca0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002ad6:	4805      	ldr	r0, [pc, #20]	; (8002aec <MX_USART1_UART_Init+0x94>)
 8002ad8:	f005 fe74 	bl	80087c4 <HAL_UARTEx_DisableFifoMode>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002ae2:	f000 f8dd 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20000298 	.word	0x20000298
 8002af0:	40013800 	.word	0x40013800

08002af4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8002af8:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002afa:	4a11      	ldr	r2, [pc, #68]	; (8002b40 <MX_USB_PCD_Init+0x4c>)
 8002afc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8002afe:	4b0f      	ldr	r3, [pc, #60]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002b00:	2208      	movs	r2, #8
 8002b02:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8002b04:	4b0d      	ldr	r3, [pc, #52]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002b06:	2202      	movs	r2, #2
 8002b08:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8002b0a:	4b0c      	ldr	r3, [pc, #48]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8002b10:	4b0a      	ldr	r3, [pc, #40]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8002b16:	4b09      	ldr	r3, [pc, #36]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8002b1c:	4b07      	ldr	r3, [pc, #28]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8002b22:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8002b28:	4804      	ldr	r0, [pc, #16]	; (8002b3c <MX_USB_PCD_Init+0x48>)
 8002b2a:	f001 fc2b 	bl	8004384 <HAL_PCD_Init>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8002b34:	f000 f8b4 	bl	8002ca0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8002b38:	bf00      	nop
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	2000038c 	.word	0x2000038c
 8002b40:	40006800 	.word	0x40006800

08002b44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002b48:	2004      	movs	r0, #4
 8002b4a:	f7ff fd75 	bl	8002638 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002b4e:	2001      	movs	r0, #1
 8002b50:	f7ff fd72 	bl	8002638 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 15, 0);
 8002b54:	2200      	movs	r2, #0
 8002b56:	210f      	movs	r1, #15
 8002b58:	200b      	movs	r0, #11
 8002b5a:	f000 fe38 	bl	80037ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002b5e:	200b      	movs	r0, #11
 8002b60:	f000 fe4f 	bl	8003802 <HAL_NVIC_EnableIRQ>

}
 8002b64:	bf00      	nop
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b6e:	1d3b      	adds	r3, r7, #4
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	605a      	str	r2, [r3, #4]
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	60da      	str	r2, [r3, #12]
 8002b7a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b7c:	2004      	movs	r0, #4
 8002b7e:	f7ff fd74 	bl	800266a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b82:	2001      	movs	r0, #1
 8002b84:	f7ff fd71 	bl	800266a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b88:	2002      	movs	r0, #2
 8002b8a:	f7ff fd6e 	bl	800266a <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b8e:	2008      	movs	r0, #8
 8002b90:	f7ff fd6b 	bl	800266a <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SYS_ENABLE_Pin|DIR_A_Pin, GPIO_PIN_RESET);
 8002b94:	2200      	movs	r2, #0
 8002b96:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8002b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b9e:	f001 fb17 	bl	80041d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Green_Led_Pin|Red_Led_Pin|Blue_Led_Pin, GPIO_PIN_RESET);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	2123      	movs	r1, #35	; 0x23
 8002ba6:	4833      	ldr	r0, [pc, #204]	; (8002c74 <MX_GPIO_Init+0x10c>)
 8002ba8:	f001 fb12 	bl	80041d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_B_GPIO_Port, DIR_B_Pin, GPIO_PIN_RESET);
 8002bac:	2200      	movs	r2, #0
 8002bae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002bb2:	4831      	ldr	r0, [pc, #196]	; (8002c78 <MX_GPIO_Init+0x110>)
 8002bb4:	f001 fb0c 	bl	80041d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SYS_ENABLE_Pin DIR_A_Pin */
  GPIO_InitStruct.Pin = SYS_ENABLE_Pin|DIR_A_Pin;
 8002bb8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8002bbc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bca:	1d3b      	adds	r3, r7, #4
 8002bcc:	4619      	mov	r1, r3
 8002bce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bd2:	f001 f98d 	bl	8003ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002bd6:	2310      	movs	r3, #16
 8002bd8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002bda:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002bde:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002be0:	2301      	movs	r3, #1
 8002be2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002be4:	1d3b      	adds	r3, r7, #4
 8002be6:	4619      	mov	r1, r3
 8002be8:	4823      	ldr	r0, [pc, #140]	; (8002c78 <MX_GPIO_Init+0x110>)
 8002bea:	f001 f981 	bl	8003ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Green_Led_Pin Red_Led_Pin Blue_Led_Pin */
  GPIO_InitStruct.Pin = Green_Led_Pin|Red_Led_Pin|Blue_Led_Pin;
 8002bee:	2323      	movs	r3, #35	; 0x23
 8002bf0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bfe:	1d3b      	adds	r3, r7, #4
 8002c00:	4619      	mov	r1, r3
 8002c02:	481c      	ldr	r0, [pc, #112]	; (8002c74 <MX_GPIO_Init+0x10c>)
 8002c04:	f001 f974 	bl	8003ef0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_B_Pin */
  GPIO_InitStruct.Pin = DIR_B_Pin;
 8002c08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c12:	2300      	movs	r3, #0
 8002c14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c16:	2300      	movs	r3, #0
 8002c18:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DIR_B_GPIO_Port, &GPIO_InitStruct);
 8002c1a:	1d3b      	adds	r3, r7, #4
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4816      	ldr	r0, [pc, #88]	; (8002c78 <MX_GPIO_Init+0x110>)
 8002c20:	f001 f966 	bl	8003ef0 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8002c24:	2303      	movs	r3, #3
 8002c26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c28:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002c2c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c32:	1d3b      	adds	r3, r7, #4
 8002c34:	4619      	mov	r1, r3
 8002c36:	4811      	ldr	r0, [pc, #68]	; (8002c7c <MX_GPIO_Init+0x114>)
 8002c38:	f001 f95a 	bl	8003ef0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	2100      	movs	r1, #0
 8002c40:	2006      	movs	r0, #6
 8002c42:	f000 fdc4 	bl	80037ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002c46:	2006      	movs	r0, #6
 8002c48:	f000 fddb 	bl	8003802 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	2100      	movs	r1, #0
 8002c50:	2007      	movs	r0, #7
 8002c52:	f000 fdbc 	bl	80037ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002c56:	2007      	movs	r0, #7
 8002c58:	f000 fdd3 	bl	8003802 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2100      	movs	r1, #0
 8002c60:	200a      	movs	r0, #10
 8002c62:	f000 fdb4 	bl	80037ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002c66:	200a      	movs	r0, #10
 8002c68:	f000 fdcb 	bl	8003802 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c6c:	bf00      	nop
 8002c6e:	3718      	adds	r7, #24
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	48000400 	.word	0x48000400
 8002c78:	48000800 	.word	0x48000800
 8002c7c:	48000c00 	.word	0x48000c00

08002c80 <Set_CCR>:
{
	HAL_UART_Transmit(&huart1,(uint8_t*)message, sizeof(char)*50,10);
}

void Set_CCR(uint32_t CCR)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
	//used for setting motor speed pwm
	__HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, CCR);
 8002c88:	4b04      	ldr	r3, [pc, #16]	; (8002c9c <Set_CCR+0x1c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	687a      	ldr	r2, [r7, #4]
 8002c8e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr
 8002c9c:	2000024c 	.word	0x2000024c

08002ca0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002ca4:	b672      	cpsid	i
}
 8002ca6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ca8:	e7fe      	b.n	8002ca8 <Error_Handler+0x8>

08002caa <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002caa:	b480      	push	{r7}
 8002cac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002cc2:	bf00      	nop
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <LL_AHB2_GRP1_EnableClock>:
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002cd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cd8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002cda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002ce4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ce8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4013      	ands	r3, r2
 8002cee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
}
 8002cf2:	bf00      	nop
 8002cf4:	3714      	adds	r7, #20
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr

08002cfe <LL_AHB3_GRP1_EnableClock>:
{
 8002cfe:	b480      	push	{r7}
 8002d00:	b085      	sub	sp, #20
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002d06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d0a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d0c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002d16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4013      	ands	r3, r2
 8002d20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d22:	68fb      	ldr	r3, [r7, #12]
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <LL_APB1_GRP1_EnableClock>:
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002d38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d3c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002d48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d4c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4013      	ands	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d54:	68fb      	ldr	r3, [r7, #12]
}
 8002d56:	bf00      	nop
 8002d58:	3714      	adds	r7, #20
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <LL_APB2_GRP1_EnableClock>:
{
 8002d62:	b480      	push	{r7}
 8002d64:	b085      	sub	sp, #20
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002d6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d6e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d70:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d7e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4013      	ands	r3, r2
 8002d84:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d86:	68fb      	ldr	r3, [r7, #12]
}
 8002d88:	bf00      	nop
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002d98:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002d9c:	f7ff ffaf 	bl	8002cfe <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002da0:	2200      	movs	r2, #0
 8002da2:	2100      	movs	r1, #0
 8002da4:	202e      	movs	r0, #46	; 0x2e
 8002da6:	f000 fd12 	bl	80037ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002daa:	202e      	movs	r0, #46	; 0x2e
 8002dac:	f000 fd29 	bl	8003802 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002db0:	bf00      	nop
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a0d      	ldr	r2, [pc, #52]	; (8002df8 <HAL_IPCC_MspInit+0x44>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d113      	bne.n	8002dee <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8002dc6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002dca:	f7ff ff98 	bl	8002cfe <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8002dce:	2200      	movs	r2, #0
 8002dd0:	2100      	movs	r1, #0
 8002dd2:	202c      	movs	r0, #44	; 0x2c
 8002dd4:	f000 fcfb 	bl	80037ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8002dd8:	202c      	movs	r0, #44	; 0x2c
 8002dda:	f000 fd12 	bl	8003802 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8002dde:	2200      	movs	r2, #0
 8002de0:	2100      	movs	r1, #0
 8002de2:	202d      	movs	r0, #45	; 0x2d
 8002de4:	f000 fcf3 	bl	80037ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8002de8:	202d      	movs	r0, #45	; 0x2d
 8002dea:	f000 fd0a 	bl	8003802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8002dee:	bf00      	nop
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	58000c00 	.word	0x58000c00

08002dfc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b096      	sub	sp, #88	; 0x58
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e04:	f107 0308 	add.w	r3, r7, #8
 8002e08:	2250      	movs	r2, #80	; 0x50
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f00a fe73 	bl	800daf8 <memset>
  if(hrtc->Instance==RTC)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a12      	ldr	r2, [pc, #72]	; (8002e60 <HAL_RTC_MspInit+0x64>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d11d      	bne.n	8002e58 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002e1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002e20:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002e22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e26:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002e28:	f107 0308 	add.w	r3, r7, #8
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f002 fef5 	bl	8005c1c <HAL_RCCEx_PeriphCLKConfig>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002e38:	f7ff ff32 	bl	8002ca0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002e3c:	f7ff ff35 	bl	8002caa <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002e40:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002e44:	f7ff ff74 	bl	8002d30 <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	2003      	movs	r0, #3
 8002e4e:	f000 fcbe 	bl	80037ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002e52:	2003      	movs	r0, #3
 8002e54:	f000 fcd5 	bl	8003802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002e58:	bf00      	nop
 8002e5a:	3758      	adds	r7, #88	; 0x58
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	40002800 	.word	0x40002800

08002e64 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b088      	sub	sp, #32
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e6c:	f107 030c 	add.w	r3, r7, #12
 8002e70:	2200      	movs	r2, #0
 8002e72:	601a      	str	r2, [r3, #0]
 8002e74:	605a      	str	r2, [r3, #4]
 8002e76:	609a      	str	r2, [r3, #8]
 8002e78:	60da      	str	r2, [r3, #12]
 8002e7a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e84:	d116      	bne.n	8002eb4 <HAL_TIM_Encoder_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e86:	2001      	movs	r0, #1
 8002e88:	f7ff ff52 	bl	8002d30 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e8c:	2001      	movs	r0, #1
 8002e8e:	f7ff ff1d 	bl	8002ccc <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8002e92:	2303      	movs	r3, #3
 8002e94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e96:	2302      	movs	r3, #2
 8002e98:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea6:	f107 030c 	add.w	r3, r7, #12
 8002eaa:	4619      	mov	r1, r3
 8002eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002eb0:	f001 f81e 	bl	8003ef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002eb4:	bf00      	nop
 8002eb6:	3720      	adds	r7, #32
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a05      	ldr	r2, [pc, #20]	; (8002ee0 <HAL_TIM_Base_MspInit+0x24>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d103      	bne.n	8002ed6 <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002ece:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002ed2:	f7ff ff46 	bl	8002d62 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8002ed6:	bf00      	nop
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40014400 	.word	0x40014400

08002ee4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b088      	sub	sp, #32
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eec:	f107 030c 	add.w	r3, r7, #12
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	605a      	str	r2, [r3, #4]
 8002ef6:	609a      	str	r2, [r3, #8]
 8002ef8:	60da      	str	r2, [r3, #12]
 8002efa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM16)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a0d      	ldr	r2, [pc, #52]	; (8002f38 <HAL_TIM_MspPostInit+0x54>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d113      	bne.n	8002f2e <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f06:	2001      	movs	r0, #1
 8002f08:	f7ff fee0 	bl	8002ccc <LL_AHB2_GRP1_EnableClock>
    /**TIM16 GPIO Configuration
    PA6     ------> TIM16_CH1
    */
    GPIO_InitStruct.Pin = MOTOR_PWM_Pin;
 8002f0c:	2340      	movs	r3, #64	; 0x40
 8002f0e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f10:	2302      	movs	r3, #2
 8002f12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f14:	2300      	movs	r3, #0
 8002f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002f1c:	230e      	movs	r3, #14
 8002f1e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(MOTOR_PWM_GPIO_Port, &GPIO_InitStruct);
 8002f20:	f107 030c 	add.w	r3, r7, #12
 8002f24:	4619      	mov	r1, r3
 8002f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f2a:	f000 ffe1 	bl	8003ef0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8002f2e:	bf00      	nop
 8002f30:	3720      	adds	r7, #32
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40014400 	.word	0x40014400

08002f3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b09c      	sub	sp, #112	; 0x70
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f44:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]
 8002f4c:	605a      	str	r2, [r3, #4]
 8002f4e:	609a      	str	r2, [r3, #8]
 8002f50:	60da      	str	r2, [r3, #12]
 8002f52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f54:	f107 030c 	add.w	r3, r7, #12
 8002f58:	2250      	movs	r2, #80	; 0x50
 8002f5a:	2100      	movs	r1, #0
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f00a fdcb 	bl	800daf8 <memset>
  if(huart->Instance==USART1)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a2e      	ldr	r2, [pc, #184]	; (8003020 <HAL_UART_MspInit+0xe4>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d155      	bne.n	8003018 <HAL_UART_MspInit+0xdc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002f70:	2300      	movs	r3, #0
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f74:	f107 030c 	add.w	r3, r7, #12
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f002 fe4f 	bl	8005c1c <HAL_RCCEx_PeriphCLKConfig>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002f84:	f7ff fe8c 	bl	8002ca0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f88:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002f8c:	f7ff fee9 	bl	8002d62 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f90:	2002      	movs	r0, #2
 8002f92:	f7ff fe9b 	bl	8002ccc <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002f96:	23c0      	movs	r3, #192	; 0xc0
 8002f98:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f9a:	2302      	movs	r3, #2
 8002f9c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fa6:	2307      	movs	r3, #7
 8002fa8:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002faa:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002fae:	4619      	mov	r1, r3
 8002fb0:	481c      	ldr	r0, [pc, #112]	; (8003024 <HAL_UART_MspInit+0xe8>)
 8002fb2:	f000 ff9d 	bl	8003ef0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002fb6:	4b1c      	ldr	r3, [pc, #112]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fb8:	4a1c      	ldr	r2, [pc, #112]	; (800302c <HAL_UART_MspInit+0xf0>)
 8002fba:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002fbc:	4b1a      	ldr	r3, [pc, #104]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fbe:	220f      	movs	r2, #15
 8002fc0:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fc2:	4b19      	ldr	r3, [pc, #100]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fc4:	2210      	movs	r2, #16
 8002fc6:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fc8:	4b17      	ldr	r3, [pc, #92]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fce:	4b16      	ldr	r3, [pc, #88]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fd0:	2280      	movs	r2, #128	; 0x80
 8002fd2:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fd4:	4b14      	ldr	r3, [pc, #80]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fda:	4b13      	ldr	r3, [pc, #76]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002fe0:	4b11      	ldr	r3, [pc, #68]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002fe6:	4b10      	ldr	r3, [pc, #64]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002fec:	480e      	ldr	r0, [pc, #56]	; (8003028 <HAL_UART_MspInit+0xec>)
 8002fee:	f000 fc4d 	bl	800388c <HAL_DMA_Init>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d001      	beq.n	8002ffc <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8002ff8:	f7ff fe52 	bl	8002ca0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a0a      	ldr	r2, [pc, #40]	; (8003028 <HAL_UART_MspInit+0xec>)
 8003000:	67da      	str	r2, [r3, #124]	; 0x7c
 8003002:	4a09      	ldr	r2, [pc, #36]	; (8003028 <HAL_UART_MspInit+0xec>)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003008:	2200      	movs	r2, #0
 800300a:	2100      	movs	r1, #0
 800300c:	2024      	movs	r0, #36	; 0x24
 800300e:	f000 fbde 	bl	80037ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003012:	2024      	movs	r0, #36	; 0x24
 8003014:	f000 fbf5 	bl	8003802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003018:	bf00      	nop
 800301a:	3770      	adds	r7, #112	; 0x70
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}
 8003020:	40013800 	.word	0x40013800
 8003024:	48000400 	.word	0x48000400
 8003028:	2000032c 	.word	0x2000032c
 800302c:	40020008 	.word	0x40020008

08003030 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b09c      	sub	sp, #112	; 0x70
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
 8003046:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003048:	f107 030c 	add.w	r3, r7, #12
 800304c:	2250      	movs	r2, #80	; 0x50
 800304e:	2100      	movs	r1, #0
 8003050:	4618      	mov	r0, r3
 8003052:	f00a fd51 	bl	800daf8 <memset>
  if(hpcd->Instance==USB)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a1f      	ldr	r2, [pc, #124]	; (80030d8 <HAL_PCD_MspInit+0xa8>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d136      	bne.n	80030ce <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8003060:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003064:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8003066:	2318      	movs	r3, #24
 8003068:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 800306a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800306e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8003070:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003074:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8003076:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800307a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 800307c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003080:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8003082:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003086:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003088:	f107 030c 	add.w	r3, r7, #12
 800308c:	4618      	mov	r0, r3
 800308e:	f002 fdc5 	bl	8005c1c <HAL_RCCEx_PeriphCLKConfig>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 8003098:	f7ff fe02 	bl	8002ca0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800309c:	2001      	movs	r0, #1
 800309e:	f7ff fe15 	bl	8002ccc <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80030a2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80030a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a8:	2302      	movs	r3, #2
 80030aa:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b0:	2300      	movs	r3, #0
 80030b2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80030b4:	230a      	movs	r3, #10
 80030b6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80030bc:	4619      	mov	r1, r3
 80030be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80030c2:	f000 ff15 	bl	8003ef0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80030c6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80030ca:	f7ff fe31 	bl	8002d30 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 80030ce:	bf00      	nop
 80030d0:	3770      	adds	r7, #112	; 0x70
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40006800 	.word	0x40006800

080030dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80030e0:	e7fe      	b.n	80030e0 <NMI_Handler+0x4>

080030e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030e2:	b480      	push	{r7}
 80030e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030e6:	e7fe      	b.n	80030e6 <HardFault_Handler+0x4>

080030e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030ec:	e7fe      	b.n	80030ec <MemManage_Handler+0x4>

080030ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030ee:	b480      	push	{r7}
 80030f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030f2:	e7fe      	b.n	80030f2 <BusFault_Handler+0x4>

080030f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030f8:	e7fe      	b.n	80030f8 <UsageFault_Handler+0x4>

080030fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030fa:	b480      	push	{r7}
 80030fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030fe:	bf00      	nop
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800310c:	bf00      	nop
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003116:	b480      	push	{r7}
 8003118:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003128:	f000 f9d2 	bl	80034d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800312c:	bf00      	nop
 800312e:	bd80      	pop	{r7, pc}

08003130 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003134:	f7fe ff4c 	bl	8001fd0 <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003138:	bf00      	nop
 800313a:	bd80      	pop	{r7, pc}

0800313c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 8003140:	2001      	movs	r0, #1
 8003142:	f001 f85d 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003146:	bf00      	nop
 8003148:	bd80      	pop	{r7, pc}

0800314a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800314a:	b580      	push	{r7, lr}
 800314c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 800314e:	2002      	movs	r0, #2
 8003150:	f001 f856 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003154:	bf00      	nop
 8003156:	bd80      	pop	{r7, pc}

08003158 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800315c:	2010      	movs	r0, #16
 800315e:	f001 f84f 	bl	8004200 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003162:	bf00      	nop
 8003164:	bd80      	pop	{r7, pc}
	...

08003168 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800316c:	4802      	ldr	r0, [pc, #8]	; (8003178 <DMA1_Channel1_IRQHandler+0x10>)
 800316e:	f000 fd6e 	bl	8003c4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003172:	bf00      	nop
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	2000032c 	.word	0x2000032c

0800317c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003180:	4802      	ldr	r0, [pc, #8]	; (800318c <USART1_IRQHandler+0x10>)
 8003182:	f004 fa59 	bl	8007638 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20000298 	.word	0x20000298

08003190 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003194:	f009 fee2 	bl	800cf5c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003198:	bf00      	nop
 800319a:	bd80      	pop	{r7, pc}

0800319c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 80031a0:	f009 ff12 	bl	800cfc8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 80031a4:	bf00      	nop
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80031ac:	f001 f840 	bl	8004230 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80031b0:	bf00      	nop
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b086      	sub	sp, #24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c0:	2300      	movs	r3, #0
 80031c2:	617b      	str	r3, [r7, #20]
 80031c4:	e00a      	b.n	80031dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031c6:	f3af 8000 	nop.w
 80031ca:	4601      	mov	r1, r0
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	60ba      	str	r2, [r7, #8]
 80031d2:	b2ca      	uxtb	r2, r1
 80031d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	3301      	adds	r3, #1
 80031da:	617b      	str	r3, [r7, #20]
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	dbf0      	blt.n	80031c6 <_read+0x12>
  }

  return len;
 80031e4:	687b      	ldr	r3, [r7, #4]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <_close>:
  }
  return len;
}

int _close(int file)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80031f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003204:	4770      	bx	lr

08003206 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003206:	b480      	push	{r7}
 8003208:	b083      	sub	sp, #12
 800320a:	af00      	add	r7, sp, #0
 800320c:	6078      	str	r0, [r7, #4]
 800320e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003216:	605a      	str	r2, [r3, #4]
  return 0;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr

08003226 <_isatty>:

int _isatty(int file)
{
 8003226:	b480      	push	{r7}
 8003228:	b083      	sub	sp, #12
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800322e:	2301      	movs	r3, #1
}
 8003230:	4618      	mov	r0, r3
 8003232:	370c      	adds	r7, #12
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
	...

08003258 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003260:	4a14      	ldr	r2, [pc, #80]	; (80032b4 <_sbrk+0x5c>)
 8003262:	4b15      	ldr	r3, [pc, #84]	; (80032b8 <_sbrk+0x60>)
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800326c:	4b13      	ldr	r3, [pc, #76]	; (80032bc <_sbrk+0x64>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d102      	bne.n	800327a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003274:	4b11      	ldr	r3, [pc, #68]	; (80032bc <_sbrk+0x64>)
 8003276:	4a12      	ldr	r2, [pc, #72]	; (80032c0 <_sbrk+0x68>)
 8003278:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800327a:	4b10      	ldr	r3, [pc, #64]	; (80032bc <_sbrk+0x64>)
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4413      	add	r3, r2
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	429a      	cmp	r2, r3
 8003286:	d207      	bcs.n	8003298 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003288:	f00a fc9c 	bl	800dbc4 <__errno>
 800328c:	4603      	mov	r3, r0
 800328e:	220c      	movs	r2, #12
 8003290:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003292:	f04f 33ff 	mov.w	r3, #4294967295
 8003296:	e009      	b.n	80032ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003298:	4b08      	ldr	r3, [pc, #32]	; (80032bc <_sbrk+0x64>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800329e:	4b07      	ldr	r3, [pc, #28]	; (80032bc <_sbrk+0x64>)
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4413      	add	r3, r2
 80032a6:	4a05      	ldr	r2, [pc, #20]	; (80032bc <_sbrk+0x64>)
 80032a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032aa:	68fb      	ldr	r3, [r7, #12]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3718      	adds	r7, #24
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}
 80032b4:	20030000 	.word	0x20030000
 80032b8:	00001000 	.word	0x00001000
 80032bc:	20000668 	.word	0x20000668
 80032c0:	20001a90 	.word	0x20001a90

080032c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 80032c8:	4b24      	ldr	r3, [pc, #144]	; (800335c <SystemInit+0x98>)
 80032ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032ce:	4a23      	ldr	r2, [pc, #140]	; (800335c <SystemInit+0x98>)
 80032d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80032d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80032e2:	f043 0301 	orr.w	r3, r3, #1
 80032e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80032e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032ec:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80032f0:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80032f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80032f6:	681a      	ldr	r2, [r3, #0]
 80032f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80032fc:	4b18      	ldr	r3, [pc, #96]	; (8003360 <SystemInit+0x9c>)
 80032fe:	4013      	ands	r3, r2
 8003300:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003302:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003306:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800330a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800330e:	f023 0305 	bic.w	r3, r3, #5
 8003312:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003316:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800331a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800331e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003322:	f023 0301 	bic.w	r3, r3, #1
 8003326:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800332a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800332e:	4a0d      	ldr	r2, [pc, #52]	; (8003364 <SystemInit+0xa0>)
 8003330:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8003332:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003336:	4a0b      	ldr	r2, [pc, #44]	; (8003364 <SystemInit+0xa0>)
 8003338:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800333a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003344:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003348:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800334a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800334e:	2200      	movs	r2, #0
 8003350:	619a      	str	r2, [r3, #24]
}
 8003352:	bf00      	nop
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr
 800335c:	e000ed00 	.word	0xe000ed00
 8003360:	faf6fefb 	.word	0xfaf6fefb
 8003364:	22041000 	.word	0x22041000

08003368 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8003368:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800336a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800336c:	3304      	adds	r3, #4

0800336e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800336e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003370:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8003372:	d3f9      	bcc.n	8003368 <CopyDataInit>
  bx lr
 8003374:	4770      	bx	lr

08003376 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8003376:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8003378:	3004      	adds	r0, #4

0800337a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800337a:	4288      	cmp	r0, r1
  bcc FillZerobss
 800337c:	d3fb      	bcc.n	8003376 <FillZerobss>
  bx lr
 800337e:	4770      	bx	lr

08003380 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003380:	480c      	ldr	r0, [pc, #48]	; (80033b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003382:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003384:	f7ff ff9e 	bl	80032c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8003388:	480b      	ldr	r0, [pc, #44]	; (80033b8 <LoopForever+0x6>)
 800338a:	490c      	ldr	r1, [pc, #48]	; (80033bc <LoopForever+0xa>)
 800338c:	4a0c      	ldr	r2, [pc, #48]	; (80033c0 <LoopForever+0xe>)
 800338e:	2300      	movs	r3, #0
 8003390:	f7ff ffed 	bl	800336e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003394:	480b      	ldr	r0, [pc, #44]	; (80033c4 <LoopForever+0x12>)
 8003396:	490c      	ldr	r1, [pc, #48]	; (80033c8 <LoopForever+0x16>)
 8003398:	4a0c      	ldr	r2, [pc, #48]	; (80033cc <LoopForever+0x1a>)
 800339a:	2300      	movs	r3, #0
 800339c:	f7ff ffe7 	bl	800336e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80033a0:	480b      	ldr	r0, [pc, #44]	; (80033d0 <LoopForever+0x1e>)
 80033a2:	490c      	ldr	r1, [pc, #48]	; (80033d4 <LoopForever+0x22>)
 80033a4:	2300      	movs	r3, #0
 80033a6:	f7ff ffe8 	bl	800337a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80033aa:	f00a fc11 	bl	800dbd0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80033ae:	f7ff f975 	bl	800269c <main>

080033b2 <LoopForever>:

LoopForever:
  b LoopForever
 80033b2:	e7fe      	b.n	80033b2 <LoopForever>
  ldr   r0, =_estack
 80033b4:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 80033b8:	20000008 	.word	0x20000008
 80033bc:	20000094 	.word	0x20000094
 80033c0:	0800ff00 	.word	0x0800ff00
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80033c4:	200301e4 	.word	0x200301e4
 80033c8:	20030a67 	.word	0x20030a67
 80033cc:	0800ffd2 	.word	0x0800ffd2
  INIT_BSS _sbss, _ebss
 80033d0:	200000e0 	.word	0x200000e0
 80033d4:	20001a90 	.word	0x20001a90

080033d8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80033d8:	e7fe      	b.n	80033d8 <ADC1_IRQHandler>
	...

080033dc <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 80033dc:	b480      	push	{r7}
 80033de:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	4a04      	ldr	r2, [pc, #16]	; (80033f8 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	6053      	str	r3, [r2, #4]
}
 80033ec:	bf00      	nop
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	e0042000 	.word	0xe0042000

080033fc <LL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003400:	4b05      	ldr	r3, [pc, #20]	; (8003418 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	4a04      	ldr	r2, [pc, #16]	; (8003418 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8003406:	f043 0302 	orr.w	r3, r3, #2
 800340a:	6053      	str	r3, [r2, #4]
}
 800340c:	bf00      	nop
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	e0042000 	.word	0xe0042000

0800341c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003422:	2300      	movs	r3, #0
 8003424:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003426:	4b0c      	ldr	r3, [pc, #48]	; (8003458 <HAL_Init+0x3c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a0b      	ldr	r2, [pc, #44]	; (8003458 <HAL_Init+0x3c>)
 800342c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003430:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003432:	2003      	movs	r0, #3
 8003434:	f000 f9c0 	bl	80037b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003438:	2000      	movs	r0, #0
 800343a:	f000 f80f 	bl	800345c <HAL_InitTick>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d002      	beq.n	800344a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	71fb      	strb	r3, [r7, #7]
 8003448:	e001      	b.n	800344e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800344a:	f7ff fca3 	bl	8002d94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800344e:	79fb      	ldrb	r3, [r7, #7]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	58004000 	.word	0x58004000

0800345c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003464:	2300      	movs	r3, #0
 8003466:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8003468:	4b17      	ldr	r3, [pc, #92]	; (80034c8 <HAL_InitTick+0x6c>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d024      	beq.n	80034ba <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003470:	f002 f934 	bl	80056dc <HAL_RCC_GetHCLKFreq>
 8003474:	4602      	mov	r2, r0
 8003476:	4b14      	ldr	r3, [pc, #80]	; (80034c8 <HAL_InitTick+0x6c>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	4619      	mov	r1, r3
 800347c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003480:	fbb3 f3f1 	udiv	r3, r3, r1
 8003484:	fbb2 f3f3 	udiv	r3, r2, r3
 8003488:	4618      	mov	r0, r3
 800348a:	f000 f9d6 	bl	800383a <HAL_SYSTICK_Config>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10f      	bne.n	80034b4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b0f      	cmp	r3, #15
 8003498:	d809      	bhi.n	80034ae <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800349a:	2200      	movs	r2, #0
 800349c:	6879      	ldr	r1, [r7, #4]
 800349e:	f04f 30ff 	mov.w	r0, #4294967295
 80034a2:	f000 f994 	bl	80037ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034a6:	4a09      	ldr	r2, [pc, #36]	; (80034cc <HAL_InitTick+0x70>)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6013      	str	r3, [r2, #0]
 80034ac:	e007      	b.n	80034be <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	73fb      	strb	r3, [r7, #15]
 80034b2:	e004      	b.n	80034be <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	73fb      	strb	r3, [r7, #15]
 80034b8:	e001      	b.n	80034be <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034be:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3710      	adds	r7, #16
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	20000010 	.word	0x20000010
 80034cc:	2000000c 	.word	0x2000000c

080034d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034d4:	4b06      	ldr	r3, [pc, #24]	; (80034f0 <HAL_IncTick+0x20>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	461a      	mov	r2, r3
 80034da:	4b06      	ldr	r3, [pc, #24]	; (80034f4 <HAL_IncTick+0x24>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4413      	add	r3, r2
 80034e0:	4a04      	ldr	r2, [pc, #16]	; (80034f4 <HAL_IncTick+0x24>)
 80034e2:	6013      	str	r3, [r2, #0]
}
 80034e4:	bf00      	nop
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	20000010 	.word	0x20000010
 80034f4:	2000066c 	.word	0x2000066c

080034f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034f8:	b480      	push	{r7}
 80034fa:	af00      	add	r7, sp, #0
  return uwTick;
 80034fc:	4b03      	ldr	r3, [pc, #12]	; (800350c <HAL_GetTick+0x14>)
 80034fe:	681b      	ldr	r3, [r3, #0]
}
 8003500:	4618      	mov	r0, r3
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	2000066c 	.word	0x2000066c

08003510 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003510:	b480      	push	{r7}
 8003512:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003514:	4b03      	ldr	r3, [pc, #12]	; (8003524 <HAL_GetTickPrio+0x14>)
 8003516:	681b      	ldr	r3, [r3, #0]
}
 8003518:	4618      	mov	r0, r3
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	2000000c 	.word	0x2000000c

08003528 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800352c:	4b03      	ldr	r3, [pc, #12]	; (800353c <HAL_GetTickFreq+0x14>)
 800352e:	781b      	ldrb	r3, [r3, #0]
}
 8003530:	4618      	mov	r0, r3
 8003532:	46bd      	mov	sp, r7
 8003534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	20000010 	.word	0x20000010

08003540 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8003544:	f7ff ff4a 	bl	80033dc <LL_DBGMCU_EnableDBGSleepMode>
}
 8003548:	bf00      	nop
 800354a:	bd80      	pop	{r7, pc}

0800354c <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8003550:	f7ff ff54 	bl	80033fc <LL_DBGMCU_EnableDBGStopMode>
}
 8003554:	bf00      	nop
 8003556:	bd80      	pop	{r7, pc}

08003558 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003558:	b480      	push	{r7}
 800355a:	b085      	sub	sp, #20
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003568:	4b0c      	ldr	r3, [pc, #48]	; (800359c <__NVIC_SetPriorityGrouping+0x44>)
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800356e:	68ba      	ldr	r2, [r7, #8]
 8003570:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003574:	4013      	ands	r3, r2
 8003576:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003580:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003584:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003588:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800358a:	4a04      	ldr	r2, [pc, #16]	; (800359c <__NVIC_SetPriorityGrouping+0x44>)
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	60d3      	str	r3, [r2, #12]
}
 8003590:	bf00      	nop
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr
 800359c:	e000ed00 	.word	0xe000ed00

080035a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035a4:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <__NVIC_GetPriorityGrouping+0x18>)
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	0a1b      	lsrs	r3, r3, #8
 80035aa:	f003 0307 	and.w	r3, r3, #7
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	e000ed00 	.word	0xe000ed00

080035bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	4603      	mov	r3, r0
 80035c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	db0b      	blt.n	80035e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035ce:	79fb      	ldrb	r3, [r7, #7]
 80035d0:	f003 021f 	and.w	r2, r3, #31
 80035d4:	4907      	ldr	r1, [pc, #28]	; (80035f4 <__NVIC_EnableIRQ+0x38>)
 80035d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035da:	095b      	lsrs	r3, r3, #5
 80035dc:	2001      	movs	r0, #1
 80035de:	fa00 f202 	lsl.w	r2, r0, r2
 80035e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80035e6:	bf00      	nop
 80035e8:	370c      	adds	r7, #12
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	e000e100 	.word	0xe000e100

080035f8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003606:	2b00      	cmp	r3, #0
 8003608:	db12      	blt.n	8003630 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800360a:	79fb      	ldrb	r3, [r7, #7]
 800360c:	f003 021f 	and.w	r2, r3, #31
 8003610:	490a      	ldr	r1, [pc, #40]	; (800363c <__NVIC_DisableIRQ+0x44>)
 8003612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003616:	095b      	lsrs	r3, r3, #5
 8003618:	2001      	movs	r0, #1
 800361a:	fa00 f202 	lsl.w	r2, r0, r2
 800361e:	3320      	adds	r3, #32
 8003620:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003624:	f3bf 8f4f 	dsb	sy
}
 8003628:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800362a:	f3bf 8f6f 	isb	sy
}
 800362e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr
 800363c:	e000e100 	.word	0xe000e100

08003640 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	2b00      	cmp	r3, #0
 8003650:	db0c      	blt.n	800366c <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003652:	79fb      	ldrb	r3, [r7, #7]
 8003654:	f003 021f 	and.w	r2, r3, #31
 8003658:	4907      	ldr	r1, [pc, #28]	; (8003678 <__NVIC_SetPendingIRQ+0x38>)
 800365a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800365e:	095b      	lsrs	r3, r3, #5
 8003660:	2001      	movs	r0, #1
 8003662:	fa00 f202 	lsl.w	r2, r0, r2
 8003666:	3340      	adds	r3, #64	; 0x40
 8003668:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr
 8003678:	e000e100 	.word	0xe000e100

0800367c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800367c:	b480      	push	{r7}
 800367e:	b083      	sub	sp, #12
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368a:	2b00      	cmp	r3, #0
 800368c:	db0c      	blt.n	80036a8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800368e:	79fb      	ldrb	r3, [r7, #7]
 8003690:	f003 021f 	and.w	r2, r3, #31
 8003694:	4907      	ldr	r1, [pc, #28]	; (80036b4 <__NVIC_ClearPendingIRQ+0x38>)
 8003696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369a:	095b      	lsrs	r3, r3, #5
 800369c:	2001      	movs	r0, #1
 800369e:	fa00 f202 	lsl.w	r2, r0, r2
 80036a2:	3360      	adds	r3, #96	; 0x60
 80036a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80036a8:	bf00      	nop
 80036aa:	370c      	adds	r7, #12
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	e000e100 	.word	0xe000e100

080036b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	6039      	str	r1, [r7, #0]
 80036c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	db0a      	blt.n	80036e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	b2da      	uxtb	r2, r3
 80036d0:	490c      	ldr	r1, [pc, #48]	; (8003704 <__NVIC_SetPriority+0x4c>)
 80036d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d6:	0112      	lsls	r2, r2, #4
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	440b      	add	r3, r1
 80036dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036e0:	e00a      	b.n	80036f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	4908      	ldr	r1, [pc, #32]	; (8003708 <__NVIC_SetPriority+0x50>)
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	f003 030f 	and.w	r3, r3, #15
 80036ee:	3b04      	subs	r3, #4
 80036f0:	0112      	lsls	r2, r2, #4
 80036f2:	b2d2      	uxtb	r2, r2
 80036f4:	440b      	add	r3, r1
 80036f6:	761a      	strb	r2, [r3, #24]
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr
 8003704:	e000e100 	.word	0xe000e100
 8003708:	e000ed00 	.word	0xe000ed00

0800370c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800370c:	b480      	push	{r7}
 800370e:	b089      	sub	sp, #36	; 0x24
 8003710:	af00      	add	r7, sp, #0
 8003712:	60f8      	str	r0, [r7, #12]
 8003714:	60b9      	str	r1, [r7, #8]
 8003716:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	f1c3 0307 	rsb	r3, r3, #7
 8003726:	2b04      	cmp	r3, #4
 8003728:	bf28      	it	cs
 800372a:	2304      	movcs	r3, #4
 800372c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	3304      	adds	r3, #4
 8003732:	2b06      	cmp	r3, #6
 8003734:	d902      	bls.n	800373c <NVIC_EncodePriority+0x30>
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	3b03      	subs	r3, #3
 800373a:	e000      	b.n	800373e <NVIC_EncodePriority+0x32>
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003740:	f04f 32ff 	mov.w	r2, #4294967295
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	fa02 f303 	lsl.w	r3, r2, r3
 800374a:	43da      	mvns	r2, r3
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	401a      	ands	r2, r3
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003754:	f04f 31ff 	mov.w	r1, #4294967295
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	fa01 f303 	lsl.w	r3, r1, r3
 800375e:	43d9      	mvns	r1, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003764:	4313      	orrs	r3, r2
         );
}
 8003766:	4618      	mov	r0, r3
 8003768:	3724      	adds	r7, #36	; 0x24
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
	...

08003774 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	3b01      	subs	r3, #1
 8003780:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003784:	d301      	bcc.n	800378a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003786:	2301      	movs	r3, #1
 8003788:	e00f      	b.n	80037aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800378a:	4a0a      	ldr	r2, [pc, #40]	; (80037b4 <SysTick_Config+0x40>)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3b01      	subs	r3, #1
 8003790:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003792:	210f      	movs	r1, #15
 8003794:	f04f 30ff 	mov.w	r0, #4294967295
 8003798:	f7ff ff8e 	bl	80036b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800379c:	4b05      	ldr	r3, [pc, #20]	; (80037b4 <SysTick_Config+0x40>)
 800379e:	2200      	movs	r2, #0
 80037a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80037a2:	4b04      	ldr	r3, [pc, #16]	; (80037b4 <SysTick_Config+0x40>)
 80037a4:	2207      	movs	r2, #7
 80037a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	e000e010 	.word	0xe000e010

080037b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b082      	sub	sp, #8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f7ff fec9 	bl	8003558 <__NVIC_SetPriorityGrouping>
}
 80037c6:	bf00      	nop
 80037c8:	3708      	adds	r7, #8
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}

080037ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037ce:	b580      	push	{r7, lr}
 80037d0:	b086      	sub	sp, #24
 80037d2:	af00      	add	r7, sp, #0
 80037d4:	4603      	mov	r3, r0
 80037d6:	60b9      	str	r1, [r7, #8]
 80037d8:	607a      	str	r2, [r7, #4]
 80037da:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037dc:	f7ff fee0 	bl	80035a0 <__NVIC_GetPriorityGrouping>
 80037e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	68b9      	ldr	r1, [r7, #8]
 80037e6:	6978      	ldr	r0, [r7, #20]
 80037e8:	f7ff ff90 	bl	800370c <NVIC_EncodePriority>
 80037ec:	4602      	mov	r2, r0
 80037ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037f2:	4611      	mov	r1, r2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7ff ff5f 	bl	80036b8 <__NVIC_SetPriority>
}
 80037fa:	bf00      	nop
 80037fc:	3718      	adds	r7, #24
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003802:	b580      	push	{r7, lr}
 8003804:	b082      	sub	sp, #8
 8003806:	af00      	add	r7, sp, #0
 8003808:	4603      	mov	r3, r0
 800380a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800380c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003810:	4618      	mov	r0, r3
 8003812:	f7ff fed3 	bl	80035bc <__NVIC_EnableIRQ>
}
 8003816:	bf00      	nop
 8003818:	3708      	adds	r7, #8
 800381a:	46bd      	mov	sp, r7
 800381c:	bd80      	pop	{r7, pc}

0800381e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b082      	sub	sp, #8
 8003822:	af00      	add	r7, sp, #0
 8003824:	4603      	mov	r3, r0
 8003826:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800382c:	4618      	mov	r0, r3
 800382e:	f7ff fee3 	bl	80035f8 <__NVIC_DisableIRQ>
}
 8003832:	bf00      	nop
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}

0800383a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800383a:	b580      	push	{r7, lr}
 800383c:	b082      	sub	sp, #8
 800383e:	af00      	add	r7, sp, #0
 8003840:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f7ff ff96 	bl	8003774 <SysTick_Config>
 8003848:	4603      	mov	r3, r0
}
 800384a:	4618      	mov	r0, r3
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b082      	sub	sp, #8
 8003856:	af00      	add	r7, sp, #0
 8003858:	4603      	mov	r3, r0
 800385a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800385c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff feed 	bl	8003640 <__NVIC_SetPendingIRQ>
}
 8003866:	bf00      	nop
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800386e:	b580      	push	{r7, lr}
 8003870:	b082      	sub	sp, #8
 8003872:	af00      	add	r7, sp, #0
 8003874:	4603      	mov	r3, r0
 8003876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff fefd 	bl	800367c <__NVIC_ClearPendingIRQ>
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
	...

0800388c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b084      	sub	sp, #16
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e08e      	b.n	80039bc <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	461a      	mov	r2, r3
 80038a4:	4b47      	ldr	r3, [pc, #284]	; (80039c4 <HAL_DMA_Init+0x138>)
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d80f      	bhi.n	80038ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	461a      	mov	r2, r3
 80038b0:	4b45      	ldr	r3, [pc, #276]	; (80039c8 <HAL_DMA_Init+0x13c>)
 80038b2:	4413      	add	r3, r2
 80038b4:	4a45      	ldr	r2, [pc, #276]	; (80039cc <HAL_DMA_Init+0x140>)
 80038b6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ba:	091b      	lsrs	r3, r3, #4
 80038bc:	009a      	lsls	r2, r3, #2
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a42      	ldr	r2, [pc, #264]	; (80039d0 <HAL_DMA_Init+0x144>)
 80038c6:	641a      	str	r2, [r3, #64]	; 0x40
 80038c8:	e00e      	b.n	80038e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	461a      	mov	r2, r3
 80038d0:	4b40      	ldr	r3, [pc, #256]	; (80039d4 <HAL_DMA_Init+0x148>)
 80038d2:	4413      	add	r3, r2
 80038d4:	4a3d      	ldr	r2, [pc, #244]	; (80039cc <HAL_DMA_Init+0x140>)
 80038d6:	fba2 2303 	umull	r2, r3, r2, r3
 80038da:	091b      	lsrs	r3, r3, #4
 80038dc:	009a      	lsls	r2, r3, #2
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a3c      	ldr	r2, [pc, #240]	; (80039d8 <HAL_DMA_Init+0x14c>)
 80038e6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80038fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003902:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800390c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003918:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	699b      	ldr	r3, [r3, #24]
 800391e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003924:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	4313      	orrs	r3, r2
 8003930:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 fa74 	bl	8003e28 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003948:	d102      	bne.n	8003950 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2200      	movs	r2, #0
 800394e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685a      	ldr	r2, [r3, #4]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003958:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 800395c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003966:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d010      	beq.n	8003992 <HAL_DMA_Init+0x106>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	2b04      	cmp	r3, #4
 8003976:	d80c      	bhi.n	8003992 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f000 fa93 	bl	8003ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003982:	2200      	movs	r2, #0
 8003984:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800398e:	605a      	str	r2, [r3, #4]
 8003990:	e008      	b.n	80039a4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2200      	movs	r2, #0
 800399c:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2200      	movs	r2, #0
 80039b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3710      	adds	r7, #16
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	40020407 	.word	0x40020407
 80039c8:	bffdfff8 	.word	0xbffdfff8
 80039cc:	cccccccd 	.word	0xcccccccd
 80039d0:	40020000 	.word	0x40020000
 80039d4:	bffdfbf8 	.word	0xbffdfbf8
 80039d8:	40020400 	.word	0x40020400

080039dc <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b086      	sub	sp, #24
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
 80039e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039ea:	2300      	movs	r3, #0
 80039ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d101      	bne.n	80039fc <HAL_DMA_Start_IT+0x20>
 80039f8:	2302      	movs	r3, #2
 80039fa:	e066      	b.n	8003aca <HAL_DMA_Start_IT+0xee>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d155      	bne.n	8003abc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0201 	bic.w	r2, r2, #1
 8003a2c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	68b9      	ldr	r1, [r7, #8]
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f000 f9b9 	bl	8003dac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d008      	beq.n	8003a54 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f042 020e 	orr.w	r2, r2, #14
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	e00f      	b.n	8003a74 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f022 0204 	bic.w	r2, r2, #4
 8003a62:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 020a 	orr.w	r2, r2, #10
 8003a72:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d007      	beq.n	8003a92 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a90:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d007      	beq.n	8003aaa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aa8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f042 0201 	orr.w	r2, r2, #1
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	e005      	b.n	8003ac8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003ac4:	2302      	movs	r3, #2
 8003ac6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003ac8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	3718      	adds	r7, #24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}

08003ad2 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003ad2:	b480      	push	{r7}
 8003ad4:	b083      	sub	sp, #12
 8003ad6:	af00      	add	r7, sp, #0
 8003ad8:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d101      	bne.n	8003ae4 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e04f      	b.n	8003b84 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d008      	beq.n	8003b02 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2204      	movs	r2, #4
 8003af4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e040      	b.n	8003b84 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 020e 	bic.w	r2, r2, #14
 8003b10:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b1c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b20:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f022 0201 	bic.w	r2, r2, #1
 8003b30:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b36:	f003 021c 	and.w	r2, r3, #28
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	2101      	movs	r1, #1
 8003b40:	fa01 f202 	lsl.w	r2, r1, r2
 8003b44:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b4e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00c      	beq.n	8003b72 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b62:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b66:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003b70:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b02      	cmp	r3, #2
 8003ba6:	d005      	beq.n	8003bb4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2204      	movs	r2, #4
 8003bac:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	73fb      	strb	r3, [r7, #15]
 8003bb2:	e047      	b.n	8003c44 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 020e 	bic.w	r2, r2, #14
 8003bc2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0201 	bic.w	r2, r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003be2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be8:	f003 021c 	and.w	r2, r3, #28
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf0:	2101      	movs	r1, #1
 8003bf2:	fa01 f202 	lsl.w	r2, r1, r2
 8003bf6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c00:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00c      	beq.n	8003c24 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c18:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003c22:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d003      	beq.n	8003c44 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	4798      	blx	r3
    }
  }
  return status;
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}

08003c4e <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c4e:	b580      	push	{r7, lr}
 8003c50:	b084      	sub	sp, #16
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6a:	f003 031c 	and.w	r3, r3, #28
 8003c6e:	2204      	movs	r2, #4
 8003c70:	409a      	lsls	r2, r3
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	4013      	ands	r3, r2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d026      	beq.n	8003cc8 <HAL_DMA_IRQHandler+0x7a>
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d021      	beq.n	8003cc8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0320 	and.w	r3, r3, #32
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d107      	bne.n	8003ca2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 0204 	bic.w	r2, r2, #4
 8003ca0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca6:	f003 021c 	and.w	r2, r3, #28
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cae:	2104      	movs	r1, #4
 8003cb0:	fa01 f202 	lsl.w	r2, r1, r2
 8003cb4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d071      	beq.n	8003da2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc2:	6878      	ldr	r0, [r7, #4]
 8003cc4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003cc6:	e06c      	b.n	8003da2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ccc:	f003 031c 	and.w	r3, r3, #28
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	409a      	lsls	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d02e      	beq.n	8003d3a <HAL_DMA_IRQHandler+0xec>
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d029      	beq.n	8003d3a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0320 	and.w	r3, r3, #32
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d10b      	bne.n	8003d0c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 020a 	bic.w	r2, r2, #10
 8003d02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d10:	f003 021c 	and.w	r2, r3, #28
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d18:	2102      	movs	r1, #2
 8003d1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d1e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d038      	beq.n	8003da2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003d38:	e033      	b.n	8003da2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3e:	f003 031c 	and.w	r3, r3, #28
 8003d42:	2208      	movs	r2, #8
 8003d44:	409a      	lsls	r2, r3
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d02a      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x156>
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	f003 0308 	and.w	r3, r3, #8
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d025      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 020e 	bic.w	r2, r2, #14
 8003d66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6c:	f003 021c 	and.w	r2, r3, #28
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d74:	2101      	movs	r1, #1
 8003d76:	fa01 f202 	lsl.w	r2, r1, r2
 8003d7a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2201      	movs	r2, #1
 8003d86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d004      	beq.n	8003da4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003da2:	bf00      	nop
 8003da4:	bf00      	nop
}
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b085      	sub	sp, #20
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
 8003db8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dbe:	68fa      	ldr	r2, [r7, #12]
 8003dc0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003dc2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d004      	beq.n	8003dd6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003dd4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dda:	f003 021c 	and.w	r2, r3, #28
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de2:	2101      	movs	r1, #1
 8003de4:	fa01 f202 	lsl.w	r2, r1, r2
 8003de8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	683a      	ldr	r2, [r7, #0]
 8003df0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	2b10      	cmp	r3, #16
 8003df8:	d108      	bne.n	8003e0c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68ba      	ldr	r2, [r7, #8]
 8003e08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e0a:	e007      	b.n	8003e1c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	60da      	str	r2, [r3, #12]
}
 8003e1c:	bf00      	nop
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	461a      	mov	r2, r3
 8003e36:	4b17      	ldr	r3, [pc, #92]	; (8003e94 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d80a      	bhi.n	8003e52 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e40:	089b      	lsrs	r3, r3, #2
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003e48:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6493      	str	r3, [r2, #72]	; 0x48
 8003e50:	e007      	b.n	8003e62 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e56:	089b      	lsrs	r3, r3, #2
 8003e58:	009a      	lsls	r2, r3, #2
 8003e5a:	4b0f      	ldr	r3, [pc, #60]	; (8003e98 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003e5c:	4413      	add	r3, r2
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	3b08      	subs	r3, #8
 8003e6a:	4a0c      	ldr	r2, [pc, #48]	; (8003e9c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e70:	091b      	lsrs	r3, r3, #4
 8003e72:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a0a      	ldr	r2, [pc, #40]	; (8003ea0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003e78:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f003 031f 	and.w	r3, r3, #31
 8003e80:	2201      	movs	r2, #1
 8003e82:	409a      	lsls	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003e88:	bf00      	nop
 8003e8a:	3714      	adds	r7, #20
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e92:	4770      	bx	lr
 8003e94:	40020407 	.word	0x40020407
 8003e98:	4002081c 	.word	0x4002081c
 8003e9c:	cccccccd 	.word	0xcccccccd
 8003ea0:	40020880 	.word	0x40020880

08003ea4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003eb4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003eba:	4413      	add	r3, r2
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	461a      	mov	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a09      	ldr	r2, [pc, #36]	; (8003eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003ec8:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	3b01      	subs	r3, #1
 8003ece:	f003 0303 	and.w	r3, r3, #3
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	409a      	lsls	r2, r3
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003eda:	bf00      	nop
 8003edc:	3714      	adds	r7, #20
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	1000823f 	.word	0x1000823f
 8003eec:	40020940 	.word	0x40020940

08003ef0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003efa:	2300      	movs	r3, #0
 8003efc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003efe:	e14c      	b.n	800419a <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	2101      	movs	r1, #1
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	fa01 f303 	lsl.w	r3, r1, r3
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 813e 	beq.w	8004194 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d005      	beq.n	8003f30 <HAL_GPIO_Init+0x40>
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f003 0303 	and.w	r3, r3, #3
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d130      	bne.n	8003f92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	2203      	movs	r2, #3
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	43db      	mvns	r3, r3
 8003f42:	693a      	ldr	r2, [r7, #16]
 8003f44:	4013      	ands	r3, r2
 8003f46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	68da      	ldr	r2, [r3, #12]
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	005b      	lsls	r3, r3, #1
 8003f50:	fa02 f303 	lsl.w	r3, r2, r3
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f66:	2201      	movs	r2, #1
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	43db      	mvns	r3, r3
 8003f70:	693a      	ldr	r2, [r7, #16]
 8003f72:	4013      	ands	r3, r2
 8003f74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	091b      	lsrs	r3, r3, #4
 8003f7c:	f003 0201 	and.w	r2, r3, #1
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	fa02 f303 	lsl.w	r3, r2, r3
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d017      	beq.n	8003fce <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	005b      	lsls	r3, r3, #1
 8003fa8:	2203      	movs	r2, #3
 8003faa:	fa02 f303 	lsl.w	r3, r2, r3
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	693a      	ldr	r2, [r7, #16]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	689a      	ldr	r2, [r3, #8]
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc2:	693a      	ldr	r2, [r7, #16]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	693a      	ldr	r2, [r7, #16]
 8003fcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	2b02      	cmp	r3, #2
 8003fd8:	d123      	bne.n	8004022 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	08da      	lsrs	r2, r3, #3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	3208      	adds	r2, #8
 8003fe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	220f      	movs	r2, #15
 8003ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff6:	43db      	mvns	r3, r3
 8003ff8:	693a      	ldr	r2, [r7, #16]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	691a      	ldr	r2, [r3, #16]
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	f003 0307 	and.w	r3, r3, #7
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	fa02 f303 	lsl.w	r3, r2, r3
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	4313      	orrs	r3, r2
 8004012:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	08da      	lsrs	r2, r3, #3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	3208      	adds	r2, #8
 800401c:	6939      	ldr	r1, [r7, #16]
 800401e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	2203      	movs	r2, #3
 800402e:	fa02 f303 	lsl.w	r3, r2, r3
 8004032:	43db      	mvns	r3, r3
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	4013      	ands	r3, r2
 8004038:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f003 0203 	and.w	r2, r3, #3
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	fa02 f303 	lsl.w	r3, r2, r3
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	4313      	orrs	r3, r2
 800404e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800405e:	2b00      	cmp	r3, #0
 8004060:	f000 8098 	beq.w	8004194 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004064:	4a54      	ldr	r2, [pc, #336]	; (80041b8 <HAL_GPIO_Init+0x2c8>)
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	089b      	lsrs	r3, r3, #2
 800406a:	3302      	adds	r3, #2
 800406c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004070:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	f003 0303 	and.w	r3, r3, #3
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	220f      	movs	r2, #15
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4013      	ands	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800408e:	d019      	beq.n	80040c4 <HAL_GPIO_Init+0x1d4>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a4a      	ldr	r2, [pc, #296]	; (80041bc <HAL_GPIO_Init+0x2cc>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d013      	beq.n	80040c0 <HAL_GPIO_Init+0x1d0>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a49      	ldr	r2, [pc, #292]	; (80041c0 <HAL_GPIO_Init+0x2d0>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d00d      	beq.n	80040bc <HAL_GPIO_Init+0x1cc>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	4a48      	ldr	r2, [pc, #288]	; (80041c4 <HAL_GPIO_Init+0x2d4>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d007      	beq.n	80040b8 <HAL_GPIO_Init+0x1c8>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a47      	ldr	r2, [pc, #284]	; (80041c8 <HAL_GPIO_Init+0x2d8>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d101      	bne.n	80040b4 <HAL_GPIO_Init+0x1c4>
 80040b0:	2304      	movs	r3, #4
 80040b2:	e008      	b.n	80040c6 <HAL_GPIO_Init+0x1d6>
 80040b4:	2307      	movs	r3, #7
 80040b6:	e006      	b.n	80040c6 <HAL_GPIO_Init+0x1d6>
 80040b8:	2303      	movs	r3, #3
 80040ba:	e004      	b.n	80040c6 <HAL_GPIO_Init+0x1d6>
 80040bc:	2302      	movs	r3, #2
 80040be:	e002      	b.n	80040c6 <HAL_GPIO_Init+0x1d6>
 80040c0:	2301      	movs	r3, #1
 80040c2:	e000      	b.n	80040c6 <HAL_GPIO_Init+0x1d6>
 80040c4:	2300      	movs	r3, #0
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	f002 0203 	and.w	r2, r2, #3
 80040cc:	0092      	lsls	r2, r2, #2
 80040ce:	4093      	lsls	r3, r2
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80040d6:	4938      	ldr	r1, [pc, #224]	; (80041b8 <HAL_GPIO_Init+0x2c8>)
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	089b      	lsrs	r3, r3, #2
 80040dc:	3302      	adds	r3, #2
 80040de:	693a      	ldr	r2, [r7, #16]
 80040e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80040e4:	4b39      	ldr	r3, [pc, #228]	; (80041cc <HAL_GPIO_Init+0x2dc>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	43db      	mvns	r3, r3
 80040ee:	693a      	ldr	r2, [r7, #16]
 80040f0:	4013      	ands	r3, r2
 80040f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d003      	beq.n	8004108 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004100:	693a      	ldr	r2, [r7, #16]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	4313      	orrs	r3, r2
 8004106:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004108:	4a30      	ldr	r2, [pc, #192]	; (80041cc <HAL_GPIO_Init+0x2dc>)
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800410e:	4b2f      	ldr	r3, [pc, #188]	; (80041cc <HAL_GPIO_Init+0x2dc>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	43db      	mvns	r3, r3
 8004118:	693a      	ldr	r2, [r7, #16]
 800411a:	4013      	ands	r3, r2
 800411c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4313      	orrs	r3, r2
 8004130:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004132:	4a26      	ldr	r2, [pc, #152]	; (80041cc <HAL_GPIO_Init+0x2dc>)
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004138:	4b24      	ldr	r3, [pc, #144]	; (80041cc <HAL_GPIO_Init+0x2dc>)
 800413a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800413e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	43db      	mvns	r3, r3
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4013      	ands	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	4313      	orrs	r3, r2
 800415c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800415e:	4a1b      	ldr	r2, [pc, #108]	; (80041cc <HAL_GPIO_Init+0x2dc>)
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8004166:	4b19      	ldr	r3, [pc, #100]	; (80041cc <HAL_GPIO_Init+0x2dc>)
 8004168:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800416c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	43db      	mvns	r3, r3
 8004172:	693a      	ldr	r2, [r7, #16]
 8004174:	4013      	ands	r3, r2
 8004176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004180:	2b00      	cmp	r3, #0
 8004182:	d003      	beq.n	800418c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004184:	693a      	ldr	r2, [r7, #16]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	4313      	orrs	r3, r2
 800418a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800418c:	4a0f      	ldr	r2, [pc, #60]	; (80041cc <HAL_GPIO_Init+0x2dc>)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	3301      	adds	r3, #1
 8004198:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	fa22 f303 	lsr.w	r3, r2, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f47f aeab 	bne.w	8003f00 <HAL_GPIO_Init+0x10>
  }
}
 80041aa:	bf00      	nop
 80041ac:	bf00      	nop
 80041ae:	371c      	adds	r7, #28
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	40010000 	.word	0x40010000
 80041bc:	48000400 	.word	0x48000400
 80041c0:	48000800 	.word	0x48000800
 80041c4:	48000c00 	.word	0x48000c00
 80041c8:	48001000 	.word	0x48001000
 80041cc:	58000800 	.word	0x58000800

080041d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	460b      	mov	r3, r1
 80041da:	807b      	strh	r3, [r7, #2]
 80041dc:	4613      	mov	r3, r2
 80041de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041e0:	787b      	ldrb	r3, [r7, #1]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d003      	beq.n	80041ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80041e6:	887a      	ldrh	r2, [r7, #2]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80041ec:	e002      	b.n	80041f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80041ee:	887a      	ldrh	r2, [r7, #2]
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80041f4:	bf00      	nop
 80041f6:	370c      	adds	r7, #12
 80041f8:	46bd      	mov	sp, r7
 80041fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fe:	4770      	bx	lr

08004200 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800420a:	4b08      	ldr	r3, [pc, #32]	; (800422c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800420c:	68da      	ldr	r2, [r3, #12]
 800420e:	88fb      	ldrh	r3, [r7, #6]
 8004210:	4013      	ands	r3, r2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d006      	beq.n	8004224 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004216:	4a05      	ldr	r2, [pc, #20]	; (800422c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800421c:	88fb      	ldrh	r3, [r7, #6]
 800421e:	4618      	mov	r0, r3
 8004220:	f7fd fa86 	bl	8001730 <HAL_GPIO_EXTI_Callback>
  }
}
 8004224:	bf00      	nop
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	58000800 	.word	0x58000800

08004230 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b082      	sub	sp, #8
 8004234:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8004236:	4b0a      	ldr	r3, [pc, #40]	; (8004260 <HAL_HSEM_IRQHandler+0x30>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800423c:	4b08      	ldr	r3, [pc, #32]	; (8004260 <HAL_HSEM_IRQHandler+0x30>)
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	43db      	mvns	r3, r3
 8004244:	4906      	ldr	r1, [pc, #24]	; (8004260 <HAL_HSEM_IRQHandler+0x30>)
 8004246:	4013      	ands	r3, r2
 8004248:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800424a:	4a05      	ldr	r2, [pc, #20]	; (8004260 <HAL_HSEM_IRQHandler+0x30>)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 f807 	bl	8004264 <HAL_HSEM_FreeCallback>
}
 8004256:	bf00      	nop
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	58001500 	.word	0x58001500

08004264 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8004280:	2300      	movs	r3, #0
 8004282:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d01e      	beq.n	80042c8 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800428a:	4b13      	ldr	r3, [pc, #76]	; (80042d8 <HAL_IPCC_Init+0x60>)
 800428c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d102      	bne.n	80042a0 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f7fe fd8a 	bl	8002db4 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 80042a0:	68b8      	ldr	r0, [r7, #8]
 80042a2:	f000 f85b 	bl	800435c <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f82c 	bl	8004310 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2200      	movs	r2, #0
 80042bc:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80042c6:	e001      	b.n	80042cc <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 80042cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3710      	adds	r7, #16
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop
 80042d8:	58000c00 	.word	0x58000c00

080042dc <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80042dc:	b480      	push	{r7}
 80042de:	b085      	sub	sp, #20
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	4613      	mov	r3, r2
 80042e8:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80042ea:	bf00      	nop
 80042ec:	3714      	adds	r7, #20
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b085      	sub	sp, #20
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	60f8      	str	r0, [r7, #12]
 80042fe:	60b9      	str	r1, [r7, #8]
 8004300:	4613      	mov	r3, r2
 8004302:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8004304:	bf00      	nop
 8004306:	3714      	adds	r7, #20
 8004308:	46bd      	mov	sp, r7
 800430a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430e:	4770      	bx	lr

08004310 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8004310:	b480      	push	{r7}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8004318:	2300      	movs	r3, #0
 800431a:	60fb      	str	r3, [r7, #12]
 800431c:	e00f      	b.n	800433e <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	4a0b      	ldr	r2, [pc, #44]	; (8004354 <IPCC_SetDefaultCallbacks+0x44>)
 8004328:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	3306      	adds	r3, #6
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	4413      	add	r3, r2
 8004334:	4a08      	ldr	r2, [pc, #32]	; (8004358 <IPCC_SetDefaultCallbacks+0x48>)
 8004336:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3301      	adds	r3, #1
 800433c:	60fb      	str	r3, [r7, #12]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2b05      	cmp	r3, #5
 8004342:	d9ec      	bls.n	800431e <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8004344:	bf00      	nop
 8004346:	bf00      	nop
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	080042dd 	.word	0x080042dd
 8004358:	080042f7 	.word	0x080042f7

0800435c <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8004370:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	223f      	movs	r2, #63	; 0x3f
 8004376:	609a      	str	r2, [r3, #8]
}
 8004378:	bf00      	nop
 800437a:	370c      	adds	r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004382:	4770      	bx	lr

08004384 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d101      	bne.n	8004396 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e0c0      	b.n	8004518 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 800439c:	b2db      	uxtb	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d106      	bne.n	80043b0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7fe fe40 	bl	8003030 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2203      	movs	r2, #3
 80043b4:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4618      	mov	r0, r3
 80043be:	f004 fb05 	bl	80089cc <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043c2:	2300      	movs	r3, #0
 80043c4:	73fb      	strb	r3, [r7, #15]
 80043c6:	e03e      	b.n	8004446 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80043c8:	7bfa      	ldrb	r2, [r7, #15]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	440b      	add	r3, r1
 80043d6:	3311      	adds	r3, #17
 80043d8:	2201      	movs	r2, #1
 80043da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80043dc:	7bfa      	ldrb	r2, [r7, #15]
 80043de:	6879      	ldr	r1, [r7, #4]
 80043e0:	4613      	mov	r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	4413      	add	r3, r2
 80043e6:	00db      	lsls	r3, r3, #3
 80043e8:	440b      	add	r3, r1
 80043ea:	3310      	adds	r3, #16
 80043ec:	7bfa      	ldrb	r2, [r7, #15]
 80043ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80043f0:	7bfa      	ldrb	r2, [r7, #15]
 80043f2:	6879      	ldr	r1, [r7, #4]
 80043f4:	4613      	mov	r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	4413      	add	r3, r2
 80043fa:	00db      	lsls	r3, r3, #3
 80043fc:	440b      	add	r3, r1
 80043fe:	3313      	adds	r3, #19
 8004400:	2200      	movs	r2, #0
 8004402:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004404:	7bfa      	ldrb	r2, [r7, #15]
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	440b      	add	r3, r1
 8004412:	3320      	adds	r3, #32
 8004414:	2200      	movs	r2, #0
 8004416:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004418:	7bfa      	ldrb	r2, [r7, #15]
 800441a:	6879      	ldr	r1, [r7, #4]
 800441c:	4613      	mov	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4413      	add	r3, r2
 8004422:	00db      	lsls	r3, r3, #3
 8004424:	440b      	add	r3, r1
 8004426:	3324      	adds	r3, #36	; 0x24
 8004428:	2200      	movs	r2, #0
 800442a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800442c:	7bfb      	ldrb	r3, [r7, #15]
 800442e:	6879      	ldr	r1, [r7, #4]
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	4613      	mov	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	440b      	add	r3, r1
 800443c:	2200      	movs	r2, #0
 800443e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004440:	7bfb      	ldrb	r3, [r7, #15]
 8004442:	3301      	adds	r3, #1
 8004444:	73fb      	strb	r3, [r7, #15]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	791b      	ldrb	r3, [r3, #4]
 800444a:	7bfa      	ldrb	r2, [r7, #15]
 800444c:	429a      	cmp	r2, r3
 800444e:	d3bb      	bcc.n	80043c8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004450:	2300      	movs	r3, #0
 8004452:	73fb      	strb	r3, [r7, #15]
 8004454:	e044      	b.n	80044e0 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004456:	7bfa      	ldrb	r2, [r7, #15]
 8004458:	6879      	ldr	r1, [r7, #4]
 800445a:	4613      	mov	r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	4413      	add	r3, r2
 8004460:	00db      	lsls	r3, r3, #3
 8004462:	440b      	add	r3, r1
 8004464:	f203 1351 	addw	r3, r3, #337	; 0x151
 8004468:	2200      	movs	r2, #0
 800446a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800446c:	7bfa      	ldrb	r2, [r7, #15]
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	4613      	mov	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4413      	add	r3, r2
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	440b      	add	r3, r1
 800447a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800447e:	7bfa      	ldrb	r2, [r7, #15]
 8004480:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004482:	7bfa      	ldrb	r2, [r7, #15]
 8004484:	6879      	ldr	r1, [r7, #4]
 8004486:	4613      	mov	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4413      	add	r3, r2
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	440b      	add	r3, r1
 8004490:	f203 1353 	addw	r3, r3, #339	; 0x153
 8004494:	2200      	movs	r2, #0
 8004496:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004498:	7bfa      	ldrb	r2, [r7, #15]
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	4413      	add	r3, r2
 80044a2:	00db      	lsls	r3, r3, #3
 80044a4:	440b      	add	r3, r1
 80044a6:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80044aa:	2200      	movs	r2, #0
 80044ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80044ae:	7bfa      	ldrb	r2, [r7, #15]
 80044b0:	6879      	ldr	r1, [r7, #4]
 80044b2:	4613      	mov	r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	4413      	add	r3, r2
 80044b8:	00db      	lsls	r3, r3, #3
 80044ba:	440b      	add	r3, r1
 80044bc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80044c0:	2200      	movs	r2, #0
 80044c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80044c4:	7bfa      	ldrb	r2, [r7, #15]
 80044c6:	6879      	ldr	r1, [r7, #4]
 80044c8:	4613      	mov	r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	4413      	add	r3, r2
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	440b      	add	r3, r1
 80044d2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80044d6:	2200      	movs	r2, #0
 80044d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044da:	7bfb      	ldrb	r3, [r7, #15]
 80044dc:	3301      	adds	r3, #1
 80044de:	73fb      	strb	r3, [r7, #15]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	791b      	ldrb	r3, [r3, #4]
 80044e4:	7bfa      	ldrb	r2, [r7, #15]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d3b5      	bcc.n	8004456 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	3304      	adds	r3, #4
 80044f2:	e893 0006 	ldmia.w	r3, {r1, r2}
 80044f6:	f004 fa84 	bl	8008a02 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	7a9b      	ldrb	r3, [r3, #10]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d102      	bne.n	8004516 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f000 f805 	bl	8004520 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	3710      	adds	r7, #16
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004520:	b480      	push	{r7}
 8004522:	b085      	sub	sp, #20
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004544:	b29b      	uxth	r3, r3
 8004546:	f043 0301 	orr.w	r3, r3, #1
 800454a:	b29a      	uxth	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004558:	b29b      	uxth	r3, r3
 800455a:	f043 0302 	orr.w	r3, r3, #2
 800455e:	b29a      	uxth	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004574:	b480      	push	{r7}
 8004576:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004578:	4b05      	ldr	r3, [pc, #20]	; (8004590 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a04      	ldr	r2, [pc, #16]	; (8004590 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800457e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004582:	6013      	str	r3, [r2, #0]
}
 8004584:	bf00      	nop
 8004586:	46bd      	mov	sp, r7
 8004588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	58000400 	.word	0x58000400

08004594 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004594:	b480      	push	{r7}
 8004596:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004598:	4b04      	ldr	r3, [pc, #16]	; (80045ac <HAL_PWREx_GetVoltageRange+0x18>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	58000400 	.word	0x58000400

080045b0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80045b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80045be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045c2:	d101      	bne.n	80045c8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80045c4:	2301      	movs	r3, #1
 80045c6:	e000      	b.n	80045ca <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <LL_RCC_HSE_Enable>:
{
 80045d4:	b480      	push	{r7}
 80045d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80045d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80045e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045e6:	6013      	str	r3, [r2, #0]
}
 80045e8:	bf00      	nop
 80045ea:	46bd      	mov	sp, r7
 80045ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f0:	4770      	bx	lr

080045f2 <LL_RCC_HSE_Disable>:
{
 80045f2:	b480      	push	{r7}
 80045f4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80045f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004600:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004604:	6013      	str	r3, [r2, #0]
}
 8004606:	bf00      	nop
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <LL_RCC_HSE_IsReady>:
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004614:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800461e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004622:	d101      	bne.n	8004628 <LL_RCC_HSE_IsReady+0x18>
 8004624:	2301      	movs	r3, #1
 8004626:	e000      	b.n	800462a <LL_RCC_HSE_IsReady+0x1a>
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <LL_RCC_HSI_Enable>:
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004638:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004642:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004646:	6013      	str	r3, [r2, #0]
}
 8004648:	bf00      	nop
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <LL_RCC_HSI_Disable>:
{
 8004652:	b480      	push	{r7}
 8004654:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004656:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004660:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004664:	6013      	str	r3, [r2, #0]
}
 8004666:	bf00      	nop
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <LL_RCC_HSI_IsReady>:
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800467e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004682:	d101      	bne.n	8004688 <LL_RCC_HSI_IsReady+0x18>
 8004684:	2301      	movs	r3, #1
 8004686:	e000      	b.n	800468a <LL_RCC_HSI_IsReady+0x1a>
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr

08004694 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800469c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	061b      	lsls	r3, r3, #24
 80046aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80046ae:	4313      	orrs	r3, r2
 80046b0:	604b      	str	r3, [r1, #4]
}
 80046b2:	bf00      	nop
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr

080046be <LL_RCC_HSI48_Enable>:
{
 80046be:	b480      	push	{r7}
 80046c0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80046c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80046d6:	bf00      	nop
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <LL_RCC_HSI48_Disable>:
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80046e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80046ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80046f0:	f023 0301 	bic.w	r3, r3, #1
 80046f4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80046f8:	bf00      	nop
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr

08004702 <LL_RCC_HSI48_IsReady>:
{
 8004702:	b480      	push	{r7}
 8004704:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800470a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b02      	cmp	r3, #2
 8004714:	d101      	bne.n	800471a <LL_RCC_HSI48_IsReady+0x18>
 8004716:	2301      	movs	r3, #1
 8004718:	e000      	b.n	800471c <LL_RCC_HSI48_IsReady+0x1a>
 800471a:	2300      	movs	r3, #0
}
 800471c:	4618      	mov	r0, r3
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr

08004726 <LL_RCC_LSE_Enable>:
{
 8004726:	b480      	push	{r7}
 8004728:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800472a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800472e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004732:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004736:	f043 0301 	orr.w	r3, r3, #1
 800473a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800473e:	bf00      	nop
 8004740:	46bd      	mov	sp, r7
 8004742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004746:	4770      	bx	lr

08004748 <LL_RCC_LSE_Disable>:
{
 8004748:	b480      	push	{r7}
 800474a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800474c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004754:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004758:	f023 0301 	bic.w	r3, r3, #1
 800475c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004760:	bf00      	nop
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr

0800476a <LL_RCC_LSE_EnableBypass>:
{
 800476a:	b480      	push	{r7}
 800476c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800476e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004776:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800477a:	f043 0304 	orr.w	r3, r3, #4
 800477e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004782:	bf00      	nop
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <LL_RCC_LSE_DisableBypass>:
{
 800478c:	b480      	push	{r7}
 800478e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004790:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004798:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800479c:	f023 0304 	bic.w	r3, r3, #4
 80047a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80047a4:	bf00      	nop
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <LL_RCC_LSE_IsReady>:
{
 80047ae:	b480      	push	{r7}
 80047b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80047b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d101      	bne.n	80047c6 <LL_RCC_LSE_IsReady+0x18>
 80047c2:	2301      	movs	r3, #1
 80047c4:	e000      	b.n	80047c8 <LL_RCC_LSE_IsReady+0x1a>
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <LL_RCC_LSI1_Enable>:
{
 80047d2:	b480      	push	{r7}
 80047d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80047d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047e2:	f043 0301 	orr.w	r3, r3, #1
 80047e6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80047ea:	bf00      	nop
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <LL_RCC_LSI1_Disable>:
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80047f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004800:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004804:	f023 0301 	bic.w	r3, r3, #1
 8004808:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800480c:	bf00      	nop
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr

08004816 <LL_RCC_LSI1_IsReady>:
{
 8004816:	b480      	push	{r7}
 8004818:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800481a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800481e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b02      	cmp	r3, #2
 8004828:	d101      	bne.n	800482e <LL_RCC_LSI1_IsReady+0x18>
 800482a:	2301      	movs	r3, #1
 800482c:	e000      	b.n	8004830 <LL_RCC_LSI1_IsReady+0x1a>
 800482e:	2300      	movs	r3, #0
}
 8004830:	4618      	mov	r0, r3
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <LL_RCC_LSI2_Enable>:
{
 800483a:	b480      	push	{r7}
 800483c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800483e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004842:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004846:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800484a:	f043 0304 	orr.w	r3, r3, #4
 800484e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004852:	bf00      	nop
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <LL_RCC_LSI2_Disable>:
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004860:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004864:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004868:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800486c:	f023 0304 	bic.w	r3, r3, #4
 8004870:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004874:	bf00      	nop
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr

0800487e <LL_RCC_LSI2_IsReady>:
{
 800487e:	b480      	push	{r7}
 8004880:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004882:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004886:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b08      	cmp	r3, #8
 8004890:	d101      	bne.n	8004896 <LL_RCC_LSI2_IsReady+0x18>
 8004892:	2301      	movs	r3, #1
 8004894:	e000      	b.n	8004898 <LL_RCC_LSI2_IsReady+0x1a>
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <LL_RCC_LSI2_SetTrimming>:
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80048aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048b2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	021b      	lsls	r3, r3, #8
 80048ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80048be:	4313      	orrs	r3, r2
 80048c0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80048c4:	bf00      	nop
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <LL_RCC_MSI_Enable>:
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80048d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048de:	f043 0301 	orr.w	r3, r3, #1
 80048e2:	6013      	str	r3, [r2, #0]
}
 80048e4:	bf00      	nop
 80048e6:	46bd      	mov	sp, r7
 80048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ec:	4770      	bx	lr

080048ee <LL_RCC_MSI_Disable>:
{
 80048ee:	b480      	push	{r7}
 80048f0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80048f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048fc:	f023 0301 	bic.w	r3, r3, #1
 8004900:	6013      	str	r3, [r2, #0]
}
 8004902:	bf00      	nop
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <LL_RCC_MSI_IsReady>:
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8004910:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0302 	and.w	r3, r3, #2
 800491a:	2b02      	cmp	r3, #2
 800491c:	d101      	bne.n	8004922 <LL_RCC_MSI_IsReady+0x16>
 800491e:	2301      	movs	r3, #1
 8004920:	e000      	b.n	8004924 <LL_RCC_MSI_IsReady+0x18>
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <LL_RCC_MSI_SetRange>:
{
 800492e:	b480      	push	{r7}
 8004930:	b083      	sub	sp, #12
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8004936:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004940:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4313      	orrs	r3, r2
 8004948:	600b      	str	r3, [r1, #0]
}
 800494a:	bf00      	nop
 800494c:	370c      	adds	r7, #12
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr

08004956 <LL_RCC_MSI_GetRange>:
{
 8004956:	b480      	push	{r7}
 8004958:	b083      	sub	sp, #12
 800495a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800495c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004966:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2bb0      	cmp	r3, #176	; 0xb0
 800496c:	d901      	bls.n	8004972 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800496e:	23b0      	movs	r3, #176	; 0xb0
 8004970:	607b      	str	r3, [r7, #4]
  return msiRange;
 8004972:	687b      	ldr	r3, [r7, #4]
}
 8004974:	4618      	mov	r0, r3
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <LL_RCC_MSI_SetCalibTrimming>:
{
 8004980:	b480      	push	{r7}
 8004982:	b083      	sub	sp, #12
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8004988:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	021b      	lsls	r3, r3, #8
 8004996:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800499a:	4313      	orrs	r3, r2
 800499c:	604b      	str	r3, [r1, #4]
}
 800499e:	bf00      	nop
 80049a0:	370c      	adds	r7, #12
 80049a2:	46bd      	mov	sp, r7
 80049a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a8:	4770      	bx	lr

080049aa <LL_RCC_SetSysClkSource>:
{
 80049aa:	b480      	push	{r7}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80049b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f023 0203 	bic.w	r2, r3, #3
 80049bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	608b      	str	r3, [r1, #8]
}
 80049c6:	bf00      	nop
 80049c8:	370c      	adds	r7, #12
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <LL_RCC_GetSysClkSource>:
{
 80049d2:	b480      	push	{r7}
 80049d4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80049d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 030c 	and.w	r3, r3, #12
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	46bd      	mov	sp, r7
 80049e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e8:	4770      	bx	lr

080049ea <LL_RCC_SetAHBPrescaler>:
{
 80049ea:	b480      	push	{r7}
 80049ec:	b083      	sub	sp, #12
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80049f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	608b      	str	r3, [r1, #8]
}
 8004a06:	bf00      	nop
 8004a08:	370c      	adds	r7, #12
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a10:	4770      	bx	lr

08004a12 <LL_C2_RCC_SetAHBPrescaler>:
{
 8004a12:	b480      	push	{r7}
 8004a14:	b083      	sub	sp, #12
 8004a16:	af00      	add	r7, sp, #0
 8004a18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8004a1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a1e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004a22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004a32:	bf00      	nop
 8004a34:	370c      	adds	r7, #12
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr

08004a3e <LL_RCC_SetAHB4Prescaler>:
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b083      	sub	sp, #12
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8004a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a4a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004a4e:	f023 020f 	bic.w	r2, r3, #15
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	091b      	lsrs	r3, r3, #4
 8004a56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <LL_RCC_SetAPB1Prescaler>:
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004a74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	4313      	orrs	r3, r2
 8004a86:	608b      	str	r3, [r1, #8]
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <LL_RCC_SetAPB2Prescaler>:
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004a9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004aa0:	689b      	ldr	r3, [r3, #8]
 8004aa2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004aa6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	608b      	str	r3, [r1, #8]
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <LL_RCC_GetAHBPrescaler>:
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004ac0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <LL_RCC_GetAHB4Prescaler>:
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004adc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004ae0:	011b      	lsls	r3, r3, #4
 8004ae2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr

08004af0 <LL_RCC_GetAPB1Prescaler>:
{
 8004af0:	b480      	push	{r7}
 8004af2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8004af4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <LL_RCC_GetAPB2Prescaler>:
{
 8004b08:	b480      	push	{r7}
 8004b0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004b0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004b24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b32:	6013      	str	r3, [r2, #0]
}
 8004b34:	bf00      	nop
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr

08004b3e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004b42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004b4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b50:	6013      	str	r3, [r2, #0]
}
 8004b52:	bf00      	nop
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr

08004b5c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b6a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004b6e:	d101      	bne.n	8004b74 <LL_RCC_PLL_IsReady+0x18>
 8004b70:	2301      	movs	r3, #1
 8004b72:	e000      	b.n	8004b76 <LL_RCC_PLL_IsReady+0x1a>
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8004b80:	b480      	push	{r7}
 8004b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004b84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	0a1b      	lsrs	r3, r3, #8
 8004b8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8004b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004bce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f003 0303 	and.w	r3, r3, #3
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr

08004be2 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8004be2:	b480      	push	{r7}
 8004be4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004be6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bf4:	d101      	bne.n	8004bfa <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e000      	b.n	8004bfc <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004bfa:	2300      	movs	r3, #0
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004c06:	b480      	push	{r7}
 8004c08:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004c0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c0e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c1a:	d101      	bne.n	8004c20 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e000      	b.n	8004c22 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8004c20:	2300      	movs	r3, #0
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8004c30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c34:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004c38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c40:	d101      	bne.n	8004c46 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8004c42:	2301      	movs	r3, #1
 8004c44:	e000      	b.n	8004c48 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004c46:	2300      	movs	r3, #0
}
 8004c48:	4618      	mov	r0, r3
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8004c52:	b480      	push	{r7}
 8004c54:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004c56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c64:	d101      	bne.n	8004c6a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004c66:	2301      	movs	r3, #1
 8004c68:	e000      	b.n	8004c6c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004c6a:	2300      	movs	r3, #0
}
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004c76:	b480      	push	{r7}
 8004c78:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004c7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c84:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004c88:	d101      	bne.n	8004c8e <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e000      	b.n	8004c90 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	4618      	mov	r0, r3
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
	...

08004c9c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c9c:	b590      	push	{r4, r7, lr}
 8004c9e:	b08d      	sub	sp, #52	; 0x34
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e363      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0320 	and.w	r3, r3, #32
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	f000 808d 	beq.w	8004dd6 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004cbc:	f7ff fe89 	bl	80049d2 <LL_RCC_GetSysClkSource>
 8004cc0:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004cc2:	f7ff ff82 	bl	8004bca <LL_RCC_PLL_GetMainSource>
 8004cc6:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d005      	beq.n	8004cda <HAL_RCC_OscConfig+0x3e>
 8004cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd0:	2b0c      	cmp	r3, #12
 8004cd2:	d147      	bne.n	8004d64 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8004cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d144      	bne.n	8004d64 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	69db      	ldr	r3, [r3, #28]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e347      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8004cea:	f7ff fe34 	bl	8004956 <LL_RCC_MSI_GetRange>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	429c      	cmp	r4, r3
 8004cf2:	d914      	bls.n	8004d1e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 fd2f 	bl	800575c <RCC_SetFlashLatencyFromMSIRange>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e336      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7ff fe0e 	bl	800492e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7ff fe32 	bl	8004980 <LL_RCC_MSI_SetCalibTrimming>
 8004d1c:	e013      	b.n	8004d46 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d22:	4618      	mov	r0, r3
 8004d24:	f7ff fe03 	bl	800492e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f7ff fe27 	bl	8004980 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 fd10 	bl	800575c <RCC_SetFlashLatencyFromMSIRange>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e317      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004d46:	f000 fcc9 	bl	80056dc <HAL_RCC_GetHCLKFreq>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	4aa4      	ldr	r2, [pc, #656]	; (8004fe0 <HAL_RCC_OscConfig+0x344>)
 8004d4e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004d50:	4ba4      	ldr	r3, [pc, #656]	; (8004fe4 <HAL_RCC_OscConfig+0x348>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4618      	mov	r0, r3
 8004d56:	f7fe fb81 	bl	800345c <HAL_InitTick>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d039      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e308      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	69db      	ldr	r3, [r3, #28]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d01e      	beq.n	8004daa <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004d6c:	f7ff fdb0 	bl	80048d0 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d70:	f7fe fbc2 	bl	80034f8 <HAL_GetTick>
 8004d74:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d78:	f7fe fbbe 	bl	80034f8 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e2f5      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004d8a:	f7ff fdbf 	bl	800490c <LL_RCC_MSI_IsReady>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0f1      	beq.n	8004d78 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7ff fdc8 	bl	800492e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	4618      	mov	r0, r3
 8004da4:	f7ff fdec 	bl	8004980 <LL_RCC_MSI_SetCalibTrimming>
 8004da8:	e015      	b.n	8004dd6 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004daa:	f7ff fda0 	bl	80048ee <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004dae:	f7fe fba3 	bl	80034f8 <HAL_GetTick>
 8004db2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004db4:	e008      	b.n	8004dc8 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004db6:	f7fe fb9f 	bl	80034f8 <HAL_GetTick>
 8004dba:	4602      	mov	r2, r0
 8004dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbe:	1ad3      	subs	r3, r2, r3
 8004dc0:	2b02      	cmp	r3, #2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e2d6      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8004dc8:	f7ff fda0 	bl	800490c <LL_RCC_MSI_IsReady>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1f1      	bne.n	8004db6 <HAL_RCC_OscConfig+0x11a>
 8004dd2:	e000      	b.n	8004dd6 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004dd4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d047      	beq.n	8004e72 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004de2:	f7ff fdf6 	bl	80049d2 <LL_RCC_GetSysClkSource>
 8004de6:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004de8:	f7ff feef 	bl	8004bca <LL_RCC_PLL_GetMainSource>
 8004dec:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004dee:	6a3b      	ldr	r3, [r7, #32]
 8004df0:	2b08      	cmp	r3, #8
 8004df2:	d005      	beq.n	8004e00 <HAL_RCC_OscConfig+0x164>
 8004df4:	6a3b      	ldr	r3, [r7, #32]
 8004df6:	2b0c      	cmp	r3, #12
 8004df8:	d108      	bne.n	8004e0c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d105      	bne.n	8004e0c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d134      	bne.n	8004e72 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8004e08:	2301      	movs	r3, #1
 8004e0a:	e2b4      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e14:	d102      	bne.n	8004e1c <HAL_RCC_OscConfig+0x180>
 8004e16:	f7ff fbdd 	bl	80045d4 <LL_RCC_HSE_Enable>
 8004e1a:	e001      	b.n	8004e20 <HAL_RCC_OscConfig+0x184>
 8004e1c:	f7ff fbe9 	bl	80045f2 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d012      	beq.n	8004e4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e28:	f7fe fb66 	bl	80034f8 <HAL_GetTick>
 8004e2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8004e2e:	e008      	b.n	8004e42 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e30:	f7fe fb62 	bl	80034f8 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	2b64      	cmp	r3, #100	; 0x64
 8004e3c:	d901      	bls.n	8004e42 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004e3e:	2303      	movs	r3, #3
 8004e40:	e299      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8004e42:	f7ff fbe5 	bl	8004610 <LL_RCC_HSE_IsReady>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0f1      	beq.n	8004e30 <HAL_RCC_OscConfig+0x194>
 8004e4c:	e011      	b.n	8004e72 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e4e:	f7fe fb53 	bl	80034f8 <HAL_GetTick>
 8004e52:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8004e54:	e008      	b.n	8004e68 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e56:	f7fe fb4f 	bl	80034f8 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b64      	cmp	r3, #100	; 0x64
 8004e62:	d901      	bls.n	8004e68 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e286      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8004e68:	f7ff fbd2 	bl	8004610 <LL_RCC_HSE_IsReady>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1f1      	bne.n	8004e56 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0302 	and.w	r3, r3, #2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d04c      	beq.n	8004f18 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e7e:	f7ff fda8 	bl	80049d2 <LL_RCC_GetSysClkSource>
 8004e82:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e84:	f7ff fea1 	bl	8004bca <LL_RCC_PLL_GetMainSource>
 8004e88:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004e8a:	69bb      	ldr	r3, [r7, #24]
 8004e8c:	2b04      	cmp	r3, #4
 8004e8e:	d005      	beq.n	8004e9c <HAL_RCC_OscConfig+0x200>
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	2b0c      	cmp	r3, #12
 8004e94:	d10e      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	2b02      	cmp	r3, #2
 8004e9a:	d10b      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d101      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e266      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	691b      	ldr	r3, [r3, #16]
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7ff fbf1 	bl	8004694 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004eb2:	e031      	b.n	8004f18 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d019      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ebc:	f7ff fbba 	bl	8004634 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec0:	f7fe fb1a 	bl	80034f8 <HAL_GetTick>
 8004ec4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8004ec6:	e008      	b.n	8004eda <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ec8:	f7fe fb16 	bl	80034f8 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e24d      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8004eda:	f7ff fbc9 	bl	8004670 <LL_RCC_HSI_IsReady>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f1      	beq.n	8004ec8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff fbd3 	bl	8004694 <LL_RCC_HSI_SetCalibTrimming>
 8004eee:	e013      	b.n	8004f18 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ef0:	f7ff fbaf 	bl	8004652 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef4:	f7fe fb00 	bl	80034f8 <HAL_GetTick>
 8004ef8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8004efa:	e008      	b.n	8004f0e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004efc:	f7fe fafc 	bl	80034f8 <HAL_GetTick>
 8004f00:	4602      	mov	r2, r0
 8004f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	2b02      	cmp	r3, #2
 8004f08:	d901      	bls.n	8004f0e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8004f0a:	2303      	movs	r3, #3
 8004f0c:	e233      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8004f0e:	f7ff fbaf 	bl	8004670 <LL_RCC_HSI_IsReady>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1f1      	bne.n	8004efc <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0308 	and.w	r3, r3, #8
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d106      	bne.n	8004f32 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 80a3 	beq.w	8005078 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d076      	beq.n	8005028 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0310 	and.w	r3, r3, #16
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d046      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8004f46:	f7ff fc66 	bl	8004816 <LL_RCC_LSI1_IsReady>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d113      	bne.n	8004f78 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8004f50:	f7ff fc3f 	bl	80047d2 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f54:	f7fe fad0 	bl	80034f8 <HAL_GetTick>
 8004f58:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004f5c:	f7fe facc 	bl	80034f8 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e203      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004f6e:	f7ff fc52 	bl	8004816 <LL_RCC_LSI1_IsReady>
 8004f72:	4603      	mov	r3, r0
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0f1      	beq.n	8004f5c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8004f78:	f7ff fc5f 	bl	800483a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f7c:	f7fe fabc 	bl	80034f8 <HAL_GetTick>
 8004f80:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004f84:	f7fe fab8 	bl	80034f8 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b03      	cmp	r3, #3
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e1ef      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8004f96:	f7ff fc72 	bl	800487e <LL_RCC_LSI2_IsReady>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d0f1      	beq.n	8004f84 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7ff fc7c 	bl	80048a2 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8004faa:	f7ff fc23 	bl	80047f4 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fae:	f7fe faa3 	bl	80034f8 <HAL_GetTick>
 8004fb2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8004fb4:	e008      	b.n	8004fc8 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004fb6:	f7fe fa9f 	bl	80034f8 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d901      	bls.n	8004fc8 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e1d6      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8004fc8:	f7ff fc25 	bl	8004816 <LL_RCC_LSI1_IsReady>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d1f1      	bne.n	8004fb6 <HAL_RCC_OscConfig+0x31a>
 8004fd2:	e051      	b.n	8005078 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8004fd4:	f7ff fbfd 	bl	80047d2 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd8:	f7fe fa8e 	bl	80034f8 <HAL_GetTick>
 8004fdc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004fde:	e00c      	b.n	8004ffa <HAL_RCC_OscConfig+0x35e>
 8004fe0:	20000008 	.word	0x20000008
 8004fe4:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004fe8:	f7fe fa86 	bl	80034f8 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d901      	bls.n	8004ffa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	e1bd      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004ffa:	f7ff fc0c 	bl	8004816 <LL_RCC_LSI1_IsReady>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d0f1      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8005004:	f7ff fc2a 	bl	800485c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005008:	e008      	b.n	800501c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800500a:	f7fe fa75 	bl	80034f8 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	2b03      	cmp	r3, #3
 8005016:	d901      	bls.n	800501c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e1ac      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800501c:	f7ff fc2f 	bl	800487e <LL_RCC_LSI2_IsReady>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1f1      	bne.n	800500a <HAL_RCC_OscConfig+0x36e>
 8005026:	e027      	b.n	8005078 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8005028:	f7ff fc18 	bl	800485c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800502c:	f7fe fa64 	bl	80034f8 <HAL_GetTick>
 8005030:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005032:	e008      	b.n	8005046 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005034:	f7fe fa60 	bl	80034f8 <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b03      	cmp	r3, #3
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e197      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005046:	f7ff fc1a 	bl	800487e <LL_RCC_LSI2_IsReady>
 800504a:	4603      	mov	r3, r0
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1f1      	bne.n	8005034 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005050:	f7ff fbd0 	bl	80047f4 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005054:	f7fe fa50 	bl	80034f8 <HAL_GetTick>
 8005058:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800505a:	e008      	b.n	800506e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800505c:	f7fe fa4c 	bl	80034f8 <HAL_GetTick>
 8005060:	4602      	mov	r2, r0
 8005062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005064:	1ad3      	subs	r3, r2, r3
 8005066:	2b02      	cmp	r3, #2
 8005068:	d901      	bls.n	800506e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800506a:	2303      	movs	r3, #3
 800506c:	e183      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800506e:	f7ff fbd2 	bl	8004816 <LL_RCC_LSI1_IsReady>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1f1      	bne.n	800505c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0304 	and.w	r3, r3, #4
 8005080:	2b00      	cmp	r3, #0
 8005082:	d05b      	beq.n	800513c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005084:	4ba7      	ldr	r3, [pc, #668]	; (8005324 <HAL_RCC_OscConfig+0x688>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508c:	2b00      	cmp	r3, #0
 800508e:	d114      	bne.n	80050ba <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005090:	f7ff fa70 	bl	8004574 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005094:	f7fe fa30 	bl	80034f8 <HAL_GetTick>
 8005098:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800509a:	e008      	b.n	80050ae <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800509c:	f7fe fa2c 	bl	80034f8 <HAL_GetTick>
 80050a0:	4602      	mov	r2, r0
 80050a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a4:	1ad3      	subs	r3, r2, r3
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d901      	bls.n	80050ae <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e163      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050ae:	4b9d      	ldr	r3, [pc, #628]	; (8005324 <HAL_RCC_OscConfig+0x688>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d0f0      	beq.n	800509c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d102      	bne.n	80050c8 <HAL_RCC_OscConfig+0x42c>
 80050c2:	f7ff fb30 	bl	8004726 <LL_RCC_LSE_Enable>
 80050c6:	e00c      	b.n	80050e2 <HAL_RCC_OscConfig+0x446>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	2b05      	cmp	r3, #5
 80050ce:	d104      	bne.n	80050da <HAL_RCC_OscConfig+0x43e>
 80050d0:	f7ff fb4b 	bl	800476a <LL_RCC_LSE_EnableBypass>
 80050d4:	f7ff fb27 	bl	8004726 <LL_RCC_LSE_Enable>
 80050d8:	e003      	b.n	80050e2 <HAL_RCC_OscConfig+0x446>
 80050da:	f7ff fb35 	bl	8004748 <LL_RCC_LSE_Disable>
 80050de:	f7ff fb55 	bl	800478c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d014      	beq.n	8005114 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ea:	f7fe fa05 	bl	80034f8 <HAL_GetTick>
 80050ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80050f0:	e00a      	b.n	8005108 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f2:	f7fe fa01 	bl	80034f8 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005100:	4293      	cmp	r3, r2
 8005102:	d901      	bls.n	8005108 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e136      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8005108:	f7ff fb51 	bl	80047ae <LL_RCC_LSE_IsReady>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d0ef      	beq.n	80050f2 <HAL_RCC_OscConfig+0x456>
 8005112:	e013      	b.n	800513c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005114:	f7fe f9f0 	bl	80034f8 <HAL_GetTick>
 8005118:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800511a:	e00a      	b.n	8005132 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800511c:	f7fe f9ec 	bl	80034f8 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	f241 3288 	movw	r2, #5000	; 0x1388
 800512a:	4293      	cmp	r3, r2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e121      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005132:	f7ff fb3c 	bl	80047ae <LL_RCC_LSE_IsReady>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1ef      	bne.n	800511c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005144:	2b00      	cmp	r3, #0
 8005146:	d02c      	beq.n	80051a2 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800514c:	2b00      	cmp	r3, #0
 800514e:	d014      	beq.n	800517a <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005150:	f7ff fab5 	bl	80046be <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005154:	f7fe f9d0 	bl	80034f8 <HAL_GetTick>
 8005158:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800515c:	f7fe f9cc 	bl	80034f8 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b02      	cmp	r3, #2
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e103      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800516e:	f7ff fac8 	bl	8004702 <LL_RCC_HSI48_IsReady>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d0f1      	beq.n	800515c <HAL_RCC_OscConfig+0x4c0>
 8005178:	e013      	b.n	80051a2 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800517a:	f7ff fab1 	bl	80046e0 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517e:	f7fe f9bb 	bl	80034f8 <HAL_GetTick>
 8005182:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005184:	e008      	b.n	8005198 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005186:	f7fe f9b7 	bl	80034f8 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d901      	bls.n	8005198 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e0ee      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8005198:	f7ff fab3 	bl	8004702 <LL_RCC_HSI48_IsReady>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1f1      	bne.n	8005186 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	f000 80e4 	beq.w	8005374 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051ac:	f7ff fc11 	bl	80049d2 <LL_RCC_GetSysClkSource>
 80051b0:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80051b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051be:	2b02      	cmp	r3, #2
 80051c0:	f040 80b4 	bne.w	800532c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f003 0203 	and.w	r2, r3, #3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d123      	bne.n	800521a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051dc:	429a      	cmp	r2, r3
 80051de:	d11c      	bne.n	800521a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	0a1b      	lsrs	r3, r3, #8
 80051e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d114      	bne.n	800521a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d10d      	bne.n	800521a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005208:	429a      	cmp	r2, r3
 800520a:	d106      	bne.n	800521a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005216:	429a      	cmp	r2, r3
 8005218:	d05d      	beq.n	80052d6 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	2b0c      	cmp	r3, #12
 800521e:	d058      	beq.n	80052d2 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005220:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e0a1      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005232:	f7ff fc84 	bl	8004b3e <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005236:	f7fe f95f 	bl	80034f8 <HAL_GetTick>
 800523a:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800523c:	e008      	b.n	8005250 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800523e:	f7fe f95b 	bl	80034f8 <HAL_GetTick>
 8005242:	4602      	mov	r2, r0
 8005244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005246:	1ad3      	subs	r3, r2, r3
 8005248:	2b02      	cmp	r3, #2
 800524a:	d901      	bls.n	8005250 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800524c:	2303      	movs	r3, #3
 800524e:	e092      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005250:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d1ef      	bne.n	800523e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800525e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005262:	68da      	ldr	r2, [r3, #12]
 8005264:	4b30      	ldr	r3, [pc, #192]	; (8005328 <HAL_RCC_OscConfig+0x68c>)
 8005266:	4013      	ands	r3, r2
 8005268:	687a      	ldr	r2, [r7, #4]
 800526a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800526c:	687a      	ldr	r2, [r7, #4]
 800526e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005270:	4311      	orrs	r1, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005276:	0212      	lsls	r2, r2, #8
 8005278:	4311      	orrs	r1, r2
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800527e:	4311      	orrs	r1, r2
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005284:	4311      	orrs	r1, r2
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800528a:	430a      	orrs	r2, r1
 800528c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005290:	4313      	orrs	r3, r2
 8005292:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005294:	f7ff fc44 	bl	8004b20 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005298:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800529c:	68db      	ldr	r3, [r3, #12]
 800529e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80052a8:	f7fe f926 	bl	80034f8 <HAL_GetTick>
 80052ac:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052b0:	f7fe f922 	bl	80034f8 <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e059      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d0ef      	beq.n	80052b0 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80052d0:	e050      	b.n	8005374 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e04f      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d147      	bne.n	8005374 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80052e4:	f7ff fc1c 	bl	8004b20 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80052e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ec:	68db      	ldr	r3, [r3, #12]
 80052ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052f6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80052f8:	f7fe f8fe 	bl	80034f8 <HAL_GetTick>
 80052fc:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052fe:	e008      	b.n	8005312 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005300:	f7fe f8fa 	bl	80034f8 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	2b02      	cmp	r3, #2
 800530c:	d901      	bls.n	8005312 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800530e:	2303      	movs	r3, #3
 8005310:	e031      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005312:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d0ef      	beq.n	8005300 <HAL_RCC_OscConfig+0x664>
 8005320:	e028      	b.n	8005374 <HAL_RCC_OscConfig+0x6d8>
 8005322:	bf00      	nop
 8005324:	58000400 	.word	0x58000400
 8005328:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	2b0c      	cmp	r3, #12
 8005330:	d01e      	beq.n	8005370 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005332:	f7ff fc04 	bl	8004b3e <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005336:	f7fe f8df 	bl	80034f8 <HAL_GetTick>
 800533a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800533c:	e008      	b.n	8005350 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800533e:	f7fe f8db 	bl	80034f8 <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e012      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005350:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1ef      	bne.n	800533e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800535e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005362:	68da      	ldr	r2, [r3, #12]
 8005364:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005368:	4b05      	ldr	r3, [pc, #20]	; (8005380 <HAL_RCC_OscConfig+0x6e4>)
 800536a:	4013      	ands	r3, r2
 800536c:	60cb      	str	r3, [r1, #12]
 800536e:	e001      	b.n	8005374 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e000      	b.n	8005376 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3734      	adds	r7, #52	; 0x34
 800537a:	46bd      	mov	sp, r7
 800537c:	bd90      	pop	{r4, r7, pc}
 800537e:	bf00      	nop
 8005380:	eefefffc 	.word	0xeefefffc

08005384 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b084      	sub	sp, #16
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d101      	bne.n	8005398 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e12d      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005398:	4b98      	ldr	r3, [pc, #608]	; (80055fc <HAL_RCC_ClockConfig+0x278>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0307 	and.w	r3, r3, #7
 80053a0:	683a      	ldr	r2, [r7, #0]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d91b      	bls.n	80053de <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053a6:	4b95      	ldr	r3, [pc, #596]	; (80055fc <HAL_RCC_ClockConfig+0x278>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f023 0207 	bic.w	r2, r3, #7
 80053ae:	4993      	ldr	r1, [pc, #588]	; (80055fc <HAL_RCC_ClockConfig+0x278>)
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053b6:	f7fe f89f 	bl	80034f8 <HAL_GetTick>
 80053ba:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053bc:	e008      	b.n	80053d0 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80053be:	f7fe f89b 	bl	80034f8 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e111      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80053d0:	4b8a      	ldr	r3, [pc, #552]	; (80055fc <HAL_RCC_ClockConfig+0x278>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f003 0307 	and.w	r3, r3, #7
 80053d8:	683a      	ldr	r2, [r7, #0]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d1ef      	bne.n	80053be <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f003 0302 	and.w	r3, r3, #2
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d016      	beq.n	8005418 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7ff fafb 	bl	80049ea <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80053f4:	f7fe f880 	bl	80034f8 <HAL_GetTick>
 80053f8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80053fa:	e008      	b.n	800540e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80053fc:	f7fe f87c 	bl	80034f8 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	2b02      	cmp	r3, #2
 8005408:	d901      	bls.n	800540e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e0f2      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800540e:	f7ff fbe8 	bl	8004be2 <LL_RCC_IsActiveFlag_HPRE>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0f1      	beq.n	80053fc <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 0320 	and.w	r3, r3, #32
 8005420:	2b00      	cmp	r3, #0
 8005422:	d016      	beq.n	8005452 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	695b      	ldr	r3, [r3, #20]
 8005428:	4618      	mov	r0, r3
 800542a:	f7ff faf2 	bl	8004a12 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800542e:	f7fe f863 	bl	80034f8 <HAL_GetTick>
 8005432:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005434:	e008      	b.n	8005448 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005436:	f7fe f85f 	bl	80034f8 <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d901      	bls.n	8005448 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e0d5      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005448:	f7ff fbdd 	bl	8004c06 <LL_RCC_IsActiveFlag_C2HPRE>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d0f1      	beq.n	8005436 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800545a:	2b00      	cmp	r3, #0
 800545c:	d016      	beq.n	800548c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	4618      	mov	r0, r3
 8005464:	f7ff faeb 	bl	8004a3e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005468:	f7fe f846 	bl	80034f8 <HAL_GetTick>
 800546c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800546e:	e008      	b.n	8005482 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005470:	f7fe f842 	bl	80034f8 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b02      	cmp	r3, #2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e0b8      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005482:	f7ff fbd3 	bl	8004c2c <LL_RCC_IsActiveFlag_SHDHPRE>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d0f1      	beq.n	8005470 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0304 	and.w	r3, r3, #4
 8005494:	2b00      	cmp	r3, #0
 8005496:	d016      	beq.n	80054c6 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68db      	ldr	r3, [r3, #12]
 800549c:	4618      	mov	r0, r3
 800549e:	f7ff fae5 	bl	8004a6c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80054a2:	f7fe f829 	bl	80034f8 <HAL_GetTick>
 80054a6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80054a8:	e008      	b.n	80054bc <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80054aa:	f7fe f825 	bl	80034f8 <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	2b02      	cmp	r3, #2
 80054b6:	d901      	bls.n	80054bc <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80054b8:	2303      	movs	r3, #3
 80054ba:	e09b      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80054bc:	f7ff fbc9 	bl	8004c52 <LL_RCC_IsActiveFlag_PPRE1>
 80054c0:	4603      	mov	r3, r0
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d0f1      	beq.n	80054aa <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d017      	beq.n	8005502 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	00db      	lsls	r3, r3, #3
 80054d8:	4618      	mov	r0, r3
 80054da:	f7ff fadb 	bl	8004a94 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80054de:	f7fe f80b 	bl	80034f8 <HAL_GetTick>
 80054e2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80054e4:	e008      	b.n	80054f8 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80054e6:	f7fe f807 	bl	80034f8 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	2b02      	cmp	r3, #2
 80054f2:	d901      	bls.n	80054f8 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e07d      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80054f8:	f7ff fbbd 	bl	8004c76 <LL_RCC_IsActiveFlag_PPRE2>
 80054fc:	4603      	mov	r3, r0
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d0f1      	beq.n	80054e6 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b00      	cmp	r3, #0
 800550c:	d043      	beq.n	8005596 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d106      	bne.n	8005524 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005516:	f7ff f87b 	bl	8004610 <LL_RCC_HSE_IsReady>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d11e      	bne.n	800555e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	e067      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	2b03      	cmp	r3, #3
 800552a:	d106      	bne.n	800553a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800552c:	f7ff fb16 	bl	8004b5c <LL_RCC_PLL_IsReady>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d113      	bne.n	800555e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e05c      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d106      	bne.n	8005550 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005542:	f7ff f9e3 	bl	800490c <LL_RCC_MSI_IsReady>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d108      	bne.n	800555e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	e051      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005550:	f7ff f88e 	bl	8004670 <LL_RCC_HSI_IsReady>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e04a      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	4618      	mov	r0, r3
 8005564:	f7ff fa21 	bl	80049aa <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005568:	f7fd ffc6 	bl	80034f8 <HAL_GetTick>
 800556c:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800556e:	e00a      	b.n	8005586 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005570:	f7fd ffc2 	bl	80034f8 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	f241 3288 	movw	r2, #5000	; 0x1388
 800557e:	4293      	cmp	r3, r2
 8005580:	d901      	bls.n	8005586 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e036      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005586:	f7ff fa24 	bl	80049d2 <LL_RCC_GetSysClkSource>
 800558a:	4602      	mov	r2, r0
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	429a      	cmp	r2, r3
 8005594:	d1ec      	bne.n	8005570 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005596:	4b19      	ldr	r3, [pc, #100]	; (80055fc <HAL_RCC_ClockConfig+0x278>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f003 0307 	and.w	r3, r3, #7
 800559e:	683a      	ldr	r2, [r7, #0]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d21b      	bcs.n	80055dc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055a4:	4b15      	ldr	r3, [pc, #84]	; (80055fc <HAL_RCC_ClockConfig+0x278>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f023 0207 	bic.w	r2, r3, #7
 80055ac:	4913      	ldr	r1, [pc, #76]	; (80055fc <HAL_RCC_ClockConfig+0x278>)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055b4:	f7fd ffa0 	bl	80034f8 <HAL_GetTick>
 80055b8:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ba:	e008      	b.n	80055ce <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80055bc:	f7fd ff9c 	bl	80034f8 <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d901      	bls.n	80055ce <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e012      	b.n	80055f4 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055ce:	4b0b      	ldr	r3, [pc, #44]	; (80055fc <HAL_RCC_ClockConfig+0x278>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0307 	and.w	r3, r3, #7
 80055d6:	683a      	ldr	r2, [r7, #0]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d1ef      	bne.n	80055bc <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80055dc:	f000 f87e 	bl	80056dc <HAL_RCC_GetHCLKFreq>
 80055e0:	4603      	mov	r3, r0
 80055e2:	4a07      	ldr	r2, [pc, #28]	; (8005600 <HAL_RCC_ClockConfig+0x27c>)
 80055e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80055e6:	f7fd ff93 	bl	8003510 <HAL_GetTickPrio>
 80055ea:	4603      	mov	r3, r0
 80055ec:	4618      	mov	r0, r3
 80055ee:	f7fd ff35 	bl	800345c <HAL_InitTick>
 80055f2:	4603      	mov	r3, r0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	58004000 	.word	0x58004000
 8005600:	20000008 	.word	0x20000008

08005604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005604:	b590      	push	{r4, r7, lr}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800560a:	f7ff f9e2 	bl	80049d2 <LL_RCC_GetSysClkSource>
 800560e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10a      	bne.n	800562c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005616:	f7ff f99e 	bl	8004956 <LL_RCC_MSI_GetRange>
 800561a:	4603      	mov	r3, r0
 800561c:	091b      	lsrs	r3, r3, #4
 800561e:	f003 030f 	and.w	r3, r3, #15
 8005622:	4a2b      	ldr	r2, [pc, #172]	; (80056d0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005624:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	e04b      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b04      	cmp	r3, #4
 8005630:	d102      	bne.n	8005638 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005632:	4b28      	ldr	r3, [pc, #160]	; (80056d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005634:	60fb      	str	r3, [r7, #12]
 8005636:	e045      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2b08      	cmp	r3, #8
 800563c:	d10a      	bne.n	8005654 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800563e:	f7fe ffb7 	bl	80045b0 <LL_RCC_HSE_IsEnabledDiv2>
 8005642:	4603      	mov	r3, r0
 8005644:	2b01      	cmp	r3, #1
 8005646:	d102      	bne.n	800564e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005648:	4b22      	ldr	r3, [pc, #136]	; (80056d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800564a:	60fb      	str	r3, [r7, #12]
 800564c:	e03a      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800564e:	4b22      	ldr	r3, [pc, #136]	; (80056d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005650:	60fb      	str	r3, [r7, #12]
 8005652:	e037      	b.n	80056c4 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005654:	f7ff fab9 	bl	8004bca <LL_RCC_PLL_GetMainSource>
 8005658:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	2b02      	cmp	r3, #2
 800565e:	d003      	beq.n	8005668 <HAL_RCC_GetSysClockFreq+0x64>
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	2b03      	cmp	r3, #3
 8005664:	d003      	beq.n	800566e <HAL_RCC_GetSysClockFreq+0x6a>
 8005666:	e00d      	b.n	8005684 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005668:	4b1a      	ldr	r3, [pc, #104]	; (80056d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800566a:	60bb      	str	r3, [r7, #8]
        break;
 800566c:	e015      	b.n	800569a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800566e:	f7fe ff9f 	bl	80045b0 <LL_RCC_HSE_IsEnabledDiv2>
 8005672:	4603      	mov	r3, r0
 8005674:	2b01      	cmp	r3, #1
 8005676:	d102      	bne.n	800567e <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005678:	4b16      	ldr	r3, [pc, #88]	; (80056d4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800567a:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800567c:	e00d      	b.n	800569a <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800567e:	4b16      	ldr	r3, [pc, #88]	; (80056d8 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005680:	60bb      	str	r3, [r7, #8]
        break;
 8005682:	e00a      	b.n	800569a <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005684:	f7ff f967 	bl	8004956 <LL_RCC_MSI_GetRange>
 8005688:	4603      	mov	r3, r0
 800568a:	091b      	lsrs	r3, r3, #4
 800568c:	f003 030f 	and.w	r3, r3, #15
 8005690:	4a0f      	ldr	r2, [pc, #60]	; (80056d0 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005696:	60bb      	str	r3, [r7, #8]
        break;
 8005698:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800569a:	f7ff fa71 	bl	8004b80 <LL_RCC_PLL_GetN>
 800569e:	4602      	mov	r2, r0
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	fb03 f402 	mul.w	r4, r3, r2
 80056a6:	f7ff fa84 	bl	8004bb2 <LL_RCC_PLL_GetDivider>
 80056aa:	4603      	mov	r3, r0
 80056ac:	091b      	lsrs	r3, r3, #4
 80056ae:	3301      	adds	r3, #1
 80056b0:	fbb4 f4f3 	udiv	r4, r4, r3
 80056b4:	f7ff fa71 	bl	8004b9a <LL_RCC_PLL_GetR>
 80056b8:	4603      	mov	r3, r0
 80056ba:	0f5b      	lsrs	r3, r3, #29
 80056bc:	3301      	adds	r3, #1
 80056be:	fbb4 f3f3 	udiv	r3, r4, r3
 80056c2:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80056c4:	68fb      	ldr	r3, [r7, #12]
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3714      	adds	r7, #20
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd90      	pop	{r4, r7, pc}
 80056ce:	bf00      	nop
 80056d0:	0800fd50 	.word	0x0800fd50
 80056d4:	00f42400 	.word	0x00f42400
 80056d8:	01e84800 	.word	0x01e84800

080056dc <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056dc:	b598      	push	{r3, r4, r7, lr}
 80056de:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80056e0:	f7ff ff90 	bl	8005604 <HAL_RCC_GetSysClockFreq>
 80056e4:	4604      	mov	r4, r0
 80056e6:	f7ff f9e9 	bl	8004abc <LL_RCC_GetAHBPrescaler>
 80056ea:	4603      	mov	r3, r0
 80056ec:	091b      	lsrs	r3, r3, #4
 80056ee:	f003 030f 	and.w	r3, r3, #15
 80056f2:	4a03      	ldr	r2, [pc, #12]	; (8005700 <HAL_RCC_GetHCLKFreq+0x24>)
 80056f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056f8:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	bd98      	pop	{r3, r4, r7, pc}
 8005700:	0800fcf0 	.word	0x0800fcf0

08005704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005704:	b598      	push	{r3, r4, r7, lr}
 8005706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005708:	f7ff ffe8 	bl	80056dc <HAL_RCC_GetHCLKFreq>
 800570c:	4604      	mov	r4, r0
 800570e:	f7ff f9ef 	bl	8004af0 <LL_RCC_GetAPB1Prescaler>
 8005712:	4603      	mov	r3, r0
 8005714:	0a1b      	lsrs	r3, r3, #8
 8005716:	f003 0307 	and.w	r3, r3, #7
 800571a:	4a04      	ldr	r2, [pc, #16]	; (800572c <HAL_RCC_GetPCLK1Freq+0x28>)
 800571c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005720:	f003 031f 	and.w	r3, r3, #31
 8005724:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005728:	4618      	mov	r0, r3
 800572a:	bd98      	pop	{r3, r4, r7, pc}
 800572c:	0800fd30 	.word	0x0800fd30

08005730 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005730:	b598      	push	{r3, r4, r7, lr}
 8005732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005734:	f7ff ffd2 	bl	80056dc <HAL_RCC_GetHCLKFreq>
 8005738:	4604      	mov	r4, r0
 800573a:	f7ff f9e5 	bl	8004b08 <LL_RCC_GetAPB2Prescaler>
 800573e:	4603      	mov	r3, r0
 8005740:	0adb      	lsrs	r3, r3, #11
 8005742:	f003 0307 	and.w	r3, r3, #7
 8005746:	4a04      	ldr	r2, [pc, #16]	; (8005758 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005748:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800574c:	f003 031f 	and.w	r3, r3, #31
 8005750:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005754:	4618      	mov	r0, r3
 8005756:	bd98      	pop	{r3, r4, r7, pc}
 8005758:	0800fd30 	.word	0x0800fd30

0800575c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800575c:	b590      	push	{r4, r7, lr}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2bb0      	cmp	r3, #176	; 0xb0
 8005768:	d903      	bls.n	8005772 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800576a:	4b15      	ldr	r3, [pc, #84]	; (80057c0 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800576c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800576e:	60fb      	str	r3, [r7, #12]
 8005770:	e007      	b.n	8005782 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	091b      	lsrs	r3, r3, #4
 8005776:	f003 030f 	and.w	r3, r3, #15
 800577a:	4a11      	ldr	r2, [pc, #68]	; (80057c0 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800577c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005780:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005782:	f7ff f9a7 	bl	8004ad4 <LL_RCC_GetAHB4Prescaler>
 8005786:	4603      	mov	r3, r0
 8005788:	091b      	lsrs	r3, r3, #4
 800578a:	f003 030f 	and.w	r3, r3, #15
 800578e:	4a0d      	ldr	r2, [pc, #52]	; (80057c4 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	fbb2 f3f3 	udiv	r3, r2, r3
 800579a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	4a0a      	ldr	r2, [pc, #40]	; (80057c8 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80057a0:	fba2 2303 	umull	r2, r3, r2, r3
 80057a4:	0c9c      	lsrs	r4, r3, #18
 80057a6:	f7fe fef5 	bl	8004594 <HAL_PWREx_GetVoltageRange>
 80057aa:	4603      	mov	r3, r0
 80057ac:	4619      	mov	r1, r3
 80057ae:	4620      	mov	r0, r4
 80057b0:	f000 f80c 	bl	80057cc <RCC_SetFlashLatency>
 80057b4:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 80057b6:	4618      	mov	r0, r3
 80057b8:	3714      	adds	r7, #20
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd90      	pop	{r4, r7, pc}
 80057be:	bf00      	nop
 80057c0:	0800fd50 	.word	0x0800fd50
 80057c4:	0800fcf0 	.word	0x0800fcf0
 80057c8:	431bde83 	.word	0x431bde83

080057cc <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80057cc:	b590      	push	{r4, r7, lr}
 80057ce:	b093      	sub	sp, #76	; 0x4c
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80057d6:	4b37      	ldr	r3, [pc, #220]	; (80058b4 <RCC_SetFlashLatency+0xe8>)
 80057d8:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80057dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80057e2:	4a35      	ldr	r2, [pc, #212]	; (80058b8 <RCC_SetFlashLatency+0xec>)
 80057e4:	f107 031c 	add.w	r3, r7, #28
 80057e8:	ca07      	ldmia	r2, {r0, r1, r2}
 80057ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80057ee:	4b33      	ldr	r3, [pc, #204]	; (80058bc <RCC_SetFlashLatency+0xf0>)
 80057f0:	f107 040c 	add.w	r4, r7, #12
 80057f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80057f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80057fa:	2300      	movs	r3, #0
 80057fc:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005804:	d11a      	bne.n	800583c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005806:	2300      	movs	r3, #0
 8005808:	643b      	str	r3, [r7, #64]	; 0x40
 800580a:	e013      	b.n	8005834 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800580c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	3348      	adds	r3, #72	; 0x48
 8005812:	443b      	add	r3, r7
 8005814:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005818:	687a      	ldr	r2, [r7, #4]
 800581a:	429a      	cmp	r2, r3
 800581c:	d807      	bhi.n	800582e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800581e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	3348      	adds	r3, #72	; 0x48
 8005824:	443b      	add	r3, r7
 8005826:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800582a:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800582c:	e020      	b.n	8005870 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800582e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005830:	3301      	adds	r3, #1
 8005832:	643b      	str	r3, [r7, #64]	; 0x40
 8005834:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005836:	2b03      	cmp	r3, #3
 8005838:	d9e8      	bls.n	800580c <RCC_SetFlashLatency+0x40>
 800583a:	e019      	b.n	8005870 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800583c:	2300      	movs	r3, #0
 800583e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005840:	e013      	b.n	800586a <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005842:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	3348      	adds	r3, #72	; 0x48
 8005848:	443b      	add	r3, r7
 800584a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	429a      	cmp	r2, r3
 8005852:	d807      	bhi.n	8005864 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005854:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	3348      	adds	r3, #72	; 0x48
 800585a:	443b      	add	r3, r7
 800585c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005860:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8005862:	e005      	b.n	8005870 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005864:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005866:	3301      	adds	r3, #1
 8005868:	63fb      	str	r3, [r7, #60]	; 0x3c
 800586a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800586c:	2b02      	cmp	r3, #2
 800586e:	d9e8      	bls.n	8005842 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005870:	4b13      	ldr	r3, [pc, #76]	; (80058c0 <RCC_SetFlashLatency+0xf4>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f023 0207 	bic.w	r2, r3, #7
 8005878:	4911      	ldr	r1, [pc, #68]	; (80058c0 <RCC_SetFlashLatency+0xf4>)
 800587a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800587c:	4313      	orrs	r3, r2
 800587e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005880:	f7fd fe3a 	bl	80034f8 <HAL_GetTick>
 8005884:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005886:	e008      	b.n	800589a <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005888:	f7fd fe36 	bl	80034f8 <HAL_GetTick>
 800588c:	4602      	mov	r2, r0
 800588e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005890:	1ad3      	subs	r3, r2, r3
 8005892:	2b02      	cmp	r3, #2
 8005894:	d901      	bls.n	800589a <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8005896:	2303      	movs	r3, #3
 8005898:	e007      	b.n	80058aa <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800589a:	4b09      	ldr	r3, [pc, #36]	; (80058c0 <RCC_SetFlashLatency+0xf4>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0307 	and.w	r3, r3, #7
 80058a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d1ef      	bne.n	8005888 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	374c      	adds	r7, #76	; 0x4c
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd90      	pop	{r4, r7, pc}
 80058b2:	bf00      	nop
 80058b4:	0800ea7c 	.word	0x0800ea7c
 80058b8:	0800ea8c 	.word	0x0800ea8c
 80058bc:	0800ea98 	.word	0x0800ea98
 80058c0:	58004000 	.word	0x58004000

080058c4 <LL_RCC_LSE_IsEnabled>:
{
 80058c4:	b480      	push	{r7}
 80058c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80058c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058d0:	f003 0301 	and.w	r3, r3, #1
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d101      	bne.n	80058dc <LL_RCC_LSE_IsEnabled+0x18>
 80058d8:	2301      	movs	r3, #1
 80058da:	e000      	b.n	80058de <LL_RCC_LSE_IsEnabled+0x1a>
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <LL_RCC_LSE_IsReady>:
{
 80058e8:	b480      	push	{r7}
 80058ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80058ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d101      	bne.n	8005900 <LL_RCC_LSE_IsReady+0x18>
 80058fc:	2301      	movs	r3, #1
 80058fe:	e000      	b.n	8005902 <LL_RCC_LSE_IsReady+0x1a>
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <LL_RCC_MSI_EnablePLLMode>:
{
 800590c:	b480      	push	{r7}
 800590e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8005910:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800591a:	f043 0304 	orr.w	r3, r3, #4
 800591e:	6013      	str	r3, [r2, #0]
}
 8005920:	bf00      	nop
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr

0800592a <LL_RCC_SetRFWKPClockSource>:
{
 800592a:	b480      	push	{r7}
 800592c:	b083      	sub	sp, #12
 800592e:	af00      	add	r7, sp, #0
 8005930:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8005932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005936:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800593a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800593e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	4313      	orrs	r3, r2
 8005946:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 800594a:	bf00      	nop
 800594c:	370c      	adds	r7, #12
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr

08005956 <LL_RCC_SetSMPSClockSource>:
{
 8005956:	b480      	push	{r7}
 8005958:	b083      	sub	sp, #12
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800595e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005964:	f023 0203 	bic.w	r2, r3, #3
 8005968:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	4313      	orrs	r3, r2
 8005970:	624b      	str	r3, [r1, #36]	; 0x24
}
 8005972:	bf00      	nop
 8005974:	370c      	adds	r7, #12
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <LL_RCC_SetSMPSPrescaler>:
{
 800597e:	b480      	push	{r7}
 8005980:	b083      	sub	sp, #12
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8005986:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800598a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005990:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4313      	orrs	r3, r2
 8005998:	624b      	str	r3, [r1, #36]	; 0x24
}
 800599a:	bf00      	nop
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr

080059a6 <LL_RCC_SetUSARTClockSource>:
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80059ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059b6:	f023 0203 	bic.w	r2, r3, #3
 80059ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80059c6:	bf00      	nop
 80059c8:	370c      	adds	r7, #12
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr

080059d2 <LL_RCC_SetLPUARTClockSource>:
{
 80059d2:	b480      	push	{r7}
 80059d4:	b083      	sub	sp, #12
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80059da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80059e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80059f2:	bf00      	nop
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <LL_RCC_SetI2CClockSource>:
{
 80059fe:	b480      	push	{r7}
 8005a00:	b083      	sub	sp, #12
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8005a06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a0a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	091b      	lsrs	r3, r3, #4
 8005a12:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005a16:	43db      	mvns	r3, r3
 8005a18:	401a      	ands	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	011b      	lsls	r3, r3, #4
 8005a1e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8005a22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a26:	4313      	orrs	r3, r2
 8005a28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005a2c:	bf00      	nop
 8005a2e:	370c      	adds	r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <LL_RCC_SetLPTIMClockSource>:
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005a40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a44:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	0c1b      	lsrs	r3, r3, #16
 8005a4c:	041b      	lsls	r3, r3, #16
 8005a4e:	43db      	mvns	r3, r3
 8005a50:	401a      	ands	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	041b      	lsls	r3, r3, #16
 8005a56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <LL_RCC_SetSAIClockSource>:
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8005a74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a7c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005a80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	4313      	orrs	r3, r2
 8005a88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005a8c:	bf00      	nop
 8005a8e:	370c      	adds	r7, #12
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <LL_RCC_SetRNGClockSource>:
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005aa0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aa8:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005aac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr

08005ac4 <LL_RCC_SetCLK48ClockSource>:
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8005acc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ad4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ad8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <LL_RCC_SetUSBClockSource>:
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7ff ffe3 	bl	8005ac4 <LL_RCC_SetCLK48ClockSource>
}
 8005afe:	bf00      	nop
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <LL_RCC_SetADCClockSource>:
{
 8005b06:	b480      	push	{r7}
 8005b08:	b083      	sub	sp, #12
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8005b0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b16:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005b1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005b26:	bf00      	nop
 8005b28:	370c      	adds	r7, #12
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr

08005b32 <LL_RCC_SetRTCClockSource>:
{
 8005b32:	b480      	push	{r7}
 8005b34:	b083      	sub	sp, #12
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8005b3a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b42:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005b52:	bf00      	nop
 8005b54:	370c      	adds	r7, #12
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <LL_RCC_GetRTCClockSource>:
{
 8005b5e:	b480      	push	{r7}
 8005b60:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005b62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <LL_RCC_ForceBackupDomainReset>:
{
 8005b78:	b480      	push	{r7}
 8005b7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005b7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b84:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005b90:	bf00      	nop
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <LL_RCC_ReleaseBackupDomainReset>:
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ba6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005baa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005bb2:	bf00      	nop
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr

08005bbc <LL_RCC_PLLSAI1_Enable>:
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005bc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005bce:	6013      	str	r3, [r2, #0]
}
 8005bd0:	bf00      	nop
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr

08005bda <LL_RCC_PLLSAI1_Disable>:
{
 8005bda:	b480      	push	{r7}
 8005bdc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005be8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005bec:	6013      	str	r3, [r2, #0]
}
 8005bee:	bf00      	nop
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <LL_RCC_PLLSAI1_IsReady>:
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8005bfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005c0a:	d101      	bne.n	8005c10 <LL_RCC_PLLSAI1_IsReady+0x18>
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e000      	b.n	8005c12 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b088      	sub	sp, #32
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8005c24:	2300      	movs	r3, #0
 8005c26:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8005c28:	2300      	movs	r3, #0
 8005c2a:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d034      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c3c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005c40:	d021      	beq.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8005c42:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005c46:	d81b      	bhi.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005c48:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005c4c:	d01d      	beq.n	8005c8a <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8005c4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005c52:	d815      	bhi.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d00b      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8005c58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c5c:	d110      	bne.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8005c5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c6c:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8005c6e:	e00d      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	3304      	adds	r3, #4
 8005c74:	4618      	mov	r0, r3
 8005c76:	f000 f94d 	bl	8005f14 <RCCEx_PLLSAI1_ConfigNP>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005c7e:	e005      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	77fb      	strb	r3, [r7, #31]
        break;
 8005c84:	e002      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8005c86:	bf00      	nop
 8005c88:	e000      	b.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8005c8a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c8c:	7ffb      	ldrb	r3, [r7, #31]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d105      	bne.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7ff fee8 	bl	8005a6c <LL_RCC_SetSAIClockSource>
 8005c9c:	e001      	b.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c9e:	7ffb      	ldrb	r3, [r7, #31]
 8005ca0:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d046      	beq.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8005cae:	f7ff ff56 	bl	8005b5e <LL_RCC_GetRTCClockSource>
 8005cb2:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb8:	69ba      	ldr	r2, [r7, #24]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d03c      	beq.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8005cbe:	f7fe fc59 	bl	8004574 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8005cc2:	69bb      	ldr	r3, [r7, #24]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d105      	bne.n	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff ff30 	bl	8005b32 <LL_RCC_SetRTCClockSource>
 8005cd2:	e02e      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8005cd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cdc:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8005cde:	f7ff ff4b 	bl	8005b78 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8005ce2:	f7ff ff5a 	bl	8005b9a <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8005cf4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8005cfe:	f7ff fde1 	bl	80058c4 <LL_RCC_LSE_IsEnabled>
 8005d02:	4603      	mov	r3, r0
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d114      	bne.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005d08:	f7fd fbf6 	bl	80034f8 <HAL_GetTick>
 8005d0c:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8005d0e:	e00b      	b.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d10:	f7fd fbf2 	bl	80034f8 <HAL_GetTick>
 8005d14:	4602      	mov	r2, r0
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	1ad3      	subs	r3, r2, r3
 8005d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d902      	bls.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	77fb      	strb	r3, [r7, #31]
              break;
 8005d26:	e004      	b.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8005d28:	f7ff fdde 	bl	80058e8 <LL_RCC_LSE_IsReady>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d1ee      	bne.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005d32:	7ffb      	ldrb	r3, [r7, #31]
 8005d34:	77bb      	strb	r3, [r7, #30]
 8005d36:	e001      	b.n	8005d3c <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d38:	7ffb      	ldrb	r3, [r7, #31]
 8005d3a:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d004      	beq.n	8005d52 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f7ff fe2a 	bl	80059a6 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d004      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	69db      	ldr	r3, [r3, #28]
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7ff fe35 	bl	80059d2 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0310 	and.w	r3, r3, #16
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d004      	beq.n	8005d7e <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7ff fe5d 	bl	8005a38 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0320 	and.w	r3, r3, #32
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d004      	beq.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8e:	4618      	mov	r0, r3
 8005d90:	f7ff fe52 	bl	8005a38 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f003 0304 	and.w	r3, r3, #4
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d004      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a1b      	ldr	r3, [r3, #32]
 8005da4:	4618      	mov	r0, r3
 8005da6:	f7ff fe2a 	bl	80059fe <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0308 	and.w	r3, r3, #8
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d004      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dba:	4618      	mov	r0, r3
 8005dbc:	f7ff fe1f 	bl	80059fe <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d022      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7ff fe8d 	bl	8005af0 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005dde:	d107      	bne.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8005de0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005dea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005dee:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005df4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005df8:	d10b      	bne.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	3304      	adds	r3, #4
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f000 f8e3 	bl	8005fca <RCCEx_PLLSAI1_ConfigNQ>
 8005e04:	4603      	mov	r3, r0
 8005e06:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005e08:	7ffb      	ldrb	r3, [r7, #31]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d001      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8005e0e:	7ffb      	ldrb	r3, [r7, #31]
 8005e10:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d02b      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e26:	d008      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e30:	d003      	beq.n	8005e3a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d105      	bne.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f7ff fe2a 	bl	8005a98 <LL_RCC_SetRNGClockSource>
 8005e44:	e00a      	b.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x240>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e4e:	60fb      	str	r3, [r7, #12]
 8005e50:	2000      	movs	r0, #0
 8005e52:	f7ff fe21 	bl	8005a98 <LL_RCC_SetRNGClockSource>
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f7ff fe34 	bl	8005ac4 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e60:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8005e64:	d107      	bne.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005e66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e6a:	68db      	ldr	r3, [r3, #12]
 8005e6c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005e70:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005e74:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d022      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7ff fe3d 	bl	8005b06 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e94:	d107      	bne.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005e96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005ea0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ea4:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eaa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005eae:	d10b      	bne.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	3304      	adds	r3, #4
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	f000 f8e3 	bl	8006080 <RCCEx_PLLSAI1_ConfigNR>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8005ebe:	7ffb      	ldrb	r3, [r7, #31]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d001      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8005ec4:	7ffb      	ldrb	r3, [r7, #31]
 8005ec6:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d004      	beq.n	8005ede <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f7ff fd26 	bl	800592a <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d009      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f7ff fd45 	bl	800597e <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f7ff fd2c 	bl	8005956 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8005efe:	7fbb      	ldrb	r3, [r7, #30]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	3720      	adds	r7, #32
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bd80      	pop	{r7, pc}

08005f08 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8005f0c:	f7ff fcfe 	bl	800590c <LL_RCC_MSI_EnablePLLMode>
}
 8005f10:	bf00      	nop
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005f20:	f7ff fe5b 	bl	8005bda <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005f24:	f7fd fae8 	bl	80034f8 <HAL_GetTick>
 8005f28:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005f2a:	e009      	b.n	8005f40 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f2c:	f7fd fae4 	bl	80034f8 <HAL_GetTick>
 8005f30:	4602      	mov	r2, r0
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d902      	bls.n	8005f40 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	73fb      	strb	r3, [r7, #15]
      break;
 8005f3e:	e004      	b.n	8005f4a <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005f40:	f7ff fe5a 	bl	8005bf8 <LL_RCC_PLLSAI1_IsReady>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1f0      	bne.n	8005f2c <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d137      	bne.n	8005fc0 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005f50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f54:	691b      	ldr	r3, [r3, #16]
 8005f56:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	021b      	lsls	r3, r3, #8
 8005f60:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f64:	4313      	orrs	r3, r2
 8005f66:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8005f68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f6c:	691b      	ldr	r3, [r3, #16]
 8005f6e:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005f7e:	f7ff fe1d 	bl	8005bbc <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f82:	f7fd fab9 	bl	80034f8 <HAL_GetTick>
 8005f86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005f88:	e009      	b.n	8005f9e <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005f8a:	f7fd fab5 	bl	80034f8 <HAL_GetTick>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	1ad3      	subs	r3, r2, r3
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d902      	bls.n	8005f9e <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	73fb      	strb	r3, [r7, #15]
        break;
 8005f9c:	e004      	b.n	8005fa8 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005f9e:	f7ff fe2b 	bl	8005bf8 <LL_RCC_PLLSAI1_IsReady>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d1f0      	bne.n	8005f8a <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8005fa8:	7bfb      	ldrb	r3, [r7, #15]
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d108      	bne.n	8005fc0 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005fae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fb2:	691a      	ldr	r2, [r3, #16]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}

08005fca <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b084      	sub	sp, #16
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005fd6:	f7ff fe00 	bl	8005bda <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005fda:	f7fd fa8d 	bl	80034f8 <HAL_GetTick>
 8005fde:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005fe0:	e009      	b.n	8005ff6 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005fe2:	f7fd fa89 	bl	80034f8 <HAL_GetTick>
 8005fe6:	4602      	mov	r2, r0
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	1ad3      	subs	r3, r2, r3
 8005fec:	2b02      	cmp	r3, #2
 8005fee:	d902      	bls.n	8005ff6 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8005ff0:	2303      	movs	r3, #3
 8005ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ff4:	e004      	b.n	8006000 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005ff6:	f7ff fdff 	bl	8005bf8 <LL_RCC_PLLSAI1_IsReady>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1f0      	bne.n	8005fe2 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8006000:	7bfb      	ldrb	r3, [r7, #15]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d137      	bne.n	8006076 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006006:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800600a:	691b      	ldr	r3, [r3, #16]
 800600c:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	021b      	lsls	r3, r3, #8
 8006016:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800601a:	4313      	orrs	r3, r2
 800601c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800601e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006030:	4313      	orrs	r3, r2
 8006032:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006034:	f7ff fdc2 	bl	8005bbc <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006038:	f7fd fa5e 	bl	80034f8 <HAL_GetTick>
 800603c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800603e:	e009      	b.n	8006054 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006040:	f7fd fa5a 	bl	80034f8 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	2b02      	cmp	r3, #2
 800604c:	d902      	bls.n	8006054 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800604e:	2303      	movs	r3, #3
 8006050:	73fb      	strb	r3, [r7, #15]
        break;
 8006052:	e004      	b.n	800605e <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006054:	f7ff fdd0 	bl	8005bf8 <LL_RCC_PLLSAI1_IsReady>
 8006058:	4603      	mov	r3, r0
 800605a:	2b01      	cmp	r3, #1
 800605c:	d1f0      	bne.n	8006040 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800605e:	7bfb      	ldrb	r3, [r7, #15]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d108      	bne.n	8006076 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006068:	691a      	ldr	r2, [r3, #16]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	691b      	ldr	r3, [r3, #16]
 800606e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006072:	4313      	orrs	r3, r2
 8006074:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006076:	7bfb      	ldrb	r3, [r7, #15]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8006080:	b580      	push	{r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006088:	2300      	movs	r3, #0
 800608a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800608c:	f7ff fda5 	bl	8005bda <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006090:	f7fd fa32 	bl	80034f8 <HAL_GetTick>
 8006094:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006096:	e009      	b.n	80060ac <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006098:	f7fd fa2e 	bl	80034f8 <HAL_GetTick>
 800609c:	4602      	mov	r2, r0
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	2b02      	cmp	r3, #2
 80060a4:	d902      	bls.n	80060ac <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80060a6:	2303      	movs	r3, #3
 80060a8:	73fb      	strb	r3, [r7, #15]
      break;
 80060aa:	e004      	b.n	80060b6 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80060ac:	f7ff fda4 	bl	8005bf8 <LL_RCC_PLLSAI1_IsReady>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d1f0      	bne.n	8006098 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80060b6:	7bfb      	ldrb	r3, [r7, #15]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d137      	bne.n	800612c <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80060bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	021b      	lsls	r3, r3, #8
 80060cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060d0:	4313      	orrs	r3, r2
 80060d2:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80060d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060e6:	4313      	orrs	r3, r2
 80060e8:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80060ea:	f7ff fd67 	bl	8005bbc <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060ee:	f7fd fa03 	bl	80034f8 <HAL_GetTick>
 80060f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80060f4:	e009      	b.n	800610a <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80060f6:	f7fd f9ff 	bl	80034f8 <HAL_GetTick>
 80060fa:	4602      	mov	r2, r0
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	1ad3      	subs	r3, r2, r3
 8006100:	2b02      	cmp	r3, #2
 8006102:	d902      	bls.n	800610a <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8006104:	2303      	movs	r3, #3
 8006106:	73fb      	strb	r3, [r7, #15]
        break;
 8006108:	e004      	b.n	8006114 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800610a:	f7ff fd75 	bl	8005bf8 <LL_RCC_PLLSAI1_IsReady>
 800610e:	4603      	mov	r3, r0
 8006110:	2b01      	cmp	r3, #1
 8006112:	d1f0      	bne.n	80060f6 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8006114:	7bfb      	ldrb	r3, [r7, #15]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d108      	bne.n	800612c <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800611a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800611e:	691a      	ldr	r2, [r3, #16]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006128:	4313      	orrs	r3, r2
 800612a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800612c:	7bfb      	ldrb	r3, [r7, #15]
}
 800612e:	4618      	mov	r0, r3
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}
	...

08006138 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e09f      	b.n	800628a <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006150:	b2db      	uxtb	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d106      	bne.n	8006164 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f7fc fe4c 	bl	8002dfc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2202      	movs	r2, #2
 8006168:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800616c:	4b49      	ldr	r3, [pc, #292]	; (8006294 <HAL_RTC_Init+0x15c>)
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	f003 0310 	and.w	r3, r3, #16
 8006174:	2b10      	cmp	r3, #16
 8006176:	d07e      	beq.n	8006276 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	22ca      	movs	r2, #202	; 0xca
 800617e:	625a      	str	r2, [r3, #36]	; 0x24
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	2253      	movs	r2, #83	; 0x53
 8006186:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f000 f8ab 	bl	80062e4 <RTC_EnterInitMode>
 800618e:	4603      	mov	r3, r0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d00a      	beq.n	80061aa <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	22ff      	movs	r2, #255	; 0xff
 800619a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2204      	movs	r2, #4
 80061a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	73fb      	strb	r3, [r7, #15]
 80061a8:	e067      	b.n	800627a <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	6812      	ldr	r2, [r2, #0]
 80061b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80061b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061bc:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	6899      	ldr	r1, [r3, #8]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685a      	ldr	r2, [r3, #4]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	691b      	ldr	r3, [r3, #16]
 80061cc:	431a      	orrs	r2, r3
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	430a      	orrs	r2, r1
 80061da:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	68d2      	ldr	r2, [r2, #12]
 80061e4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	6919      	ldr	r1, [r3, #16]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	041a      	lsls	r2, r3, #16
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	430a      	orrs	r2, r1
 80061f8:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	68da      	ldr	r2, [r3, #12]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006208:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f022 0203 	bic.w	r2, r2, #3
 8006218:	64da      	str	r2, [r3, #76]	; 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	69da      	ldr	r2, [r3, #28]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	431a      	orrs	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	430a      	orrs	r2, r1
 8006230:	64da      	str	r2, [r3, #76]	; 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	f003 0320 	and.w	r3, r3, #32
 800623c:	2b00      	cmp	r3, #0
 800623e:	d113      	bne.n	8006268 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006240:	6878      	ldr	r0, [r7, #4]
 8006242:	f000 f829 	bl	8006298 <HAL_RTC_WaitForSynchro>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d00d      	beq.n	8006268 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	22ff      	movs	r2, #255	; 0xff
 8006252:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2204      	movs	r2, #4
 8006258:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e010      	b.n	800628a <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	22ff      	movs	r2, #255	; 0xff
 800626e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      status = HAL_OK;
 8006270:	2300      	movs	r3, #0
 8006272:	73fb      	strb	r3, [r7, #15]
 8006274:	e001      	b.n	800627a <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 8006276:	2300      	movs	r3, #0
 8006278:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800627a:	7bfb      	ldrb	r3, [r7, #15]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d103      	bne.n	8006288 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  return status;
 8006288:	7bfb      	ldrb	r3, [r7, #15]
}
 800628a:	4618      	mov	r0, r3
 800628c:	3710      	adds	r7, #16
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
 8006292:	bf00      	nop
 8006294:	40002800 	.word	0x40002800

08006298 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68da      	ldr	r2, [r3, #12]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80062ae:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80062b0:	f7fd f922 	bl	80034f8 <HAL_GetTick>
 80062b4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80062b6:	e009      	b.n	80062cc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80062b8:	f7fd f91e 	bl	80034f8 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	1ad3      	subs	r3, r2, r3
 80062c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062c6:	d901      	bls.n	80062cc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80062c8:	2303      	movs	r3, #3
 80062ca:	e007      	b.n	80062dc <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	f003 0320 	and.w	r3, r3, #32
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d0ee      	beq.n	80062b8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80062da:	2300      	movs	r3, #0
}
 80062dc:	4618      	mov	r0, r3
 80062de:	3710      	adds	r7, #16
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}

080062e4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d119      	bne.n	800632e <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f04f 32ff 	mov.w	r2, #4294967295
 8006302:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006304:	f7fd f8f8 	bl	80034f8 <HAL_GetTick>
 8006308:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800630a:	e009      	b.n	8006320 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800630c:	f7fd f8f4 	bl	80034f8 <HAL_GetTick>
 8006310:	4602      	mov	r2, r0
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	1ad3      	subs	r3, r2, r3
 8006316:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800631a:	d901      	bls.n	8006320 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800631c:	2303      	movs	r3, #3
 800631e:	e007      	b.n	8006330 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800632a:	2b00      	cmp	r3, #0
 800632c:	d0ee      	beq.n	800630c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b086      	sub	sp, #24
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f893 3020 	ldrb.w	r3, [r3, #32]
 800634a:	2b01      	cmp	r3, #1
 800634c:	d101      	bne.n	8006352 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800634e:	2302      	movs	r3, #2
 8006350:	e0a8      	b.n	80064a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	2202      	movs	r2, #2
 800635e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	22ca      	movs	r2, #202	; 0xca
 8006368:	625a      	str	r2, [r3, #36]	; 0x24
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2253      	movs	r2, #83	; 0x53
 8006370:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800637c:	2b00      	cmp	r3, #0
 800637e:	d020      	beq.n	80063c2 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 8006380:	f7fd f8ba 	bl	80034f8 <HAL_GetTick>
 8006384:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8006386:	e015      	b.n	80063b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006388:	f7fd f8b6 	bl	80034f8 <HAL_GetTick>
 800638c:	4602      	mov	r2, r0
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006396:	d90d      	bls.n	80063b4 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	22ff      	movs	r2, #255	; 0xff
 800639e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2203      	movs	r2, #3
 80063a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80063b0:	2303      	movs	r3, #3
 80063b2:	e077      	b.n	80064a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	f003 0304 	and.w	r3, r3, #4
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d1e2      	bne.n	8006388 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	689a      	ldr	r2, [r3, #8]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063d0:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80063e2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80063e4:	f7fd f888 	bl	80034f8 <HAL_GetTick>
 80063e8:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80063ea:	e015      	b.n	8006418 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80063ec:	f7fd f884 	bl	80034f8 <HAL_GetTick>
 80063f0:	4602      	mov	r2, r0
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	1ad3      	subs	r3, r2, r3
 80063f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063fa:	d90d      	bls.n	8006418 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	22ff      	movs	r2, #255	; 0xff
 8006402:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2203      	movs	r2, #3
 8006408:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e045      	b.n	80064a4 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	f003 0304 	and.w	r3, r3, #4
 8006422:	2b00      	cmp	r3, #0
 8006424:	d0e2      	beq.n	80063ec <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68ba      	ldr	r2, [r7, #8]
 800642c:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	689a      	ldr	r2, [r3, #8]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f022 0207 	bic.w	r2, r2, #7
 800643c:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6899      	ldr	r1, [r3, #8]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	430a      	orrs	r2, r1
 800644c:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800644e:	4b17      	ldr	r3, [pc, #92]	; (80064ac <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8006450:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006454:	4a15      	ldr	r2, [pc, #84]	; (80064ac <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8006456:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800645a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800645e:	4b13      	ldr	r3, [pc, #76]	; (80064ac <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a12      	ldr	r2, [pc, #72]	; (80064ac <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8006464:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006468:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	689a      	ldr	r2, [r3, #8]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006478:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689a      	ldr	r2, [r3, #8]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006488:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	22ff      	movs	r2, #255	; 0xff
 8006490:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3718      	adds	r7, #24
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	58000800 	.word	0x58000800

080064b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e049      	b.n	8006556 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d106      	bne.n	80064dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064d6:	6878      	ldr	r0, [r7, #4]
 80064d8:	f7fc fcf0 	bl	8002ebc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2202      	movs	r2, #2
 80064e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681a      	ldr	r2, [r3, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	3304      	adds	r3, #4
 80064ec:	4619      	mov	r1, r3
 80064ee:	4610      	mov	r0, r2
 80064f0:	f000 fbb8 	bl	8006c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2201      	movs	r2, #1
 8006528:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2201      	movs	r2, #1
 8006538:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2201      	movs	r2, #1
 8006548:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800655e:	b580      	push	{r7, lr}
 8006560:	b082      	sub	sp, #8
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d101      	bne.n	8006570 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e049      	b.n	8006604 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b00      	cmp	r3, #0
 800657a:	d106      	bne.n	800658a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 f841 	bl	800660c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2202      	movs	r2, #2
 800658e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	3304      	adds	r3, #4
 800659a:	4619      	mov	r1, r3
 800659c:	4610      	mov	r0, r2
 800659e:	f000 fb61 	bl	8006c64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2201      	movs	r2, #1
 80065a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2201      	movs	r2, #1
 80065ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2201      	movs	r2, #1
 80065be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2201      	movs	r2, #1
 80065c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2201      	movs	r2, #1
 80065ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2201      	movs	r2, #1
 80065d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2201      	movs	r2, #1
 80065de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2201      	movs	r2, #1
 80065e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2201      	movs	r2, #1
 80065f6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	3708      	adds	r7, #8
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d109      	bne.n	8006644 <HAL_TIM_PWM_Start+0x24>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006636:	b2db      	uxtb	r3, r3
 8006638:	2b01      	cmp	r3, #1
 800663a:	bf14      	ite	ne
 800663c:	2301      	movne	r3, #1
 800663e:	2300      	moveq	r3, #0
 8006640:	b2db      	uxtb	r3, r3
 8006642:	e03c      	b.n	80066be <HAL_TIM_PWM_Start+0x9e>
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	2b04      	cmp	r3, #4
 8006648:	d109      	bne.n	800665e <HAL_TIM_PWM_Start+0x3e>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b01      	cmp	r3, #1
 8006654:	bf14      	ite	ne
 8006656:	2301      	movne	r3, #1
 8006658:	2300      	moveq	r3, #0
 800665a:	b2db      	uxtb	r3, r3
 800665c:	e02f      	b.n	80066be <HAL_TIM_PWM_Start+0x9e>
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	2b08      	cmp	r3, #8
 8006662:	d109      	bne.n	8006678 <HAL_TIM_PWM_Start+0x58>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800666a:	b2db      	uxtb	r3, r3
 800666c:	2b01      	cmp	r3, #1
 800666e:	bf14      	ite	ne
 8006670:	2301      	movne	r3, #1
 8006672:	2300      	moveq	r3, #0
 8006674:	b2db      	uxtb	r3, r3
 8006676:	e022      	b.n	80066be <HAL_TIM_PWM_Start+0x9e>
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	2b0c      	cmp	r3, #12
 800667c:	d109      	bne.n	8006692 <HAL_TIM_PWM_Start+0x72>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006684:	b2db      	uxtb	r3, r3
 8006686:	2b01      	cmp	r3, #1
 8006688:	bf14      	ite	ne
 800668a:	2301      	movne	r3, #1
 800668c:	2300      	moveq	r3, #0
 800668e:	b2db      	uxtb	r3, r3
 8006690:	e015      	b.n	80066be <HAL_TIM_PWM_Start+0x9e>
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	2b10      	cmp	r3, #16
 8006696:	d109      	bne.n	80066ac <HAL_TIM_PWM_Start+0x8c>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	bf14      	ite	ne
 80066a4:	2301      	movne	r3, #1
 80066a6:	2300      	moveq	r3, #0
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	e008      	b.n	80066be <HAL_TIM_PWM_Start+0x9e>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	bf14      	ite	ne
 80066b8:	2301      	movne	r3, #1
 80066ba:	2300      	moveq	r3, #0
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d001      	beq.n	80066c6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e079      	b.n	80067ba <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d104      	bne.n	80066d6 <HAL_TIM_PWM_Start+0xb6>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2202      	movs	r2, #2
 80066d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066d4:	e023      	b.n	800671e <HAL_TIM_PWM_Start+0xfe>
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	2b04      	cmp	r3, #4
 80066da:	d104      	bne.n	80066e6 <HAL_TIM_PWM_Start+0xc6>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2202      	movs	r2, #2
 80066e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066e4:	e01b      	b.n	800671e <HAL_TIM_PWM_Start+0xfe>
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	2b08      	cmp	r3, #8
 80066ea:	d104      	bne.n	80066f6 <HAL_TIM_PWM_Start+0xd6>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2202      	movs	r2, #2
 80066f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066f4:	e013      	b.n	800671e <HAL_TIM_PWM_Start+0xfe>
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	2b0c      	cmp	r3, #12
 80066fa:	d104      	bne.n	8006706 <HAL_TIM_PWM_Start+0xe6>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006704:	e00b      	b.n	800671e <HAL_TIM_PWM_Start+0xfe>
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	2b10      	cmp	r3, #16
 800670a:	d104      	bne.n	8006716 <HAL_TIM_PWM_Start+0xf6>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2202      	movs	r2, #2
 8006710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006714:	e003      	b.n	800671e <HAL_TIM_PWM_Start+0xfe>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2202      	movs	r2, #2
 800671a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2201      	movs	r2, #1
 8006724:	6839      	ldr	r1, [r7, #0]
 8006726:	4618      	mov	r0, r3
 8006728:	f000 fd8a 	bl	8007240 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a24      	ldr	r2, [pc, #144]	; (80067c4 <HAL_TIM_PWM_Start+0x1a4>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d009      	beq.n	800674a <HAL_TIM_PWM_Start+0x12a>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a23      	ldr	r2, [pc, #140]	; (80067c8 <HAL_TIM_PWM_Start+0x1a8>)
 800673c:	4293      	cmp	r3, r2
 800673e:	d004      	beq.n	800674a <HAL_TIM_PWM_Start+0x12a>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a21      	ldr	r2, [pc, #132]	; (80067cc <HAL_TIM_PWM_Start+0x1ac>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d101      	bne.n	800674e <HAL_TIM_PWM_Start+0x12e>
 800674a:	2301      	movs	r3, #1
 800674c:	e000      	b.n	8006750 <HAL_TIM_PWM_Start+0x130>
 800674e:	2300      	movs	r3, #0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d007      	beq.n	8006764 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006762:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a16      	ldr	r2, [pc, #88]	; (80067c4 <HAL_TIM_PWM_Start+0x1a4>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d004      	beq.n	8006778 <HAL_TIM_PWM_Start+0x158>
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006776:	d115      	bne.n	80067a4 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	689a      	ldr	r2, [r3, #8]
 800677e:	4b14      	ldr	r3, [pc, #80]	; (80067d0 <HAL_TIM_PWM_Start+0x1b0>)
 8006780:	4013      	ands	r3, r2
 8006782:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	2b06      	cmp	r3, #6
 8006788:	d015      	beq.n	80067b6 <HAL_TIM_PWM_Start+0x196>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006790:	d011      	beq.n	80067b6 <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f042 0201 	orr.w	r2, r2, #1
 80067a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067a2:	e008      	b.n	80067b6 <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f042 0201 	orr.w	r2, r2, #1
 80067b2:	601a      	str	r2, [r3, #0]
 80067b4:	e000      	b.n	80067b8 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3710      	adds	r7, #16
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
 80067c2:	bf00      	nop
 80067c4:	40012c00 	.word	0x40012c00
 80067c8:	40014400 	.word	0x40014400
 80067cc:	40014800 	.word	0x40014800
 80067d0:	00010007 	.word	0x00010007

080067d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b086      	sub	sp, #24
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
 80067dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d101      	bne.n	80067e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	e097      	b.n	8006918 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067ee:	b2db      	uxtb	r3, r3
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d106      	bne.n	8006802 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f7fc fb31 	bl	8002e64 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2202      	movs	r2, #2
 8006806:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	6812      	ldr	r2, [r2, #0]
 8006814:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8006818:	f023 0307 	bic.w	r3, r3, #7
 800681c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	3304      	adds	r3, #4
 8006826:	4619      	mov	r1, r3
 8006828:	4610      	mov	r0, r2
 800682a:	f000 fa1b 	bl	8006c64 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	6a1b      	ldr	r3, [r3, #32]
 8006844:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	697a      	ldr	r2, [r7, #20]
 800684c:	4313      	orrs	r3, r2
 800684e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006856:	f023 0303 	bic.w	r3, r3, #3
 800685a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	689a      	ldr	r2, [r3, #8]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	699b      	ldr	r3, [r3, #24]
 8006864:	021b      	lsls	r3, r3, #8
 8006866:	4313      	orrs	r3, r2
 8006868:	693a      	ldr	r2, [r7, #16]
 800686a:	4313      	orrs	r3, r2
 800686c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006874:	f023 030c 	bic.w	r3, r3, #12
 8006878:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006880:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006884:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	68da      	ldr	r2, [r3, #12]
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	69db      	ldr	r3, [r3, #28]
 800688e:	021b      	lsls	r3, r3, #8
 8006890:	4313      	orrs	r3, r2
 8006892:	693a      	ldr	r2, [r7, #16]
 8006894:	4313      	orrs	r3, r2
 8006896:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	691b      	ldr	r3, [r3, #16]
 800689c:	011a      	lsls	r2, r3, #4
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	6a1b      	ldr	r3, [r3, #32]
 80068a2:	031b      	lsls	r3, r3, #12
 80068a4:	4313      	orrs	r3, r2
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80068b2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80068ba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	695b      	ldr	r3, [r3, #20]
 80068c4:	011b      	lsls	r3, r3, #4
 80068c6:	4313      	orrs	r3, r2
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2201      	movs	r2, #1
 800690a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006916:	2300      	movs	r3, #0
}
 8006918:	4618      	mov	r0, r3
 800691a:	3718      	adds	r7, #24
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006930:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006938:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006940:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006948:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d110      	bne.n	8006972 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006950:	7bfb      	ldrb	r3, [r7, #15]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d102      	bne.n	800695c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006956:	7b7b      	ldrb	r3, [r7, #13]
 8006958:	2b01      	cmp	r3, #1
 800695a:	d001      	beq.n	8006960 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e069      	b.n	8006a34 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2202      	movs	r2, #2
 8006964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2202      	movs	r2, #2
 800696c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006970:	e031      	b.n	80069d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	2b04      	cmp	r3, #4
 8006976:	d110      	bne.n	800699a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006978:	7bbb      	ldrb	r3, [r7, #14]
 800697a:	2b01      	cmp	r3, #1
 800697c:	d102      	bne.n	8006984 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800697e:	7b3b      	ldrb	r3, [r7, #12]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d001      	beq.n	8006988 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006984:	2301      	movs	r3, #1
 8006986:	e055      	b.n	8006a34 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2202      	movs	r2, #2
 800698c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2202      	movs	r2, #2
 8006994:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006998:	e01d      	b.n	80069d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800699a:	7bfb      	ldrb	r3, [r7, #15]
 800699c:	2b01      	cmp	r3, #1
 800699e:	d108      	bne.n	80069b2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80069a0:	7bbb      	ldrb	r3, [r7, #14]
 80069a2:	2b01      	cmp	r3, #1
 80069a4:	d105      	bne.n	80069b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80069a6:	7b7b      	ldrb	r3, [r7, #13]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	d102      	bne.n	80069b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80069ac:	7b3b      	ldrb	r3, [r7, #12]
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d001      	beq.n	80069b6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e03e      	b.n	8006a34 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2202      	movs	r2, #2
 80069ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2202      	movs	r2, #2
 80069c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2202      	movs	r2, #2
 80069ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2202      	movs	r2, #2
 80069d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d003      	beq.n	80069e4 <HAL_TIM_Encoder_Start+0xc4>
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	2b04      	cmp	r3, #4
 80069e0:	d008      	beq.n	80069f4 <HAL_TIM_Encoder_Start+0xd4>
 80069e2:	e00f      	b.n	8006a04 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2201      	movs	r2, #1
 80069ea:	2100      	movs	r1, #0
 80069ec:	4618      	mov	r0, r3
 80069ee:	f000 fc27 	bl	8007240 <TIM_CCxChannelCmd>
      break;
 80069f2:	e016      	b.n	8006a22 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2201      	movs	r2, #1
 80069fa:	2104      	movs	r1, #4
 80069fc:	4618      	mov	r0, r3
 80069fe:	f000 fc1f 	bl	8007240 <TIM_CCxChannelCmd>
      break;
 8006a02:	e00e      	b.n	8006a22 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2201      	movs	r2, #1
 8006a0a:	2100      	movs	r1, #0
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f000 fc17 	bl	8007240 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2201      	movs	r2, #1
 8006a18:	2104      	movs	r1, #4
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f000 fc10 	bl	8007240 <TIM_CCxChannelCmd>
      break;
 8006a20:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f042 0201 	orr.w	r2, r2, #1
 8006a30:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3710      	adds	r7, #16
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b086      	sub	sp, #24
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	60f8      	str	r0, [r7, #12]
 8006a44:	60b9      	str	r1, [r7, #8]
 8006a46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d101      	bne.n	8006a5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006a56:	2302      	movs	r3, #2
 8006a58:	e0ff      	b.n	8006c5a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b14      	cmp	r3, #20
 8006a66:	f200 80f0 	bhi.w	8006c4a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006a6a:	a201      	add	r2, pc, #4	; (adr r2, 8006a70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a70:	08006ac5 	.word	0x08006ac5
 8006a74:	08006c4b 	.word	0x08006c4b
 8006a78:	08006c4b 	.word	0x08006c4b
 8006a7c:	08006c4b 	.word	0x08006c4b
 8006a80:	08006b05 	.word	0x08006b05
 8006a84:	08006c4b 	.word	0x08006c4b
 8006a88:	08006c4b 	.word	0x08006c4b
 8006a8c:	08006c4b 	.word	0x08006c4b
 8006a90:	08006b47 	.word	0x08006b47
 8006a94:	08006c4b 	.word	0x08006c4b
 8006a98:	08006c4b 	.word	0x08006c4b
 8006a9c:	08006c4b 	.word	0x08006c4b
 8006aa0:	08006b87 	.word	0x08006b87
 8006aa4:	08006c4b 	.word	0x08006c4b
 8006aa8:	08006c4b 	.word	0x08006c4b
 8006aac:	08006c4b 	.word	0x08006c4b
 8006ab0:	08006bc9 	.word	0x08006bc9
 8006ab4:	08006c4b 	.word	0x08006c4b
 8006ab8:	08006c4b 	.word	0x08006c4b
 8006abc:	08006c4b 	.word	0x08006c4b
 8006ac0:	08006c09 	.word	0x08006c09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68b9      	ldr	r1, [r7, #8]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f000 f93a 	bl	8006d44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	699a      	ldr	r2, [r3, #24]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f042 0208 	orr.w	r2, r2, #8
 8006ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	699a      	ldr	r2, [r3, #24]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f022 0204 	bic.w	r2, r2, #4
 8006aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	6999      	ldr	r1, [r3, #24]
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	691a      	ldr	r2, [r3, #16]
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	430a      	orrs	r2, r1
 8006b00:	619a      	str	r2, [r3, #24]
      break;
 8006b02:	e0a5      	b.n	8006c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	68b9      	ldr	r1, [r7, #8]
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f000 f996 	bl	8006e3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	699a      	ldr	r2, [r3, #24]
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	699a      	ldr	r2, [r3, #24]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6999      	ldr	r1, [r3, #24]
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	021a      	lsls	r2, r3, #8
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	430a      	orrs	r2, r1
 8006b42:	619a      	str	r2, [r3, #24]
      break;
 8006b44:	e084      	b.n	8006c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68b9      	ldr	r1, [r7, #8]
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f000 f9ef 	bl	8006f30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	69da      	ldr	r2, [r3, #28]
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f042 0208 	orr.w	r2, r2, #8
 8006b60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	69da      	ldr	r2, [r3, #28]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 0204 	bic.w	r2, r2, #4
 8006b70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	69d9      	ldr	r1, [r3, #28]
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	691a      	ldr	r2, [r3, #16]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	430a      	orrs	r2, r1
 8006b82:	61da      	str	r2, [r3, #28]
      break;
 8006b84:	e064      	b.n	8006c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	68b9      	ldr	r1, [r7, #8]
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f000 fa47 	bl	8007020 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	69da      	ldr	r2, [r3, #28]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ba0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	69da      	ldr	r2, [r3, #28]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	69d9      	ldr	r1, [r3, #28]
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	021a      	lsls	r2, r3, #8
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	61da      	str	r2, [r3, #28]
      break;
 8006bc6:	e043      	b.n	8006c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68b9      	ldr	r1, [r7, #8]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f000 fa84 	bl	80070dc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f042 0208 	orr.w	r2, r2, #8
 8006be2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f022 0204 	bic.w	r2, r2, #4
 8006bf2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	691a      	ldr	r2, [r3, #16]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	430a      	orrs	r2, r1
 8006c04:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006c06:	e023      	b.n	8006c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68b9      	ldr	r1, [r7, #8]
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f000 fabc 	bl	800718c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c22:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c32:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	021a      	lsls	r2, r3, #8
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	430a      	orrs	r2, r1
 8006c46:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006c48:	e002      	b.n	8006c50 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	75fb      	strb	r3, [r7, #23]
      break;
 8006c4e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	3718      	adds	r7, #24
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop

08006c64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b085      	sub	sp, #20
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
 8006c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a30      	ldr	r2, [pc, #192]	; (8006d38 <TIM_Base_SetConfig+0xd4>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d003      	beq.n	8006c84 <TIM_Base_SetConfig+0x20>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c82:	d108      	bne.n	8006c96 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a27      	ldr	r2, [pc, #156]	; (8006d38 <TIM_Base_SetConfig+0xd4>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d00b      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ca4:	d007      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a24      	ldr	r2, [pc, #144]	; (8006d3c <TIM_Base_SetConfig+0xd8>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d003      	beq.n	8006cb6 <TIM_Base_SetConfig+0x52>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a23      	ldr	r2, [pc, #140]	; (8006d40 <TIM_Base_SetConfig+0xdc>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d108      	bne.n	8006cc8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	695b      	ldr	r3, [r3, #20]
 8006cd2:	4313      	orrs	r3, r2
 8006cd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	68fa      	ldr	r2, [r7, #12]
 8006cda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	689a      	ldr	r2, [r3, #8]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	681a      	ldr	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a12      	ldr	r2, [pc, #72]	; (8006d38 <TIM_Base_SetConfig+0xd4>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d007      	beq.n	8006d04 <TIM_Base_SetConfig+0xa0>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a11      	ldr	r2, [pc, #68]	; (8006d3c <TIM_Base_SetConfig+0xd8>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d003      	beq.n	8006d04 <TIM_Base_SetConfig+0xa0>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a10      	ldr	r2, [pc, #64]	; (8006d40 <TIM_Base_SetConfig+0xdc>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d103      	bne.n	8006d0c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	691a      	ldr	r2, [r3, #16]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2201      	movs	r2, #1
 8006d10:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	f003 0301 	and.w	r3, r3, #1
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d105      	bne.n	8006d2a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	f023 0201 	bic.w	r2, r3, #1
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	611a      	str	r2, [r3, #16]
  }
}
 8006d2a:	bf00      	nop
 8006d2c:	3714      	adds	r7, #20
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr
 8006d36:	bf00      	nop
 8006d38:	40012c00 	.word	0x40012c00
 8006d3c:	40014400 	.word	0x40014400
 8006d40:	40014800 	.word	0x40014800

08006d44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d44:	b480      	push	{r7}
 8006d46:	b087      	sub	sp, #28
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a1b      	ldr	r3, [r3, #32]
 8006d52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	f023 0201 	bic.w	r2, r3, #1
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f023 0303 	bic.w	r3, r3, #3
 8006d7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68fa      	ldr	r2, [r7, #12]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	f023 0302 	bic.w	r3, r3, #2
 8006d90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	689b      	ldr	r3, [r3, #8]
 8006d96:	697a      	ldr	r2, [r7, #20]
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a24      	ldr	r2, [pc, #144]	; (8006e30 <TIM_OC1_SetConfig+0xec>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d007      	beq.n	8006db4 <TIM_OC1_SetConfig+0x70>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a23      	ldr	r2, [pc, #140]	; (8006e34 <TIM_OC1_SetConfig+0xf0>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d003      	beq.n	8006db4 <TIM_OC1_SetConfig+0x70>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a22      	ldr	r2, [pc, #136]	; (8006e38 <TIM_OC1_SetConfig+0xf4>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d10c      	bne.n	8006dce <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	f023 0308 	bic.w	r3, r3, #8
 8006dba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	f023 0304 	bic.w	r3, r3, #4
 8006dcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4a17      	ldr	r2, [pc, #92]	; (8006e30 <TIM_OC1_SetConfig+0xec>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d007      	beq.n	8006de6 <TIM_OC1_SetConfig+0xa2>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a17      	ldr	r2, [pc, #92]	; (8006e38 <TIM_OC1_SetConfig+0xf4>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d003      	beq.n	8006de6 <TIM_OC1_SetConfig+0xa2>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	4a14      	ldr	r2, [pc, #80]	; (8006e34 <TIM_OC1_SetConfig+0xf0>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d111      	bne.n	8006e0a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006de6:	693b      	ldr	r3, [r7, #16]
 8006de8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006df4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	693a      	ldr	r2, [r7, #16]
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	693a      	ldr	r2, [r7, #16]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	693a      	ldr	r2, [r7, #16]
 8006e0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	68fa      	ldr	r2, [r7, #12]
 8006e14:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	685a      	ldr	r2, [r3, #4]
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	697a      	ldr	r2, [r7, #20]
 8006e22:	621a      	str	r2, [r3, #32]
}
 8006e24:	bf00      	nop
 8006e26:	371c      	adds	r7, #28
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr
 8006e30:	40012c00 	.word	0x40012c00
 8006e34:	40014800 	.word	0x40014800
 8006e38:	40014400 	.word	0x40014400

08006e3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6a1b      	ldr	r3, [r3, #32]
 8006e50:	f023 0210 	bic.w	r2, r3, #16
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	021b      	lsls	r3, r3, #8
 8006e7e:	68fa      	ldr	r2, [r7, #12]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f023 0320 	bic.w	r3, r3, #32
 8006e8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	689b      	ldr	r3, [r3, #8]
 8006e90:	011b      	lsls	r3, r3, #4
 8006e92:	697a      	ldr	r2, [r7, #20]
 8006e94:	4313      	orrs	r3, r2
 8006e96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	4a22      	ldr	r2, [pc, #136]	; (8006f24 <TIM_OC2_SetConfig+0xe8>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d10d      	bne.n	8006ebc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ea6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	011b      	lsls	r3, r3, #4
 8006eae:	697a      	ldr	r2, [r7, #20]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006eba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a19      	ldr	r2, [pc, #100]	; (8006f24 <TIM_OC2_SetConfig+0xe8>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d007      	beq.n	8006ed4 <TIM_OC2_SetConfig+0x98>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	4a18      	ldr	r2, [pc, #96]	; (8006f28 <TIM_OC2_SetConfig+0xec>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d003      	beq.n	8006ed4 <TIM_OC2_SetConfig+0x98>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	4a17      	ldr	r2, [pc, #92]	; (8006f2c <TIM_OC2_SetConfig+0xf0>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d113      	bne.n	8006efc <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006eda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ee2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	695b      	ldr	r3, [r3, #20]
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	693a      	ldr	r2, [r7, #16]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	699b      	ldr	r3, [r3, #24]
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	693a      	ldr	r2, [r7, #16]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	693a      	ldr	r2, [r7, #16]
 8006f00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	697a      	ldr	r2, [r7, #20]
 8006f14:	621a      	str	r2, [r3, #32]
}
 8006f16:	bf00      	nop
 8006f18:	371c      	adds	r7, #28
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	40012c00 	.word	0x40012c00
 8006f28:	40014400 	.word	0x40014400
 8006f2c:	40014800 	.word	0x40014800

08006f30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b087      	sub	sp, #28
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a1b      	ldr	r3, [r3, #32]
 8006f3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a1b      	ldr	r3, [r3, #32]
 8006f44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	69db      	ldr	r3, [r3, #28]
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f023 0303 	bic.w	r3, r3, #3
 8006f6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	68fa      	ldr	r2, [r7, #12]
 8006f72:	4313      	orrs	r3, r2
 8006f74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	021b      	lsls	r3, r3, #8
 8006f84:	697a      	ldr	r2, [r7, #20]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a21      	ldr	r2, [pc, #132]	; (8007014 <TIM_OC3_SetConfig+0xe4>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d10d      	bne.n	8006fae <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	68db      	ldr	r3, [r3, #12]
 8006f9e:	021b      	lsls	r3, r3, #8
 8006fa0:	697a      	ldr	r2, [r7, #20]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	4a18      	ldr	r2, [pc, #96]	; (8007014 <TIM_OC3_SetConfig+0xe4>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d007      	beq.n	8006fc6 <TIM_OC3_SetConfig+0x96>
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	4a17      	ldr	r2, [pc, #92]	; (8007018 <TIM_OC3_SetConfig+0xe8>)
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d003      	beq.n	8006fc6 <TIM_OC3_SetConfig+0x96>
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	4a16      	ldr	r2, [pc, #88]	; (800701c <TIM_OC3_SetConfig+0xec>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d113      	bne.n	8006fee <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006fd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	695b      	ldr	r3, [r3, #20]
 8006fda:	011b      	lsls	r3, r3, #4
 8006fdc:	693a      	ldr	r2, [r7, #16]
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	699b      	ldr	r3, [r3, #24]
 8006fe6:	011b      	lsls	r3, r3, #4
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	4313      	orrs	r3, r2
 8006fec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	685a      	ldr	r2, [r3, #4]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	621a      	str	r2, [r3, #32]
}
 8007008:	bf00      	nop
 800700a:	371c      	adds	r7, #28
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr
 8007014:	40012c00 	.word	0x40012c00
 8007018:	40014400 	.word	0x40014400
 800701c:	40014800 	.word	0x40014800

08007020 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007020:	b480      	push	{r7}
 8007022:	b087      	sub	sp, #28
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a1b      	ldr	r3, [r3, #32]
 8007034:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	69db      	ldr	r3, [r3, #28]
 8007046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800704e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007052:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800705a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	021b      	lsls	r3, r3, #8
 8007062:	68fa      	ldr	r2, [r7, #12]
 8007064:	4313      	orrs	r3, r2
 8007066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800706e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	031b      	lsls	r3, r3, #12
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	4313      	orrs	r3, r2
 800707a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a14      	ldr	r2, [pc, #80]	; (80070d0 <TIM_OC4_SetConfig+0xb0>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d007      	beq.n	8007094 <TIM_OC4_SetConfig+0x74>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	4a13      	ldr	r2, [pc, #76]	; (80070d4 <TIM_OC4_SetConfig+0xb4>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d003      	beq.n	8007094 <TIM_OC4_SetConfig+0x74>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	4a12      	ldr	r2, [pc, #72]	; (80070d8 <TIM_OC4_SetConfig+0xb8>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d109      	bne.n	80070a8 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800709a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	695b      	ldr	r3, [r3, #20]
 80070a0:	019b      	lsls	r3, r3, #6
 80070a2:	697a      	ldr	r2, [r7, #20]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	697a      	ldr	r2, [r7, #20]
 80070ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	685a      	ldr	r2, [r3, #4]
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	693a      	ldr	r2, [r7, #16]
 80070c0:	621a      	str	r2, [r3, #32]
}
 80070c2:	bf00      	nop
 80070c4:	371c      	adds	r7, #28
 80070c6:	46bd      	mov	sp, r7
 80070c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070cc:	4770      	bx	lr
 80070ce:	bf00      	nop
 80070d0:	40012c00 	.word	0x40012c00
 80070d4:	40014400 	.word	0x40014400
 80070d8:	40014800 	.word	0x40014800

080070dc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80070dc:	b480      	push	{r7}
 80070de:	b087      	sub	sp, #28
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
 80070e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a1b      	ldr	r3, [r3, #32]
 80070ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a1b      	ldr	r3, [r3, #32]
 80070f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800710a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800710e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68fa      	ldr	r2, [r7, #12]
 8007116:	4313      	orrs	r3, r2
 8007118:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007120:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	041b      	lsls	r3, r3, #16
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	4313      	orrs	r3, r2
 800712c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	4a13      	ldr	r2, [pc, #76]	; (8007180 <TIM_OC5_SetConfig+0xa4>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d007      	beq.n	8007146 <TIM_OC5_SetConfig+0x6a>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	4a12      	ldr	r2, [pc, #72]	; (8007184 <TIM_OC5_SetConfig+0xa8>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d003      	beq.n	8007146 <TIM_OC5_SetConfig+0x6a>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	4a11      	ldr	r2, [pc, #68]	; (8007188 <TIM_OC5_SetConfig+0xac>)
 8007142:	4293      	cmp	r3, r2
 8007144:	d109      	bne.n	800715a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800714c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	695b      	ldr	r3, [r3, #20]
 8007152:	021b      	lsls	r3, r3, #8
 8007154:	697a      	ldr	r2, [r7, #20]
 8007156:	4313      	orrs	r3, r2
 8007158:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	697a      	ldr	r2, [r7, #20]
 800715e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	685a      	ldr	r2, [r3, #4]
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	693a      	ldr	r2, [r7, #16]
 8007172:	621a      	str	r2, [r3, #32]
}
 8007174:	bf00      	nop
 8007176:	371c      	adds	r7, #28
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr
 8007180:	40012c00 	.word	0x40012c00
 8007184:	40014400 	.word	0x40014400
 8007188:	40014800 	.word	0x40014800

0800718c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800718c:	b480      	push	{r7}
 800718e:	b087      	sub	sp, #28
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a1b      	ldr	r3, [r3, #32]
 80071a0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	685b      	ldr	r3, [r3, #4]
 80071ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	021b      	lsls	r3, r3, #8
 80071c6:	68fa      	ldr	r2, [r7, #12]
 80071c8:	4313      	orrs	r3, r2
 80071ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80071d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	051b      	lsls	r3, r3, #20
 80071da:	693a      	ldr	r2, [r7, #16]
 80071dc:	4313      	orrs	r3, r2
 80071de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a14      	ldr	r2, [pc, #80]	; (8007234 <TIM_OC6_SetConfig+0xa8>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d007      	beq.n	80071f8 <TIM_OC6_SetConfig+0x6c>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a13      	ldr	r2, [pc, #76]	; (8007238 <TIM_OC6_SetConfig+0xac>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d003      	beq.n	80071f8 <TIM_OC6_SetConfig+0x6c>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	4a12      	ldr	r2, [pc, #72]	; (800723c <TIM_OC6_SetConfig+0xb0>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d109      	bne.n	800720c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071fe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	695b      	ldr	r3, [r3, #20]
 8007204:	029b      	lsls	r3, r3, #10
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	4313      	orrs	r3, r2
 800720a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	697a      	ldr	r2, [r7, #20]
 8007210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	685a      	ldr	r2, [r3, #4]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	621a      	str	r2, [r3, #32]
}
 8007226:	bf00      	nop
 8007228:	371c      	adds	r7, #28
 800722a:	46bd      	mov	sp, r7
 800722c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	40012c00 	.word	0x40012c00
 8007238:	40014400 	.word	0x40014400
 800723c:	40014800 	.word	0x40014800

08007240 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007240:	b480      	push	{r7}
 8007242:	b087      	sub	sp, #28
 8007244:	af00      	add	r7, sp, #0
 8007246:	60f8      	str	r0, [r7, #12]
 8007248:	60b9      	str	r1, [r7, #8]
 800724a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	f003 031f 	and.w	r3, r3, #31
 8007252:	2201      	movs	r2, #1
 8007254:	fa02 f303 	lsl.w	r3, r2, r3
 8007258:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	6a1a      	ldr	r2, [r3, #32]
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	43db      	mvns	r3, r3
 8007262:	401a      	ands	r2, r3
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	6a1a      	ldr	r2, [r3, #32]
 800726c:	68bb      	ldr	r3, [r7, #8]
 800726e:	f003 031f 	and.w	r3, r3, #31
 8007272:	6879      	ldr	r1, [r7, #4]
 8007274:	fa01 f303 	lsl.w	r3, r1, r3
 8007278:	431a      	orrs	r2, r3
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	621a      	str	r2, [r3, #32]
}
 800727e:	bf00      	nop
 8007280:	371c      	adds	r7, #28
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr
	...

0800728c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800728c:	b480      	push	{r7}
 800728e:	b085      	sub	sp, #20
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800729c:	2b01      	cmp	r3, #1
 800729e:	d101      	bne.n	80072a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072a0:	2302      	movs	r3, #2
 80072a2:	e04a      	b.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2202      	movs	r2, #2
 80072b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a1f      	ldr	r2, [pc, #124]	; (8007348 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d108      	bne.n	80072e0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80072d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	68fa      	ldr	r2, [r7, #12]
 80072dc:	4313      	orrs	r3, r2
 80072de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	4313      	orrs	r3, r2
 80072f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	68fa      	ldr	r2, [r7, #12]
 80072f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a12      	ldr	r2, [pc, #72]	; (8007348 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d004      	beq.n	800730e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800730c:	d10c      	bne.n	8007328 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007314:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	689b      	ldr	r3, [r3, #8]
 800731a:	68ba      	ldr	r2, [r7, #8]
 800731c:	4313      	orrs	r3, r2
 800731e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3714      	adds	r7, #20
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	40012c00 	.word	0x40012c00

0800734c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007356:	2300      	movs	r3, #0
 8007358:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007360:	2b01      	cmp	r3, #1
 8007362:	d101      	bne.n	8007368 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007364:	2302      	movs	r3, #2
 8007366:	e06e      	b.n	8007446 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	4313      	orrs	r3, r2
 800737c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	689b      	ldr	r3, [r3, #8]
 8007388:	4313      	orrs	r3, r2
 800738a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	4313      	orrs	r3, r2
 8007398:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	691b      	ldr	r3, [r3, #16]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	695b      	ldr	r3, [r3, #20]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ce:	4313      	orrs	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	699b      	ldr	r3, [r3, #24]
 80073dc:	041b      	lsls	r3, r3, #16
 80073de:	4313      	orrs	r3, r2
 80073e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	69db      	ldr	r3, [r3, #28]
 80073ec:	4313      	orrs	r3, r2
 80073ee:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4a17      	ldr	r2, [pc, #92]	; (8007454 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80073f6:	4293      	cmp	r3, r2
 80073f8:	d11c      	bne.n	8007434 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007404:	051b      	lsls	r3, r3, #20
 8007406:	4313      	orrs	r3, r2
 8007408:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	6a1b      	ldr	r3, [r3, #32]
 8007414:	4313      	orrs	r3, r2
 8007416:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007422:	4313      	orrs	r3, r2
 8007424:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007430:	4313      	orrs	r3, r2
 8007432:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	68fa      	ldr	r2, [r7, #12]
 800743a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007444:	2300      	movs	r3, #0
}
 8007446:	4618      	mov	r0, r3
 8007448:	3714      	adds	r7, #20
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	40012c00 	.word	0x40012c00

08007458 <LL_RCC_GetUSARTClockSource>:
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007464:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	4013      	ands	r3, r2
}
 800746c:	4618      	mov	r0, r3
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr

08007478 <LL_RCC_GetLPUARTClockSource>:
{
 8007478:	b480      	push	{r7}
 800747a:	b083      	sub	sp, #12
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007480:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007484:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4013      	ands	r3, r2
}
 800748c:	4618      	mov	r0, r3
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e042      	b.n	8007530 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d106      	bne.n	80074c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f7fb fd3d 	bl	8002f3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2224      	movs	r2, #36	; 0x24
 80074c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f022 0201 	bic.w	r2, r2, #1
 80074d8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d002      	beq.n	80074e8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fe14 	bl	8008110 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fbe9 	bl	8007cc0 <UART_SetConfig>
 80074ee:	4603      	mov	r3, r0
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d101      	bne.n	80074f8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80074f4:	2301      	movs	r3, #1
 80074f6:	e01b      	b.n	8007530 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	685a      	ldr	r2, [r3, #4]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007506:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	689a      	ldr	r2, [r3, #8]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007516:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f042 0201 	orr.w	r2, r2, #1
 8007526:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 fe93 	bl	8008254 <UART_CheckIdleState>
 800752e:	4603      	mov	r3, r0
}
 8007530:	4618      	mov	r0, r3
 8007532:	3708      	adds	r7, #8
 8007534:	46bd      	mov	sp, r7
 8007536:	bd80      	pop	{r7, pc}

08007538 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b08a      	sub	sp, #40	; 0x28
 800753c:	af00      	add	r7, sp, #0
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	60b9      	str	r1, [r7, #8]
 8007542:	4613      	mov	r3, r2
 8007544:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800754c:	2b20      	cmp	r3, #32
 800754e:	d167      	bne.n	8007620 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007550:	68bb      	ldr	r3, [r7, #8]
 8007552:	2b00      	cmp	r3, #0
 8007554:	d002      	beq.n	800755c <HAL_UART_Transmit_DMA+0x24>
 8007556:	88fb      	ldrh	r3, [r7, #6]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d101      	bne.n	8007560 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800755c:	2301      	movs	r3, #1
 800755e:	e060      	b.n	8007622 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	68ba      	ldr	r2, [r7, #8]
 8007564:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	88fa      	ldrh	r2, [r7, #6]
 800756a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	88fa      	ldrh	r2, [r7, #6]
 8007572:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	2221      	movs	r2, #33	; 0x21
 8007582:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800758a:	2b00      	cmp	r3, #0
 800758c:	d028      	beq.n	80075e0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007592:	4a26      	ldr	r2, [pc, #152]	; (800762c <HAL_UART_Transmit_DMA+0xf4>)
 8007594:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800759a:	4a25      	ldr	r2, [pc, #148]	; (8007630 <HAL_UART_Transmit_DMA+0xf8>)
 800759c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075a2:	4a24      	ldr	r2, [pc, #144]	; (8007634 <HAL_UART_Transmit_DMA+0xfc>)
 80075a4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075aa:	2200      	movs	r2, #0
 80075ac:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075b6:	4619      	mov	r1, r3
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	3328      	adds	r3, #40	; 0x28
 80075be:	461a      	mov	r2, r3
 80075c0:	88fb      	ldrh	r3, [r7, #6]
 80075c2:	f7fc fa0b 	bl	80039dc <HAL_DMA_Start_IT>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d009      	beq.n	80075e0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	2210      	movs	r2, #16
 80075d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2220      	movs	r2, #32
 80075d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	e020      	b.n	8007622 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	2240      	movs	r2, #64	; 0x40
 80075e6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3308      	adds	r3, #8
 80075ee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	e853 3f00 	ldrex	r3, [r3]
 80075f6:	613b      	str	r3, [r7, #16]
   return(result);
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075fe:	627b      	str	r3, [r7, #36]	; 0x24
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	3308      	adds	r3, #8
 8007606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007608:	623a      	str	r2, [r7, #32]
 800760a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760c:	69f9      	ldr	r1, [r7, #28]
 800760e:	6a3a      	ldr	r2, [r7, #32]
 8007610:	e841 2300 	strex	r3, r2, [r1]
 8007614:	61bb      	str	r3, [r7, #24]
   return(result);
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d1e5      	bne.n	80075e8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800761c:	2300      	movs	r3, #0
 800761e:	e000      	b.n	8007622 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007620:	2302      	movs	r3, #2
  }
}
 8007622:	4618      	mov	r0, r3
 8007624:	3728      	adds	r7, #40	; 0x28
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	080085d1 	.word	0x080085d1
 8007630:	0800866b 	.word	0x0800866b
 8007634:	08008687 	.word	0x08008687

08007638 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b0ba      	sub	sp, #232	; 0xe8
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	69db      	ldr	r3, [r3, #28]
 8007646:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800765e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007662:	f640 030f 	movw	r3, #2063	; 0x80f
 8007666:	4013      	ands	r3, r2
 8007668:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800766c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007670:	2b00      	cmp	r3, #0
 8007672:	d11b      	bne.n	80076ac <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007678:	f003 0320 	and.w	r3, r3, #32
 800767c:	2b00      	cmp	r3, #0
 800767e:	d015      	beq.n	80076ac <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007684:	f003 0320 	and.w	r3, r3, #32
 8007688:	2b00      	cmp	r3, #0
 800768a:	d105      	bne.n	8007698 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800768c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007694:	2b00      	cmp	r3, #0
 8007696:	d009      	beq.n	80076ac <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800769c:	2b00      	cmp	r3, #0
 800769e:	f000 82e3 	beq.w	8007c68 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	4798      	blx	r3
      }
      return;
 80076aa:	e2dd      	b.n	8007c68 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80076ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f000 8123 	beq.w	80078fc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80076b6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80076ba:	4b8d      	ldr	r3, [pc, #564]	; (80078f0 <HAL_UART_IRQHandler+0x2b8>)
 80076bc:	4013      	ands	r3, r2
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d106      	bne.n	80076d0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80076c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80076c6:	4b8b      	ldr	r3, [pc, #556]	; (80078f4 <HAL_UART_IRQHandler+0x2bc>)
 80076c8:	4013      	ands	r3, r2
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f000 8116 	beq.w	80078fc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80076d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80076d4:	f003 0301 	and.w	r3, r3, #1
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d011      	beq.n	8007700 <HAL_UART_IRQHandler+0xc8>
 80076dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80076e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d00b      	beq.n	8007700 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	2201      	movs	r2, #1
 80076ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076f6:	f043 0201 	orr.w	r2, r3, #1
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007704:	f003 0302 	and.w	r3, r3, #2
 8007708:	2b00      	cmp	r3, #0
 800770a:	d011      	beq.n	8007730 <HAL_UART_IRQHandler+0xf8>
 800770c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007710:	f003 0301 	and.w	r3, r3, #1
 8007714:	2b00      	cmp	r3, #0
 8007716:	d00b      	beq.n	8007730 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2202      	movs	r2, #2
 800771e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007726:	f043 0204 	orr.w	r2, r3, #4
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007734:	f003 0304 	and.w	r3, r3, #4
 8007738:	2b00      	cmp	r3, #0
 800773a:	d011      	beq.n	8007760 <HAL_UART_IRQHandler+0x128>
 800773c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007740:	f003 0301 	and.w	r3, r3, #1
 8007744:	2b00      	cmp	r3, #0
 8007746:	d00b      	beq.n	8007760 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2204      	movs	r2, #4
 800774e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007756:	f043 0202 	orr.w	r2, r3, #2
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007764:	f003 0308 	and.w	r3, r3, #8
 8007768:	2b00      	cmp	r3, #0
 800776a:	d017      	beq.n	800779c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800776c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007770:	f003 0320 	and.w	r3, r3, #32
 8007774:	2b00      	cmp	r3, #0
 8007776:	d105      	bne.n	8007784 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007778:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800777c:	4b5c      	ldr	r3, [pc, #368]	; (80078f0 <HAL_UART_IRQHandler+0x2b8>)
 800777e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007780:	2b00      	cmp	r3, #0
 8007782:	d00b      	beq.n	800779c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	2208      	movs	r2, #8
 800778a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007792:	f043 0208 	orr.w	r2, r3, #8
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800779c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d012      	beq.n	80077ce <HAL_UART_IRQHandler+0x196>
 80077a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d00c      	beq.n	80077ce <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80077bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077c4:	f043 0220 	orr.w	r2, r3, #32
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	f000 8249 	beq.w	8007c6c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80077da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80077de:	f003 0320 	and.w	r3, r3, #32
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d013      	beq.n	800780e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80077e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80077ea:	f003 0320 	and.w	r3, r3, #32
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d105      	bne.n	80077fe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80077f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d007      	beq.n	800780e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007802:	2b00      	cmp	r3, #0
 8007804:	d003      	beq.n	800780e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007814:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	689b      	ldr	r3, [r3, #8]
 800781e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007822:	2b40      	cmp	r3, #64	; 0x40
 8007824:	d005      	beq.n	8007832 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007826:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800782a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800782e:	2b00      	cmp	r3, #0
 8007830:	d054      	beq.n	80078dc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fe66 	bl	8008504 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007842:	2b40      	cmp	r3, #64	; 0x40
 8007844:	d146      	bne.n	80078d4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3308      	adds	r3, #8
 800784c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007850:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007854:	e853 3f00 	ldrex	r3, [r3]
 8007858:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800785c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007860:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007864:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	3308      	adds	r3, #8
 800786e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007872:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007876:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800787e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007882:	e841 2300 	strex	r3, r2, [r1]
 8007886:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800788a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d1d9      	bne.n	8007846 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007898:	2b00      	cmp	r3, #0
 800789a:	d017      	beq.n	80078cc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078a2:	4a15      	ldr	r2, [pc, #84]	; (80078f8 <HAL_UART_IRQHandler+0x2c0>)
 80078a4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078ac:	4618      	mov	r0, r3
 80078ae:	f7fc f96f 	bl	8003b90 <HAL_DMA_Abort_IT>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d019      	beq.n	80078ec <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80078c6:	4610      	mov	r0, r2
 80078c8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078ca:	e00f      	b.n	80078ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 f9e1 	bl	8007c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078d2:	e00b      	b.n	80078ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f9dd 	bl	8007c94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078da:	e007      	b.n	80078ec <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 f9d9 	bl	8007c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 80078ea:	e1bf      	b.n	8007c6c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078ec:	bf00      	nop
    return;
 80078ee:	e1bd      	b.n	8007c6c <HAL_UART_IRQHandler+0x634>
 80078f0:	10000001 	.word	0x10000001
 80078f4:	04000120 	.word	0x04000120
 80078f8:	08008707 	.word	0x08008707

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007900:	2b01      	cmp	r3, #1
 8007902:	f040 8153 	bne.w	8007bac <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007906:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800790a:	f003 0310 	and.w	r3, r3, #16
 800790e:	2b00      	cmp	r3, #0
 8007910:	f000 814c 	beq.w	8007bac <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007914:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007918:	f003 0310 	and.w	r3, r3, #16
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 8145 	beq.w	8007bac <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	2210      	movs	r2, #16
 8007928:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	689b      	ldr	r3, [r3, #8]
 8007930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007934:	2b40      	cmp	r3, #64	; 0x40
 8007936:	f040 80bb 	bne.w	8007ab0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007948:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800794c:	2b00      	cmp	r3, #0
 800794e:	f000 818f 	beq.w	8007c70 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007958:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800795c:	429a      	cmp	r2, r3
 800795e:	f080 8187 	bcs.w	8007c70 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007968:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 0320 	and.w	r3, r3, #32
 800797a:	2b00      	cmp	r3, #0
 800797c:	f040 8087 	bne.w	8007a8e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007988:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800798c:	e853 3f00 	ldrex	r3, [r3]
 8007990:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007994:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007998:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800799c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	461a      	mov	r2, r3
 80079a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80079aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80079ae:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80079b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80079c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d1da      	bne.n	8007980 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	3308      	adds	r3, #8
 80079d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80079d4:	e853 3f00 	ldrex	r3, [r3]
 80079d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80079da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80079dc:	f023 0301 	bic.w	r3, r3, #1
 80079e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	3308      	adds	r3, #8
 80079ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80079ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80079f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80079f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80079fa:	e841 2300 	strex	r3, r2, [r1]
 80079fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007a00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1e1      	bne.n	80079ca <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	3308      	adds	r3, #8
 8007a0c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007a10:	e853 3f00 	ldrex	r3, [r3]
 8007a14:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007a16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	3308      	adds	r3, #8
 8007a26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007a2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007a2c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007a30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007a32:	e841 2300 	strex	r3, r2, [r1]
 8007a36:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007a38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1e3      	bne.n	8007a06 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2220      	movs	r2, #32
 8007a42:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a54:	e853 3f00 	ldrex	r3, [r3]
 8007a58:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007a5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007a5c:	f023 0310 	bic.w	r3, r3, #16
 8007a60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	461a      	mov	r2, r3
 8007a6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007a6e:	65bb      	str	r3, [r7, #88]	; 0x58
 8007a70:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a72:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007a74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007a76:	e841 2300 	strex	r3, r2, [r1]
 8007a7a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007a7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d1e4      	bne.n	8007a4c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f7fc f822 	bl	8003ad2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2202      	movs	r2, #2
 8007a92:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007aa0:	b29b      	uxth	r3, r3
 8007aa2:	1ad3      	subs	r3, r2, r3
 8007aa4:	b29b      	uxth	r3, r3
 8007aa6:	4619      	mov	r1, r3
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 f8fd 	bl	8007ca8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007aae:	e0df      	b.n	8007c70 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007abc:	b29b      	uxth	r3, r3
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f000 80d1 	beq.w	8007c74 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007ad2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f000 80cc 	beq.w	8007c74 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae4:	e853 3f00 	ldrex	r3, [r3]
 8007ae8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007aec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007af0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	461a      	mov	r2, r3
 8007afa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007afe:	647b      	str	r3, [r7, #68]	; 0x44
 8007b00:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b02:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007b04:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b06:	e841 2300 	strex	r3, r2, [r1]
 8007b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007b0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1e4      	bne.n	8007adc <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	3308      	adds	r3, #8
 8007b18:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b1c:	e853 3f00 	ldrex	r3, [r3]
 8007b20:	623b      	str	r3, [r7, #32]
   return(result);
 8007b22:	6a3b      	ldr	r3, [r7, #32]
 8007b24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b28:	f023 0301 	bic.w	r3, r3, #1
 8007b2c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	3308      	adds	r3, #8
 8007b36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007b3a:	633a      	str	r2, [r7, #48]	; 0x30
 8007b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007b40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b42:	e841 2300 	strex	r3, r2, [r1]
 8007b46:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007b48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1e1      	bne.n	8007b12 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2220      	movs	r2, #32
 8007b52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	e853 3f00 	ldrex	r3, [r3]
 8007b6e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f023 0310 	bic.w	r3, r3, #16
 8007b76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	461a      	mov	r2, r3
 8007b80:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007b84:	61fb      	str	r3, [r7, #28]
 8007b86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b88:	69b9      	ldr	r1, [r7, #24]
 8007b8a:	69fa      	ldr	r2, [r7, #28]
 8007b8c:	e841 2300 	strex	r3, r2, [r1]
 8007b90:	617b      	str	r3, [r7, #20]
   return(result);
 8007b92:	697b      	ldr	r3, [r7, #20]
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d1e4      	bne.n	8007b62 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b9e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	f000 f87f 	bl	8007ca8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007baa:	e063      	b.n	8007c74 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007bac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d00e      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x59e>
 8007bb8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d008      	beq.n	8007bd6 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007bcc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 fdda 	bl	8008788 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007bd4:	e051      	b.n	8007c7a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d014      	beq.n	8007c0c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d105      	bne.n	8007bfa <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007bee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d008      	beq.n	8007c0c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d03a      	beq.n	8007c78 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	4798      	blx	r3
    }
    return;
 8007c0a:	e035      	b.n	8007c78 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007c0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d009      	beq.n	8007c2c <HAL_UART_IRQHandler+0x5f4>
 8007c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d003      	beq.n	8007c2c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	f000 fd84 	bl	8008732 <UART_EndTransmit_IT>
    return;
 8007c2a:	e026      	b.n	8007c7a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c30:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d009      	beq.n	8007c4c <HAL_UART_IRQHandler+0x614>
 8007c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c3c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d003      	beq.n	8007c4c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 fdb3 	bl	80087b0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c4a:	e016      	b.n	8007c7a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007c4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d010      	beq.n	8007c7a <HAL_UART_IRQHandler+0x642>
 8007c58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	da0c      	bge.n	8007c7a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 fd9b 	bl	800879c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c66:	e008      	b.n	8007c7a <HAL_UART_IRQHandler+0x642>
      return;
 8007c68:	bf00      	nop
 8007c6a:	e006      	b.n	8007c7a <HAL_UART_IRQHandler+0x642>
    return;
 8007c6c:	bf00      	nop
 8007c6e:	e004      	b.n	8007c7a <HAL_UART_IRQHandler+0x642>
      return;
 8007c70:	bf00      	nop
 8007c72:	e002      	b.n	8007c7a <HAL_UART_IRQHandler+0x642>
      return;
 8007c74:	bf00      	nop
 8007c76:	e000      	b.n	8007c7a <HAL_UART_IRQHandler+0x642>
    return;
 8007c78:	bf00      	nop
  }
}
 8007c7a:	37e8      	adds	r7, #232	; 0xe8
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007c88:	bf00      	nop
 8007c8a:	370c      	adds	r7, #12
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c92:	4770      	bx	lr

08007c94 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007c9c:	bf00      	nop
 8007c9e:	370c      	adds	r7, #12
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca6:	4770      	bx	lr

08007ca8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b083      	sub	sp, #12
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007cb4:	bf00      	nop
 8007cb6:	370c      	adds	r7, #12
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007cc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007cc4:	b08c      	sub	sp, #48	; 0x30
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	689a      	ldr	r2, [r3, #8]
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	691b      	ldr	r3, [r3, #16]
 8007cd8:	431a      	orrs	r2, r3
 8007cda:	697b      	ldr	r3, [r7, #20]
 8007cdc:	695b      	ldr	r3, [r3, #20]
 8007cde:	431a      	orrs	r2, r3
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	69db      	ldr	r3, [r3, #28]
 8007ce4:	4313      	orrs	r3, r2
 8007ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ce8:	697b      	ldr	r3, [r7, #20]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	4baf      	ldr	r3, [pc, #700]	; (8007fac <UART_SetConfig+0x2ec>)
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	697a      	ldr	r2, [r7, #20]
 8007cf4:	6812      	ldr	r2, [r2, #0]
 8007cf6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007cf8:	430b      	orrs	r3, r1
 8007cfa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	68da      	ldr	r2, [r3, #12]
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	699b      	ldr	r3, [r3, #24]
 8007d16:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4aa4      	ldr	r2, [pc, #656]	; (8007fb0 <UART_SetConfig+0x2f0>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d004      	beq.n	8007d2c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	6a1b      	ldr	r3, [r3, #32]
 8007d26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007d36:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007d3a:	697a      	ldr	r2, [r7, #20]
 8007d3c:	6812      	ldr	r2, [r2, #0]
 8007d3e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d40:	430b      	orrs	r3, r1
 8007d42:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007d44:	697b      	ldr	r3, [r7, #20]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d4a:	f023 010f 	bic.w	r1, r3, #15
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	430a      	orrs	r2, r1
 8007d58:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a95      	ldr	r2, [pc, #596]	; (8007fb4 <UART_SetConfig+0x2f4>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d125      	bne.n	8007db0 <UART_SetConfig+0xf0>
 8007d64:	2003      	movs	r0, #3
 8007d66:	f7ff fb77 	bl	8007458 <LL_RCC_GetUSARTClockSource>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	2b03      	cmp	r3, #3
 8007d6e:	d81b      	bhi.n	8007da8 <UART_SetConfig+0xe8>
 8007d70:	a201      	add	r2, pc, #4	; (adr r2, 8007d78 <UART_SetConfig+0xb8>)
 8007d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d76:	bf00      	nop
 8007d78:	08007d89 	.word	0x08007d89
 8007d7c:	08007d99 	.word	0x08007d99
 8007d80:	08007d91 	.word	0x08007d91
 8007d84:	08007da1 	.word	0x08007da1
 8007d88:	2301      	movs	r3, #1
 8007d8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d8e:	e042      	b.n	8007e16 <UART_SetConfig+0x156>
 8007d90:	2302      	movs	r3, #2
 8007d92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d96:	e03e      	b.n	8007e16 <UART_SetConfig+0x156>
 8007d98:	2304      	movs	r3, #4
 8007d9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007d9e:	e03a      	b.n	8007e16 <UART_SetConfig+0x156>
 8007da0:	2308      	movs	r3, #8
 8007da2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007da6:	e036      	b.n	8007e16 <UART_SetConfig+0x156>
 8007da8:	2310      	movs	r3, #16
 8007daa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dae:	e032      	b.n	8007e16 <UART_SetConfig+0x156>
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a7e      	ldr	r2, [pc, #504]	; (8007fb0 <UART_SetConfig+0x2f0>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d12a      	bne.n	8007e10 <UART_SetConfig+0x150>
 8007dba:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007dbe:	f7ff fb5b 	bl	8007478 <LL_RCC_GetLPUARTClockSource>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007dc8:	d01a      	beq.n	8007e00 <UART_SetConfig+0x140>
 8007dca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007dce:	d81b      	bhi.n	8007e08 <UART_SetConfig+0x148>
 8007dd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dd4:	d00c      	beq.n	8007df0 <UART_SetConfig+0x130>
 8007dd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dda:	d815      	bhi.n	8007e08 <UART_SetConfig+0x148>
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d003      	beq.n	8007de8 <UART_SetConfig+0x128>
 8007de0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007de4:	d008      	beq.n	8007df8 <UART_SetConfig+0x138>
 8007de6:	e00f      	b.n	8007e08 <UART_SetConfig+0x148>
 8007de8:	2300      	movs	r3, #0
 8007dea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dee:	e012      	b.n	8007e16 <UART_SetConfig+0x156>
 8007df0:	2302      	movs	r3, #2
 8007df2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007df6:	e00e      	b.n	8007e16 <UART_SetConfig+0x156>
 8007df8:	2304      	movs	r3, #4
 8007dfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007dfe:	e00a      	b.n	8007e16 <UART_SetConfig+0x156>
 8007e00:	2308      	movs	r3, #8
 8007e02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e06:	e006      	b.n	8007e16 <UART_SetConfig+0x156>
 8007e08:	2310      	movs	r3, #16
 8007e0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007e0e:	e002      	b.n	8007e16 <UART_SetConfig+0x156>
 8007e10:	2310      	movs	r3, #16
 8007e12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a65      	ldr	r2, [pc, #404]	; (8007fb0 <UART_SetConfig+0x2f0>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	f040 8097 	bne.w	8007f50 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007e22:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007e26:	2b08      	cmp	r3, #8
 8007e28:	d823      	bhi.n	8007e72 <UART_SetConfig+0x1b2>
 8007e2a:	a201      	add	r2, pc, #4	; (adr r2, 8007e30 <UART_SetConfig+0x170>)
 8007e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e30:	08007e55 	.word	0x08007e55
 8007e34:	08007e73 	.word	0x08007e73
 8007e38:	08007e5d 	.word	0x08007e5d
 8007e3c:	08007e73 	.word	0x08007e73
 8007e40:	08007e63 	.word	0x08007e63
 8007e44:	08007e73 	.word	0x08007e73
 8007e48:	08007e73 	.word	0x08007e73
 8007e4c:	08007e73 	.word	0x08007e73
 8007e50:	08007e6b 	.word	0x08007e6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e54:	f7fd fc56 	bl	8005704 <HAL_RCC_GetPCLK1Freq>
 8007e58:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007e5a:	e010      	b.n	8007e7e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e5c:	4b56      	ldr	r3, [pc, #344]	; (8007fb8 <UART_SetConfig+0x2f8>)
 8007e5e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007e60:	e00d      	b.n	8007e7e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e62:	f7fd fbcf 	bl	8005604 <HAL_RCC_GetSysClockFreq>
 8007e66:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007e68:	e009      	b.n	8007e7e <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e6e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007e70:	e005      	b.n	8007e7e <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8007e72:	2300      	movs	r3, #0
 8007e74:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007e76:	2301      	movs	r3, #1
 8007e78:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007e7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 812b 	beq.w	80080dc <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e8a:	4a4c      	ldr	r2, [pc, #304]	; (8007fbc <UART_SetConfig+0x2fc>)
 8007e8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e90:	461a      	mov	r2, r3
 8007e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e94:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e98:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	685a      	ldr	r2, [r3, #4]
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	005b      	lsls	r3, r3, #1
 8007ea2:	4413      	add	r3, r2
 8007ea4:	69ba      	ldr	r2, [r7, #24]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d305      	bcc.n	8007eb6 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eb0:	69ba      	ldr	r2, [r7, #24]
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d903      	bls.n	8007ebe <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007ebc:	e10e      	b.n	80080dc <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	60bb      	str	r3, [r7, #8]
 8007ec4:	60fa      	str	r2, [r7, #12]
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eca:	4a3c      	ldr	r2, [pc, #240]	; (8007fbc <UART_SetConfig+0x2fc>)
 8007ecc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	603b      	str	r3, [r7, #0]
 8007ed6:	607a      	str	r2, [r7, #4]
 8007ed8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007edc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007ee0:	f7f8 fdbc 	bl	8000a5c <__aeabi_uldivmod>
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	4610      	mov	r0, r2
 8007eea:	4619      	mov	r1, r3
 8007eec:	f04f 0200 	mov.w	r2, #0
 8007ef0:	f04f 0300 	mov.w	r3, #0
 8007ef4:	020b      	lsls	r3, r1, #8
 8007ef6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007efa:	0202      	lsls	r2, r0, #8
 8007efc:	6979      	ldr	r1, [r7, #20]
 8007efe:	6849      	ldr	r1, [r1, #4]
 8007f00:	0849      	lsrs	r1, r1, #1
 8007f02:	2000      	movs	r0, #0
 8007f04:	460c      	mov	r4, r1
 8007f06:	4605      	mov	r5, r0
 8007f08:	eb12 0804 	adds.w	r8, r2, r4
 8007f0c:	eb43 0905 	adc.w	r9, r3, r5
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	2200      	movs	r2, #0
 8007f16:	469a      	mov	sl, r3
 8007f18:	4693      	mov	fp, r2
 8007f1a:	4652      	mov	r2, sl
 8007f1c:	465b      	mov	r3, fp
 8007f1e:	4640      	mov	r0, r8
 8007f20:	4649      	mov	r1, r9
 8007f22:	f7f8 fd9b 	bl	8000a5c <__aeabi_uldivmod>
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
 8007f2a:	4613      	mov	r3, r2
 8007f2c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f2e:	6a3b      	ldr	r3, [r7, #32]
 8007f30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f34:	d308      	bcc.n	8007f48 <UART_SetConfig+0x288>
 8007f36:	6a3b      	ldr	r3, [r7, #32]
 8007f38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f3c:	d204      	bcs.n	8007f48 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	6a3a      	ldr	r2, [r7, #32]
 8007f44:	60da      	str	r2, [r3, #12]
 8007f46:	e0c9      	b.n	80080dc <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8007f4e:	e0c5      	b.n	80080dc <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	69db      	ldr	r3, [r3, #28]
 8007f54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f58:	d16d      	bne.n	8008036 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8007f5a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	2b07      	cmp	r3, #7
 8007f62:	d82d      	bhi.n	8007fc0 <UART_SetConfig+0x300>
 8007f64:	a201      	add	r2, pc, #4	; (adr r2, 8007f6c <UART_SetConfig+0x2ac>)
 8007f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6a:	bf00      	nop
 8007f6c:	08007f8d 	.word	0x08007f8d
 8007f70:	08007f95 	.word	0x08007f95
 8007f74:	08007fc1 	.word	0x08007fc1
 8007f78:	08007f9b 	.word	0x08007f9b
 8007f7c:	08007fc1 	.word	0x08007fc1
 8007f80:	08007fc1 	.word	0x08007fc1
 8007f84:	08007fc1 	.word	0x08007fc1
 8007f88:	08007fa3 	.word	0x08007fa3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f8c:	f7fd fbd0 	bl	8005730 <HAL_RCC_GetPCLK2Freq>
 8007f90:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007f92:	e01b      	b.n	8007fcc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f94:	4b08      	ldr	r3, [pc, #32]	; (8007fb8 <UART_SetConfig+0x2f8>)
 8007f96:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007f98:	e018      	b.n	8007fcc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f9a:	f7fd fb33 	bl	8005604 <HAL_RCC_GetSysClockFreq>
 8007f9e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8007fa0:	e014      	b.n	8007fcc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fa6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8007fa8:	e010      	b.n	8007fcc <UART_SetConfig+0x30c>
 8007faa:	bf00      	nop
 8007fac:	cfff69f3 	.word	0xcfff69f3
 8007fb0:	40008000 	.word	0x40008000
 8007fb4:	40013800 	.word	0x40013800
 8007fb8:	00f42400 	.word	0x00f42400
 8007fbc:	0800fd90 	.word	0x0800fd90
      default:
        pclk = 0U;
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8007fca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	f000 8084 	beq.w	80080dc <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd8:	4a4b      	ldr	r2, [pc, #300]	; (8008108 <UART_SetConfig+0x448>)
 8007fda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fe2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fe6:	005a      	lsls	r2, r3, #1
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	685b      	ldr	r3, [r3, #4]
 8007fec:	085b      	lsrs	r3, r3, #1
 8007fee:	441a      	add	r2, r3
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ff8:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ffa:	6a3b      	ldr	r3, [r7, #32]
 8007ffc:	2b0f      	cmp	r3, #15
 8007ffe:	d916      	bls.n	800802e <UART_SetConfig+0x36e>
 8008000:	6a3b      	ldr	r3, [r7, #32]
 8008002:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008006:	d212      	bcs.n	800802e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008008:	6a3b      	ldr	r3, [r7, #32]
 800800a:	b29b      	uxth	r3, r3
 800800c:	f023 030f 	bic.w	r3, r3, #15
 8008010:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008012:	6a3b      	ldr	r3, [r7, #32]
 8008014:	085b      	lsrs	r3, r3, #1
 8008016:	b29b      	uxth	r3, r3
 8008018:	f003 0307 	and.w	r3, r3, #7
 800801c:	b29a      	uxth	r2, r3
 800801e:	8bfb      	ldrh	r3, [r7, #30]
 8008020:	4313      	orrs	r3, r2
 8008022:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	8bfa      	ldrh	r2, [r7, #30]
 800802a:	60da      	str	r2, [r3, #12]
 800802c:	e056      	b.n	80080dc <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8008034:	e052      	b.n	80080dc <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008036:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800803a:	3b01      	subs	r3, #1
 800803c:	2b07      	cmp	r3, #7
 800803e:	d822      	bhi.n	8008086 <UART_SetConfig+0x3c6>
 8008040:	a201      	add	r2, pc, #4	; (adr r2, 8008048 <UART_SetConfig+0x388>)
 8008042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008046:	bf00      	nop
 8008048:	08008069 	.word	0x08008069
 800804c:	08008071 	.word	0x08008071
 8008050:	08008087 	.word	0x08008087
 8008054:	08008077 	.word	0x08008077
 8008058:	08008087 	.word	0x08008087
 800805c:	08008087 	.word	0x08008087
 8008060:	08008087 	.word	0x08008087
 8008064:	0800807f 	.word	0x0800807f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008068:	f7fd fb62 	bl	8005730 <HAL_RCC_GetPCLK2Freq>
 800806c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800806e:	e010      	b.n	8008092 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008070:	4b26      	ldr	r3, [pc, #152]	; (800810c <UART_SetConfig+0x44c>)
 8008072:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008074:	e00d      	b.n	8008092 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008076:	f7fd fac5 	bl	8005604 <HAL_RCC_GetSysClockFreq>
 800807a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800807c:	e009      	b.n	8008092 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800807e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008082:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8008084:	e005      	b.n	8008092 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8008086:	2300      	movs	r3, #0
 8008088:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8008090:	bf00      	nop
    }

    if (pclk != 0U)
 8008092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008094:	2b00      	cmp	r3, #0
 8008096:	d021      	beq.n	80080dc <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800809c:	4a1a      	ldr	r2, [pc, #104]	; (8008108 <UART_SetConfig+0x448>)
 800809e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080a2:	461a      	mov	r2, r3
 80080a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a6:	fbb3 f2f2 	udiv	r2, r3, r2
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	085b      	lsrs	r3, r3, #1
 80080b0:	441a      	add	r2, r3
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	685b      	ldr	r3, [r3, #4]
 80080b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80080ba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080bc:	6a3b      	ldr	r3, [r7, #32]
 80080be:	2b0f      	cmp	r3, #15
 80080c0:	d909      	bls.n	80080d6 <UART_SetConfig+0x416>
 80080c2:	6a3b      	ldr	r3, [r7, #32]
 80080c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080c8:	d205      	bcs.n	80080d6 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80080ca:	6a3b      	ldr	r3, [r7, #32]
 80080cc:	b29a      	uxth	r2, r3
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	60da      	str	r2, [r3, #12]
 80080d4:	e002      	b.n	80080dc <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	2201      	movs	r2, #1
 80080e0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	2200      	movs	r2, #0
 80080f0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	2200      	movs	r2, #0
 80080f6:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80080f8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3730      	adds	r7, #48	; 0x30
 8008100:	46bd      	mov	sp, r7
 8008102:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008106:	bf00      	nop
 8008108:	0800fd90 	.word	0x0800fd90
 800810c:	00f42400 	.word	0x00f42400

08008110 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800811c:	f003 0308 	and.w	r3, r3, #8
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00a      	beq.n	800813a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	430a      	orrs	r2, r1
 8008138:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	430a      	orrs	r2, r1
 800815a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008160:	f003 0302 	and.w	r3, r3, #2
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00a      	beq.n	800817e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	430a      	orrs	r2, r1
 800817c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008182:	f003 0304 	and.w	r3, r3, #4
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00a      	beq.n	80081a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	430a      	orrs	r2, r1
 800819e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a4:	f003 0310 	and.w	r3, r3, #16
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00a      	beq.n	80081c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	430a      	orrs	r2, r1
 80081c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081c6:	f003 0320 	and.w	r3, r3, #32
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00a      	beq.n	80081e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	430a      	orrs	r2, r1
 80081e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d01a      	beq.n	8008226 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	430a      	orrs	r2, r1
 8008204:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800820a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800820e:	d10a      	bne.n	8008226 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	685b      	ldr	r3, [r3, #4]
 8008216:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	430a      	orrs	r2, r1
 8008224:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800822a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800822e:	2b00      	cmp	r3, #0
 8008230:	d00a      	beq.n	8008248 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	430a      	orrs	r2, r1
 8008246:	605a      	str	r2, [r3, #4]
  }
}
 8008248:	bf00      	nop
 800824a:	370c      	adds	r7, #12
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b098      	sub	sp, #96	; 0x60
 8008258:	af02      	add	r7, sp, #8
 800825a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008264:	f7fb f948 	bl	80034f8 <HAL_GetTick>
 8008268:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f003 0308 	and.w	r3, r3, #8
 8008274:	2b08      	cmp	r3, #8
 8008276:	d12f      	bne.n	80082d8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008278:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800827c:	9300      	str	r3, [sp, #0]
 800827e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008280:	2200      	movs	r2, #0
 8008282:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f000 f88e 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 800828c:	4603      	mov	r3, r0
 800828e:	2b00      	cmp	r3, #0
 8008290:	d022      	beq.n	80082d8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800829a:	e853 3f00 	ldrex	r3, [r3]
 800829e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80082a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082a6:	653b      	str	r3, [r7, #80]	; 0x50
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	461a      	mov	r2, r3
 80082ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80082b0:	647b      	str	r3, [r7, #68]	; 0x44
 80082b2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80082b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80082b8:	e841 2300 	strex	r3, r2, [r1]
 80082bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80082be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d1e6      	bne.n	8008292 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2220      	movs	r2, #32
 80082c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082d4:	2303      	movs	r3, #3
 80082d6:	e063      	b.n	80083a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f003 0304 	and.w	r3, r3, #4
 80082e2:	2b04      	cmp	r3, #4
 80082e4:	d149      	bne.n	800837a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082e6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80082ea:	9300      	str	r3, [sp, #0]
 80082ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80082ee:	2200      	movs	r2, #0
 80082f0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f000 f857 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 80082fa:	4603      	mov	r3, r0
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d03c      	beq.n	800837a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008308:	e853 3f00 	ldrex	r3, [r3]
 800830c:	623b      	str	r3, [r7, #32]
   return(result);
 800830e:	6a3b      	ldr	r3, [r7, #32]
 8008310:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008314:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	461a      	mov	r2, r3
 800831c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800831e:	633b      	str	r3, [r7, #48]	; 0x30
 8008320:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008322:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008324:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008326:	e841 2300 	strex	r3, r2, [r1]
 800832a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800832c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800832e:	2b00      	cmp	r3, #0
 8008330:	d1e6      	bne.n	8008300 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	3308      	adds	r3, #8
 8008338:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	e853 3f00 	ldrex	r3, [r3]
 8008340:	60fb      	str	r3, [r7, #12]
   return(result);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f023 0301 	bic.w	r3, r3, #1
 8008348:	64bb      	str	r3, [r7, #72]	; 0x48
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	3308      	adds	r3, #8
 8008350:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008352:	61fa      	str	r2, [r7, #28]
 8008354:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008356:	69b9      	ldr	r1, [r7, #24]
 8008358:	69fa      	ldr	r2, [r7, #28]
 800835a:	e841 2300 	strex	r3, r2, [r1]
 800835e:	617b      	str	r3, [r7, #20]
   return(result);
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d1e5      	bne.n	8008332 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	2220      	movs	r2, #32
 800836a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2200      	movs	r2, #0
 8008372:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008376:	2303      	movs	r3, #3
 8008378:	e012      	b.n	80083a0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2220      	movs	r2, #32
 800837e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2220      	movs	r2, #32
 8008386:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2200      	movs	r2, #0
 800838e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800839e:	2300      	movs	r3, #0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3758      	adds	r7, #88	; 0x58
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	603b      	str	r3, [r7, #0]
 80083b4:	4613      	mov	r3, r2
 80083b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083b8:	e04f      	b.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083c0:	d04b      	beq.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083c2:	f7fb f899 	bl	80034f8 <HAL_GetTick>
 80083c6:	4602      	mov	r2, r0
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	1ad3      	subs	r3, r2, r3
 80083cc:	69ba      	ldr	r2, [r7, #24]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d302      	bcc.n	80083d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d101      	bne.n	80083dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80083d8:	2303      	movs	r3, #3
 80083da:	e04e      	b.n	800847a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	f003 0304 	and.w	r3, r3, #4
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d037      	beq.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	2b80      	cmp	r3, #128	; 0x80
 80083ee:	d034      	beq.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
 80083f0:	68bb      	ldr	r3, [r7, #8]
 80083f2:	2b40      	cmp	r3, #64	; 0x40
 80083f4:	d031      	beq.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	69db      	ldr	r3, [r3, #28]
 80083fc:	f003 0308 	and.w	r3, r3, #8
 8008400:	2b08      	cmp	r3, #8
 8008402:	d110      	bne.n	8008426 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2208      	movs	r2, #8
 800840a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800840c:	68f8      	ldr	r0, [r7, #12]
 800840e:	f000 f879 	bl	8008504 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2208      	movs	r2, #8
 8008416:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	e029      	b.n	800847a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	69db      	ldr	r3, [r3, #28]
 800842c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008430:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008434:	d111      	bne.n	800845a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800843e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008440:	68f8      	ldr	r0, [r7, #12]
 8008442:	f000 f85f 	bl	8008504 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2220      	movs	r2, #32
 800844a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008456:	2303      	movs	r3, #3
 8008458:	e00f      	b.n	800847a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	69da      	ldr	r2, [r3, #28]
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	4013      	ands	r3, r2
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	429a      	cmp	r2, r3
 8008468:	bf0c      	ite	eq
 800846a:	2301      	moveq	r3, #1
 800846c:	2300      	movne	r3, #0
 800846e:	b2db      	uxtb	r3, r3
 8008470:	461a      	mov	r2, r3
 8008472:	79fb      	ldrb	r3, [r7, #7]
 8008474:	429a      	cmp	r2, r3
 8008476:	d0a0      	beq.n	80083ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008478:	2300      	movs	r3, #0
}
 800847a:	4618      	mov	r0, r3
 800847c:	3710      	adds	r7, #16
 800847e:	46bd      	mov	sp, r7
 8008480:	bd80      	pop	{r7, pc}

08008482 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008482:	b480      	push	{r7}
 8008484:	b08f      	sub	sp, #60	; 0x3c
 8008486:	af00      	add	r7, sp, #0
 8008488:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	e853 3f00 	ldrex	r3, [r3]
 8008496:	61fb      	str	r3, [r7, #28]
   return(result);
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800849e:	637b      	str	r3, [r7, #52]	; 0x34
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	461a      	mov	r2, r3
 80084a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084aa:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80084ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084b0:	e841 2300 	strex	r3, r2, [r1]
 80084b4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1e6      	bne.n	800848a <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3308      	adds	r3, #8
 80084c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	e853 3f00 	ldrex	r3, [r3]
 80084ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80084d2:	633b      	str	r3, [r7, #48]	; 0x30
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	3308      	adds	r3, #8
 80084da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084dc:	61ba      	str	r2, [r7, #24]
 80084de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e0:	6979      	ldr	r1, [r7, #20]
 80084e2:	69ba      	ldr	r2, [r7, #24]
 80084e4:	e841 2300 	strex	r3, r2, [r1]
 80084e8:	613b      	str	r3, [r7, #16]
   return(result);
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d1e5      	bne.n	80084bc <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2220      	movs	r2, #32
 80084f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 80084f8:	bf00      	nop
 80084fa:	373c      	adds	r7, #60	; 0x3c
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr

08008504 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008504:	b480      	push	{r7}
 8008506:	b095      	sub	sp, #84	; 0x54
 8008508:	af00      	add	r7, sp, #0
 800850a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008514:	e853 3f00 	ldrex	r3, [r3]
 8008518:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800851a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800851c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008520:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	461a      	mov	r2, r3
 8008528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800852a:	643b      	str	r3, [r7, #64]	; 0x40
 800852c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008530:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008532:	e841 2300 	strex	r3, r2, [r1]
 8008536:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1e6      	bne.n	800850c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	3308      	adds	r3, #8
 8008544:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008546:	6a3b      	ldr	r3, [r7, #32]
 8008548:	e853 3f00 	ldrex	r3, [r3]
 800854c:	61fb      	str	r3, [r7, #28]
   return(result);
 800854e:	69fb      	ldr	r3, [r7, #28]
 8008550:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008554:	f023 0301 	bic.w	r3, r3, #1
 8008558:	64bb      	str	r3, [r7, #72]	; 0x48
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	3308      	adds	r3, #8
 8008560:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008562:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008564:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008566:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008568:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800856a:	e841 2300 	strex	r3, r2, [r1]
 800856e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1e3      	bne.n	800853e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800857a:	2b01      	cmp	r3, #1
 800857c:	d118      	bne.n	80085b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	e853 3f00 	ldrex	r3, [r3]
 800858a:	60bb      	str	r3, [r7, #8]
   return(result);
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	f023 0310 	bic.w	r3, r3, #16
 8008592:	647b      	str	r3, [r7, #68]	; 0x44
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	461a      	mov	r2, r3
 800859a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800859c:	61bb      	str	r3, [r7, #24]
 800859e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085a0:	6979      	ldr	r1, [r7, #20]
 80085a2:	69ba      	ldr	r2, [r7, #24]
 80085a4:	e841 2300 	strex	r3, r2, [r1]
 80085a8:	613b      	str	r3, [r7, #16]
   return(result);
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d1e6      	bne.n	800857e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2220      	movs	r2, #32
 80085b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2200      	movs	r2, #0
 80085bc:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	675a      	str	r2, [r3, #116]	; 0x74
}
 80085c4:	bf00      	nop
 80085c6:	3754      	adds	r7, #84	; 0x54
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b090      	sub	sp, #64	; 0x40
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085dc:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f003 0320 	and.w	r3, r3, #32
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d137      	bne.n	800865c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80085ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085ee:	2200      	movs	r2, #0
 80085f0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80085f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	3308      	adds	r3, #8
 80085fa:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fe:	e853 3f00 	ldrex	r3, [r3]
 8008602:	623b      	str	r3, [r7, #32]
   return(result);
 8008604:	6a3b      	ldr	r3, [r7, #32]
 8008606:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800860a:	63bb      	str	r3, [r7, #56]	; 0x38
 800860c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	3308      	adds	r3, #8
 8008612:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008614:	633a      	str	r2, [r7, #48]	; 0x30
 8008616:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008618:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800861a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800861c:	e841 2300 	strex	r3, r2, [r1]
 8008620:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008624:	2b00      	cmp	r3, #0
 8008626:	d1e5      	bne.n	80085f4 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008628:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	e853 3f00 	ldrex	r3, [r3]
 8008634:	60fb      	str	r3, [r7, #12]
   return(result);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800863c:	637b      	str	r3, [r7, #52]	; 0x34
 800863e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	461a      	mov	r2, r3
 8008644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008646:	61fb      	str	r3, [r7, #28]
 8008648:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864a:	69b9      	ldr	r1, [r7, #24]
 800864c:	69fa      	ldr	r2, [r7, #28]
 800864e:	e841 2300 	strex	r3, r2, [r1]
 8008652:	617b      	str	r3, [r7, #20]
   return(result);
 8008654:	697b      	ldr	r3, [r7, #20]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d1e6      	bne.n	8008628 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800865a:	e002      	b.n	8008662 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800865c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800865e:	f7f9 ffb7 	bl	80025d0 <HAL_UART_TxCpltCallback>
}
 8008662:	bf00      	nop
 8008664:	3740      	adds	r7, #64	; 0x40
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800866a:	b580      	push	{r7, lr}
 800866c:	b084      	sub	sp, #16
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008676:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008678:	68f8      	ldr	r0, [r7, #12]
 800867a:	f7ff fb01 	bl	8007c80 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800867e:	bf00      	nop
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}

08008686 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008686:	b580      	push	{r7, lr}
 8008688:	b086      	sub	sp, #24
 800868a:	af00      	add	r7, sp, #0
 800868c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008692:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800869a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086a2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	689b      	ldr	r3, [r3, #8]
 80086aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086ae:	2b80      	cmp	r3, #128	; 0x80
 80086b0:	d109      	bne.n	80086c6 <UART_DMAError+0x40>
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	2b21      	cmp	r3, #33	; 0x21
 80086b6:	d106      	bne.n	80086c6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	2200      	movs	r2, #0
 80086bc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80086c0:	6978      	ldr	r0, [r7, #20]
 80086c2:	f7ff fede 	bl	8008482 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	689b      	ldr	r3, [r3, #8]
 80086cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086d0:	2b40      	cmp	r3, #64	; 0x40
 80086d2:	d109      	bne.n	80086e8 <UART_DMAError+0x62>
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2b22      	cmp	r3, #34	; 0x22
 80086d8:	d106      	bne.n	80086e8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	2200      	movs	r2, #0
 80086de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 80086e2:	6978      	ldr	r0, [r7, #20]
 80086e4:	f7ff ff0e 	bl	8008504 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80086e8:	697b      	ldr	r3, [r7, #20]
 80086ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80086ee:	f043 0210 	orr.w	r2, r3, #16
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80086f8:	6978      	ldr	r0, [r7, #20]
 80086fa:	f7ff facb 	bl	8007c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086fe:	bf00      	nop
 8008700:	3718      	adds	r7, #24
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}

08008706 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008706:	b580      	push	{r7, lr}
 8008708:	b084      	sub	sp, #16
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008712:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2200      	movs	r2, #0
 8008718:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2200      	movs	r2, #0
 8008720:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008724:	68f8      	ldr	r0, [r7, #12]
 8008726:	f7ff fab5 	bl	8007c94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800872a:	bf00      	nop
 800872c:	3710      	adds	r7, #16
 800872e:	46bd      	mov	sp, r7
 8008730:	bd80      	pop	{r7, pc}

08008732 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008732:	b580      	push	{r7, lr}
 8008734:	b088      	sub	sp, #32
 8008736:	af00      	add	r7, sp, #0
 8008738:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	e853 3f00 	ldrex	r3, [r3]
 8008746:	60bb      	str	r3, [r7, #8]
   return(result);
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800874e:	61fb      	str	r3, [r7, #28]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	461a      	mov	r2, r3
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	61bb      	str	r3, [r7, #24]
 800875a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875c:	6979      	ldr	r1, [r7, #20]
 800875e:	69ba      	ldr	r2, [r7, #24]
 8008760:	e841 2300 	strex	r3, r2, [r1]
 8008764:	613b      	str	r3, [r7, #16]
   return(result);
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d1e6      	bne.n	800873a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2220      	movs	r2, #32
 8008770:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7f9 ff28 	bl	80025d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008780:	bf00      	nop
 8008782:	3720      	adds	r7, #32
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr

0800879c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800879c:	b480      	push	{r7}
 800879e:	b083      	sub	sp, #12
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80087a4:	bf00      	nop
 80087a6:	370c      	adds	r7, #12
 80087a8:	46bd      	mov	sp, r7
 80087aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ae:	4770      	bx	lr

080087b0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80087b0:	b480      	push	{r7}
 80087b2:	b083      	sub	sp, #12
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80087b8:	bf00      	nop
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr

080087c4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d101      	bne.n	80087da <HAL_UARTEx_DisableFifoMode+0x16>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e027      	b.n	800882a <HAL_UARTEx_DisableFifoMode+0x66>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2224      	movs	r2, #36	; 0x24
 80087e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f022 0201 	bic.w	r2, r2, #1
 8008800:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008808:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2200      	movs	r2, #0
 800880e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2220      	movs	r2, #32
 800881c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3714      	adds	r7, #20
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr

08008836 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008836:	b580      	push	{r7, lr}
 8008838:	b084      	sub	sp, #16
 800883a:	af00      	add	r7, sp, #0
 800883c:	6078      	str	r0, [r7, #4]
 800883e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8008846:	2b01      	cmp	r3, #1
 8008848:	d101      	bne.n	800884e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800884a:	2302      	movs	r3, #2
 800884c:	e02d      	b.n	80088aa <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2201      	movs	r2, #1
 8008852:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2224      	movs	r2, #36	; 0x24
 800885a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	681a      	ldr	r2, [r3, #0]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f022 0201 	bic.w	r2, r2, #1
 8008874:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	683a      	ldr	r2, [r7, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 f850 	bl	8008930 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	68fa      	ldr	r2, [r7, #12]
 8008896:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2220      	movs	r2, #32
 800889c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}

080088b2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b084      	sub	sp, #16
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
 80088ba:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80088c2:	2b01      	cmp	r3, #1
 80088c4:	d101      	bne.n	80088ca <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80088c6:	2302      	movs	r3, #2
 80088c8:	e02d      	b.n	8008926 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2201      	movs	r2, #1
 80088ce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2224      	movs	r2, #36	; 0x24
 80088d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	681a      	ldr	r2, [r3, #0]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f022 0201 	bic.w	r2, r2, #1
 80088f0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	683a      	ldr	r2, [r7, #0]
 8008902:	430a      	orrs	r2, r1
 8008904:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 f812 	bl	8008930 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	68fa      	ldr	r2, [r7, #12]
 8008912:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2220      	movs	r2, #32
 8008918:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2200      	movs	r2, #0
 8008920:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8008924:	2300      	movs	r3, #0
}
 8008926:	4618      	mov	r0, r3
 8008928:	3710      	adds	r7, #16
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}
	...

08008930 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008930:	b480      	push	{r7}
 8008932:	b085      	sub	sp, #20
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800893c:	2b00      	cmp	r3, #0
 800893e:	d108      	bne.n	8008952 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	2201      	movs	r2, #1
 8008944:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2201      	movs	r2, #1
 800894c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008950:	e031      	b.n	80089b6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008952:	2308      	movs	r3, #8
 8008954:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008956:	2308      	movs	r3, #8
 8008958:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	0e5b      	lsrs	r3, r3, #25
 8008962:	b2db      	uxtb	r3, r3
 8008964:	f003 0307 	and.w	r3, r3, #7
 8008968:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	0f5b      	lsrs	r3, r3, #29
 8008972:	b2db      	uxtb	r3, r3
 8008974:	f003 0307 	and.w	r3, r3, #7
 8008978:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800897a:	7bbb      	ldrb	r3, [r7, #14]
 800897c:	7b3a      	ldrb	r2, [r7, #12]
 800897e:	4911      	ldr	r1, [pc, #68]	; (80089c4 <UARTEx_SetNbDataToProcess+0x94>)
 8008980:	5c8a      	ldrb	r2, [r1, r2]
 8008982:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008986:	7b3a      	ldrb	r2, [r7, #12]
 8008988:	490f      	ldr	r1, [pc, #60]	; (80089c8 <UARTEx_SetNbDataToProcess+0x98>)
 800898a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800898c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008990:	b29a      	uxth	r2, r3
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008998:	7bfb      	ldrb	r3, [r7, #15]
 800899a:	7b7a      	ldrb	r2, [r7, #13]
 800899c:	4909      	ldr	r1, [pc, #36]	; (80089c4 <UARTEx_SetNbDataToProcess+0x94>)
 800899e:	5c8a      	ldrb	r2, [r1, r2]
 80089a0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80089a4:	7b7a      	ldrb	r2, [r7, #13]
 80089a6:	4908      	ldr	r1, [pc, #32]	; (80089c8 <UARTEx_SetNbDataToProcess+0x98>)
 80089a8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089aa:	fb93 f3f2 	sdiv	r3, r3, r2
 80089ae:	b29a      	uxth	r2, r3
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80089b6:	bf00      	nop
 80089b8:	3714      	adds	r7, #20
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	0800fda8 	.word	0x0800fda8
 80089c8:	0800fdb0 	.word	0x0800fdb0

080089cc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b085      	sub	sp, #20
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80089d4:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80089d8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80089e0:	b29a      	uxth	r2, r3
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	43db      	mvns	r3, r3
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	4013      	ands	r3, r2
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80089f4:	2300      	movs	r3, #0
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3714      	adds	r7, #20
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr

08008a02 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008a02:	b480      	push	{r7}
 8008a04:	b085      	sub	sp, #20
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	60f8      	str	r0, [r7, #12]
 8008a0a:	1d3b      	adds	r3, r7, #4
 8008a0c:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2200      	movs	r2, #0
 8008a24:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	2200      	movs	r2, #0
 8008a2c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008a30:	2300      	movs	r3, #0
}
 8008a32:	4618      	mov	r0, r3
 8008a34:	3714      	adds	r7, #20
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8008a3e:	b580      	push	{r7, lr}
 8008a40:	b088      	sub	sp, #32
 8008a42:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8008a44:	2300      	movs	r3, #0
 8008a46:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008a48:	f107 0308 	add.w	r3, r7, #8
 8008a4c:	2218      	movs	r2, #24
 8008a4e:	2100      	movs	r1, #0
 8008a50:	4618      	mov	r0, r3
 8008a52:	f001 f8d8 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008a56:	233f      	movs	r3, #63	; 0x3f
 8008a58:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8008a5a:	2381      	movs	r3, #129	; 0x81
 8008a5c:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008a5e:	1dfb      	adds	r3, r7, #7
 8008a60:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008a62:	2301      	movs	r3, #1
 8008a64:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008a66:	f107 0308 	add.w	r3, r7, #8
 8008a6a:	2100      	movs	r1, #0
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f001 fb53 	bl	800a118 <hci_send_req>
 8008a72:	4603      	mov	r3, r0
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	da01      	bge.n	8008a7c <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8008a78:	23ff      	movs	r3, #255	; 0xff
 8008a7a:	e000      	b.n	8008a7e <aci_gap_set_non_discoverable+0x40>
  return status;
 8008a7c:	79fb      	ldrb	r3, [r7, #7]
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3720      	adds	r7, #32
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}

08008a86 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8008a86:	b5b0      	push	{r4, r5, r7, lr}
 8008a88:	b0ce      	sub	sp, #312	; 0x138
 8008a8a:	af00      	add	r7, sp, #0
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	460c      	mov	r4, r1
 8008a90:	4610      	mov	r0, r2
 8008a92:	4619      	mov	r1, r3
 8008a94:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008a98:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8008a9c:	462a      	mov	r2, r5
 8008a9e:	701a      	strb	r2, [r3, #0]
 8008aa0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008aa4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8008aa8:	4622      	mov	r2, r4
 8008aaa:	801a      	strh	r2, [r3, #0]
 8008aac:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008ab0:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	801a      	strh	r2, [r3, #0]
 8008ab8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008abc:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8008ac0:	460a      	mov	r2, r1
 8008ac2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 8008ac4:	f107 0310 	add.w	r3, r7, #16
 8008ac8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8008acc:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8008ad0:	3308      	adds	r3, #8
 8008ad2:	f107 0210 	add.w	r2, r7, #16
 8008ad6:	4413      	add	r3, r2
 8008ad8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8008adc:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8008ae0:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8008ae4:	4413      	add	r3, r2
 8008ae6:	3309      	adds	r3, #9
 8008ae8:	f107 0210 	add.w	r2, r7, #16
 8008aec:	4413      	add	r3, r2
 8008aee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008af2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008af6:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008afa:	2200      	movs	r2, #0
 8008afc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008afe:	2300      	movs	r3, #0
 8008b00:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 8008b04:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008b08:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8008b0c:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 8008b10:	7812      	ldrb	r2, [r2, #0]
 8008b12:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008b14:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b18:	3301      	adds	r3, #1
 8008b1a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8008b1e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008b22:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8008b26:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8008b2a:	8812      	ldrh	r2, [r2, #0]
 8008b2c:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8008b30:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b34:	3302      	adds	r3, #2
 8008b36:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 8008b3a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008b3e:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8008b42:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 8008b46:	8812      	ldrh	r2, [r2, #0]
 8008b48:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8008b4c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b50:	3302      	adds	r3, #2
 8008b52:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8008b56:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008b5a:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8008b5e:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8008b62:	7812      	ldrb	r2, [r2, #0]
 8008b64:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8008b66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8008b70:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008b74:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8008b78:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8008b7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b7e:	3301      	adds	r3, #1
 8008b80:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 8008b84:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008b88:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8008b8c:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8008b8e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b92:	3301      	adds	r3, #1
 8008b94:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8008b98:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008b9c:	3308      	adds	r3, #8
 8008b9e:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8008ba2:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f001 f81d 	bl	8009be6 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8008bac:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8008bb0:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8008bb4:	4413      	add	r3, r2
 8008bb6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8008bba:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008bbe:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8008bc2:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8008bc4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008bc8:	3301      	adds	r3, #1
 8008bca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8008bce:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008bd2:	3301      	adds	r3, #1
 8008bd4:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8008bd8:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f001 f802 	bl	8009be6 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 8008be2:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8008be6:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8008bea:	4413      	add	r3, r2
 8008bec:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 8008bf0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008bf4:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 8008bf8:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8008bfa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008bfe:	3302      	adds	r3, #2
 8008c00:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 8008c04:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c08:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 8008c0c:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8008c0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c12:	3302      	adds	r3, #2
 8008c14:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008c18:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008c1c:	2218      	movs	r2, #24
 8008c1e:	2100      	movs	r1, #0
 8008c20:	4618      	mov	r0, r3
 8008c22:	f000 fff0 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008c26:	233f      	movs	r3, #63	; 0x3f
 8008c28:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 8008c2c:	2383      	movs	r3, #131	; 0x83
 8008c2e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008c32:	f107 0310 	add.w	r3, r7, #16
 8008c36:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008c3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c3e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008c42:	f107 030f 	add.w	r3, r7, #15
 8008c46:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008c50:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008c54:	2100      	movs	r1, #0
 8008c56:	4618      	mov	r0, r3
 8008c58:	f001 fa5e 	bl	800a118 <hci_send_req>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	da01      	bge.n	8008c66 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 8008c62:	23ff      	movs	r3, #255	; 0xff
 8008c64:	e004      	b.n	8008c70 <aci_gap_set_discoverable+0x1ea>
  return status;
 8008c66:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008c6a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008c6e:	781b      	ldrb	r3, [r3, #0]
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bdb0      	pop	{r4, r5, r7, pc}

08008c7a <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b0cc      	sub	sp, #304	; 0x130
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	4602      	mov	r2, r0
 8008c82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c86:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008c8a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8008c8c:	f107 0310 	add.w	r3, r7, #16
 8008c90:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008c94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008c98:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 8008ca6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008caa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008cae:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8008cb2:	7812      	ldrb	r2, [r2, #0]
 8008cb4:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008cb6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008cba:	3301      	adds	r3, #1
 8008cbc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008cc0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008cc4:	2218      	movs	r2, #24
 8008cc6:	2100      	movs	r1, #0
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f000 ff9c 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008cce:	233f      	movs	r3, #63	; 0x3f
 8008cd0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 8008cd4:	2385      	movs	r3, #133	; 0x85
 8008cd6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008cda:	f107 0310 	add.w	r3, r7, #16
 8008cde:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008ce2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ce6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008cea:	f107 030f 	add.w	r3, r7, #15
 8008cee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008cf8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008cfc:	2100      	movs	r1, #0
 8008cfe:	4618      	mov	r0, r3
 8008d00:	f001 fa0a 	bl	800a118 <hci_send_req>
 8008d04:	4603      	mov	r3, r0
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	da01      	bge.n	8008d0e <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8008d0a:	23ff      	movs	r3, #255	; 0xff
 8008d0c:	e004      	b.n	8008d18 <aci_gap_set_io_capability+0x9e>
  return status;
 8008d0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d12:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008d16:	781b      	ldrb	r3, [r3, #0]
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 8008d22:	b5b0      	push	{r4, r5, r7, lr}
 8008d24:	b0cc      	sub	sp, #304	; 0x130
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	4605      	mov	r5, r0
 8008d2a:	460c      	mov	r4, r1
 8008d2c:	4610      	mov	r0, r2
 8008d2e:	4619      	mov	r1, r3
 8008d30:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d34:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008d38:	462a      	mov	r2, r5
 8008d3a:	701a      	strb	r2, [r3, #0]
 8008d3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d40:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8008d44:	4622      	mov	r2, r4
 8008d46:	701a      	strb	r2, [r3, #0]
 8008d48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d4c:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8008d50:	4602      	mov	r2, r0
 8008d52:	701a      	strb	r2, [r3, #0]
 8008d54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d58:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008d5c:	460a      	mov	r2, r1
 8008d5e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8008d60:	f107 0310 	add.w	r3, r7, #16
 8008d64:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008d68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008d6c:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008d70:	2200      	movs	r2, #0
 8008d72:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008d74:	2300      	movs	r3, #0
 8008d76:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 8008d7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d7e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008d82:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8008d86:	7812      	ldrb	r2, [r2, #0]
 8008d88:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008d8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008d8e:	3301      	adds	r3, #1
 8008d90:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 8008d94:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008d98:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008d9c:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8008da0:	7812      	ldrb	r2, [r2, #0]
 8008da2:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008da4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008da8:	3301      	adds	r3, #1
 8008daa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 8008dae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008db2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008db6:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 8008dba:	7812      	ldrb	r2, [r2, #0]
 8008dbc:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008dbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8008dc8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008dcc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008dd0:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008dd4:	7812      	ldrb	r2, [r2, #0]
 8008dd6:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8008dd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ddc:	3301      	adds	r3, #1
 8008dde:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 8008de2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008de6:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 8008dea:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8008dec:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008df0:	3301      	adds	r3, #1
 8008df2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8008df6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008dfa:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 8008dfe:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8008e00:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008e04:	3301      	adds	r3, #1
 8008e06:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8008e0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e0e:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 8008e12:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8008e14:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008e18:	3301      	adds	r3, #1
 8008e1a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8008e1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e22:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8008e26:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8008e2a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008e2e:	3304      	adds	r3, #4
 8008e30:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 8008e34:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008e38:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8008e3c:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 8008e3e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008e42:	3301      	adds	r3, #1
 8008e44:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008e48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e4c:	2218      	movs	r2, #24
 8008e4e:	2100      	movs	r1, #0
 8008e50:	4618      	mov	r0, r3
 8008e52:	f000 fed8 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008e56:	233f      	movs	r3, #63	; 0x3f
 8008e58:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 8008e5c:	2386      	movs	r3, #134	; 0x86
 8008e5e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008e62:	f107 0310 	add.w	r3, r7, #16
 8008e66:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008e6a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008e6e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008e72:	f107 030f 	add.w	r3, r7, #15
 8008e76:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008e80:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e84:	2100      	movs	r1, #0
 8008e86:	4618      	mov	r0, r3
 8008e88:	f001 f946 	bl	800a118 <hci_send_req>
 8008e8c:	4603      	mov	r3, r0
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	da01      	bge.n	8008e96 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 8008e92:	23ff      	movs	r3, #255	; 0xff
 8008e94:	e004      	b.n	8008ea0 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8008e96:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008e9a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008e9e:	781b      	ldrb	r3, [r3, #0]
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bdb0      	pop	{r4, r5, r7, pc}

08008eaa <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b0cc      	sub	sp, #304	; 0x130
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008eb6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008eba:	6019      	str	r1, [r3, #0]
 8008ebc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ec0:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8008ec4:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8008ec6:	f107 0310 	add.w	r3, r7, #16
 8008eca:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008ece:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008ed2:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008eda:	2300      	movs	r3, #0
 8008edc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8008ee0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008ee4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008ee8:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8008eec:	8812      	ldrh	r2, [r2, #0]
 8008eee:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008ef0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ef4:	3302      	adds	r3, #2
 8008ef6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Pass_Key = Pass_Key;
 8008efa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008efe:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008f02:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 8008f06:	6812      	ldr	r2, [r2, #0]
 8008f08:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8008f0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008f10:	3304      	adds	r3, #4
 8008f12:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008f16:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008f1a:	2218      	movs	r2, #24
 8008f1c:	2100      	movs	r1, #0
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f000 fe71 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008f24:	233f      	movs	r3, #63	; 0x3f
 8008f26:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x088;
 8008f2a:	2388      	movs	r3, #136	; 0x88
 8008f2c:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008f30:	f107 0310 	add.w	r3, r7, #16
 8008f34:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008f38:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008f3c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008f40:	f107 030f 	add.w	r3, r7, #15
 8008f44:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008f4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008f52:	2100      	movs	r1, #0
 8008f54:	4618      	mov	r0, r3
 8008f56:	f001 f8df 	bl	800a118 <hci_send_req>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	da01      	bge.n	8008f64 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8008f60:	23ff      	movs	r3, #255	; 0xff
 8008f62:	e004      	b.n	8008f6e <aci_gap_pass_key_resp+0xc4>
  return status;
 8008f64:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f68:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8008f6c:	781b      	ldrb	r3, [r3, #0]
}
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}

08008f78 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8008f78:	b590      	push	{r4, r7, lr}
 8008f7a:	b0cd      	sub	sp, #308	; 0x134
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	4604      	mov	r4, r0
 8008f80:	4608      	mov	r0, r1
 8008f82:	4611      	mov	r1, r2
 8008f84:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008f88:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 8008f8c:	6013      	str	r3, [r2, #0]
 8008f8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f92:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8008f96:	4622      	mov	r2, r4
 8008f98:	701a      	strb	r2, [r3, #0]
 8008f9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008f9e:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	701a      	strb	r2, [r3, #0]
 8008fa6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8008faa:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8008fae:	460a      	mov	r2, r1
 8008fb0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8008fb2:	f107 0310 	add.w	r3, r7, #16
 8008fb6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8008fba:	f107 0308 	add.w	r3, r7, #8
 8008fbe:	2207      	movs	r2, #7
 8008fc0:	2100      	movs	r1, #0
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f000 fe1f 	bl	8009c06 <Osal_MemSet>
  int index_input = 0;
 8008fc8:	2300      	movs	r3, #0
 8008fca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 8008fce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008fd2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008fd6:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8008fda:	7812      	ldrb	r2, [r2, #0]
 8008fdc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008fde:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008fe2:	3301      	adds	r3, #1
 8008fe4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 8008fe8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008fec:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8008ff0:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8008ff4:	7812      	ldrb	r2, [r2, #0]
 8008ff6:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008ff8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008ffc:	3301      	adds	r3, #1
 8008ffe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 8009002:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009006:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800900a:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800900e:	7812      	ldrb	r2, [r2, #0]
 8009010:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009012:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009016:	3301      	adds	r3, #1
 8009018:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800901c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009020:	2218      	movs	r2, #24
 8009022:	2100      	movs	r1, #0
 8009024:	4618      	mov	r0, r3
 8009026:	f000 fdee 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 800902a:	233f      	movs	r3, #63	; 0x3f
 800902c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 8009030:	238a      	movs	r3, #138	; 0x8a
 8009032:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8009036:	f107 0310 	add.w	r3, r7, #16
 800903a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800903e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009042:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8009046:	f107 0308 	add.w	r3, r7, #8
 800904a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800904e:	2307      	movs	r3, #7
 8009050:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009054:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009058:	2100      	movs	r1, #0
 800905a:	4618      	mov	r0, r3
 800905c:	f001 f85c 	bl	800a118 <hci_send_req>
 8009060:	4603      	mov	r3, r0
 8009062:	2b00      	cmp	r3, #0
 8009064:	da01      	bge.n	800906a <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8009066:	23ff      	movs	r3, #255	; 0xff
 8009068:	e02e      	b.n	80090c8 <aci_gap_init+0x150>
  if ( resp.Status )
 800906a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800906e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8009072:	781b      	ldrb	r3, [r3, #0]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d005      	beq.n	8009084 <aci_gap_init+0x10c>
    return resp.Status;
 8009078:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800907c:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	e021      	b.n	80090c8 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8009084:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009088:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800908c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009090:	b29a      	uxth	r2, r3
 8009092:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009096:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800909e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090a2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80090a6:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80090aa:	b29a      	uxth	r2, r3
 80090ac:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80090b0:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 80090b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090b6:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80090ba:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80090be:	b29a      	uxth	r2, r3
 80090c0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80090c4:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80090c6:	2300      	movs	r3, #0
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	f507 779a 	add.w	r7, r7, #308	; 0x134
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd90      	pop	{r4, r7, pc}

080090d2 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 80090d2:	b580      	push	{r7, lr}
 80090d4:	b0cc      	sub	sp, #304	; 0x130
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	4602      	mov	r2, r0
 80090da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80090e2:	6019      	str	r1, [r3, #0]
 80090e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090e8:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 80090ec:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 80090ee:	f107 0310 	add.w	r3, r7, #16
 80090f2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80090f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80090fa:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80090fe:	2200      	movs	r2, #0
 8009100:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009102:	2300      	movs	r3, #0
 8009104:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 8009108:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800910c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009110:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8009114:	7812      	ldrb	r2, [r2, #0]
 8009116:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009118:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800911c:	3301      	adds	r3, #1
 800911e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8009122:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009126:	1c58      	adds	r0, r3, #1
 8009128:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800912c:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8009130:	781a      	ldrb	r2, [r3, #0]
 8009132:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009136:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800913a:	6819      	ldr	r1, [r3, #0]
 800913c:	f000 fd53 	bl	8009be6 <Osal_MemCpy>
  index_input += AdvDataLen;
 8009140:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009144:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800914e:	4413      	add	r3, r2
 8009150:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009154:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009158:	2218      	movs	r2, #24
 800915a:	2100      	movs	r1, #0
 800915c:	4618      	mov	r0, r3
 800915e:	f000 fd52 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009162:	233f      	movs	r3, #63	; 0x3f
 8009164:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 8009168:	238e      	movs	r3, #142	; 0x8e
 800916a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800916e:	f107 0310 	add.w	r3, r7, #16
 8009172:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8009176:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800917a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800917e:	f107 030f 	add.w	r3, r7, #15
 8009182:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8009186:	2301      	movs	r3, #1
 8009188:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800918c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009190:	2100      	movs	r1, #0
 8009192:	4618      	mov	r0, r3
 8009194:	f000 ffc0 	bl	800a118 <hci_send_req>
 8009198:	4603      	mov	r3, r0
 800919a:	2b00      	cmp	r3, #0
 800919c:	da01      	bge.n	80091a2 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800919e:	23ff      	movs	r3, #255	; 0xff
 80091a0:	e004      	b.n	80091ac <aci_gap_update_adv_data+0xda>
  return status;
 80091a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80091a6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80091aa:	781b      	ldrb	r3, [r3, #0]
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}

080091b6 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 80091b6:	b580      	push	{r7, lr}
 80091b8:	b088      	sub	sp, #32
 80091ba:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80091bc:	2300      	movs	r3, #0
 80091be:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80091c0:	f107 0308 	add.w	r3, r7, #8
 80091c4:	2218      	movs	r2, #24
 80091c6:	2100      	movs	r1, #0
 80091c8:	4618      	mov	r0, r3
 80091ca:	f000 fd1c 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 80091ce:	233f      	movs	r3, #63	; 0x3f
 80091d0:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 80091d2:	2392      	movs	r3, #146	; 0x92
 80091d4:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80091d6:	1dfb      	adds	r3, r7, #7
 80091d8:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80091da:	2301      	movs	r3, #1
 80091dc:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80091de:	f107 0308 	add.w	r3, r7, #8
 80091e2:	2100      	movs	r1, #0
 80091e4:	4618      	mov	r0, r3
 80091e6:	f000 ff97 	bl	800a118 <hci_send_req>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	da01      	bge.n	80091f4 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 80091f0:	23ff      	movs	r3, #255	; 0xff
 80091f2:	e000      	b.n	80091f6 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 80091f4:	79fb      	ldrb	r3, [r7, #7]
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3720      	adds	r7, #32
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b0cc      	sub	sp, #304	; 0x130
 8009202:	af00      	add	r7, sp, #0
 8009204:	4602      	mov	r2, r0
 8009206:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800920a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800920e:	801a      	strh	r2, [r3, #0]
 8009210:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009214:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8009218:	460a      	mov	r2, r1
 800921a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800921c:	f107 0310 	add.w	r3, r7, #16
 8009220:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8009224:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009228:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800922c:	2200      	movs	r2, #0
 800922e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009230:	2300      	movs	r3, #0
 8009232:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009236:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800923a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800923e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8009242:	8812      	ldrh	r2, [r2, #0]
 8009244:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009246:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800924a:	3302      	adds	r3, #2
 800924c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8009250:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009254:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009258:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800925c:	7812      	ldrb	r2, [r2, #0]
 800925e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009260:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009264:	3301      	adds	r3, #1
 8009266:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800926a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800926e:	2218      	movs	r2, #24
 8009270:	2100      	movs	r1, #0
 8009272:	4618      	mov	r0, r3
 8009274:	f000 fcc7 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009278:	233f      	movs	r3, #63	; 0x3f
 800927a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 800927e:	23a5      	movs	r3, #165	; 0xa5
 8009280:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8009284:	f107 0310 	add.w	r3, r7, #16
 8009288:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800928c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009290:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8009294:	f107 030f 	add.w	r3, r7, #15
 8009298:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800929c:	2301      	movs	r3, #1
 800929e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80092a2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80092a6:	2100      	movs	r1, #0
 80092a8:	4618      	mov	r0, r3
 80092aa:	f000 ff35 	bl	800a118 <hci_send_req>
 80092ae:	4603      	mov	r3, r0
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	da01      	bge.n	80092b8 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 80092b4:	23ff      	movs	r3, #255	; 0xff
 80092b6:	e004      	b.n	80092c2 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 80092b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80092bc:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80092c0:	781b      	ldrb	r3, [r3, #0]
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80092c8:	46bd      	mov	sp, r7
 80092ca:	bd80      	pop	{r7, pc}

080092cc <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 80092cc:	b580      	push	{r7, lr}
 80092ce:	b088      	sub	sp, #32
 80092d0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80092d2:	2300      	movs	r3, #0
 80092d4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80092d6:	f107 0308 	add.w	r3, r7, #8
 80092da:	2218      	movs	r2, #24
 80092dc:	2100      	movs	r1, #0
 80092de:	4618      	mov	r0, r3
 80092e0:	f000 fc91 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 80092e4:	233f      	movs	r3, #63	; 0x3f
 80092e6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 80092e8:	f240 1301 	movw	r3, #257	; 0x101
 80092ec:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80092ee:	1dfb      	adds	r3, r7, #7
 80092f0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80092f2:	2301      	movs	r3, #1
 80092f4:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80092f6:	f107 0308 	add.w	r3, r7, #8
 80092fa:	2100      	movs	r1, #0
 80092fc:	4618      	mov	r0, r3
 80092fe:	f000 ff0b 	bl	800a118 <hci_send_req>
 8009302:	4603      	mov	r3, r0
 8009304:	2b00      	cmp	r3, #0
 8009306:	da01      	bge.n	800930c <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8009308:	23ff      	movs	r3, #255	; 0xff
 800930a:	e000      	b.n	800930e <aci_gatt_init+0x42>
  return status;
 800930c:	79fb      	ldrb	r3, [r7, #7]
}
 800930e:	4618      	mov	r0, r3
 8009310:	3720      	adds	r7, #32
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8009316:	b590      	push	{r4, r7, lr}
 8009318:	b0cf      	sub	sp, #316	; 0x13c
 800931a:	af00      	add	r7, sp, #0
 800931c:	4604      	mov	r4, r0
 800931e:	f507 709c 	add.w	r0, r7, #312	; 0x138
 8009322:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 8009326:	6001      	str	r1, [r0, #0]
 8009328:	4610      	mov	r0, r2
 800932a:	4619      	mov	r1, r3
 800932c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8009330:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8009334:	4622      	mov	r2, r4
 8009336:	701a      	strb	r2, [r3, #0]
 8009338:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800933c:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8009340:	4602      	mov	r2, r0
 8009342:	701a      	strb	r2, [r3, #0]
 8009344:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8009348:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800934c:	460a      	mov	r2, r1
 800934e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8009350:	f107 0310 	add.w	r3, r7, #16
 8009354:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8009358:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800935c:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 8009360:	781b      	ldrb	r3, [r3, #0]
 8009362:	2b01      	cmp	r3, #1
 8009364:	d00a      	beq.n	800937c <aci_gatt_add_service+0x66>
 8009366:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800936a:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	2b02      	cmp	r3, #2
 8009372:	d101      	bne.n	8009378 <aci_gatt_add_service+0x62>
 8009374:	2311      	movs	r3, #17
 8009376:	e002      	b.n	800937e <aci_gatt_add_service+0x68>
 8009378:	2301      	movs	r3, #1
 800937a:	e000      	b.n	800937e <aci_gatt_add_service+0x68>
 800937c:	2303      	movs	r3, #3
 800937e:	f107 0210 	add.w	r2, r7, #16
 8009382:	4413      	add	r3, r2
 8009384:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009388:	f107 030c 	add.w	r3, r7, #12
 800938c:	2203      	movs	r2, #3
 800938e:	2100      	movs	r1, #0
 8009390:	4618      	mov	r0, r3
 8009392:	f000 fc38 	bl	8009c06 <Osal_MemSet>
  int index_input = 0;
 8009396:	2300      	movs	r3, #0
 8009398:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800939c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80093a0:	f507 729c 	add.w	r2, r7, #312	; 0x138
 80093a4:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 80093a8:	7812      	ldrb	r2, [r2, #0]
 80093aa:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80093ac:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80093b0:	3301      	adds	r3, #1
 80093b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 80093b6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80093ba:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 80093be:	781b      	ldrb	r3, [r3, #0]
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d002      	beq.n	80093ca <aci_gatt_add_service+0xb4>
 80093c4:	2b02      	cmp	r3, #2
 80093c6:	d004      	beq.n	80093d2 <aci_gatt_add_service+0xbc>
 80093c8:	e007      	b.n	80093da <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 80093ca:	2302      	movs	r3, #2
 80093cc:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 80093d0:	e005      	b.n	80093de <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 80093d2:	2310      	movs	r3, #16
 80093d4:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 80093d8:	e001      	b.n	80093de <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 80093da:	2397      	movs	r3, #151	; 0x97
 80093dc:	e06c      	b.n	80094b8 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 80093de:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80093e2:	1c58      	adds	r0, r3, #1
 80093e4:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 80093e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80093ec:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80093f0:	6819      	ldr	r1, [r3, #0]
 80093f2:	f000 fbf8 	bl	8009be6 <Osal_MemCpy>
    index_input += size;
 80093f6:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 80093fa:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80093fe:	4413      	add	r3, r2
 8009400:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 8009404:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009408:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800940c:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8009410:	7812      	ldrb	r2, [r2, #0]
 8009412:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8009414:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009418:	3301      	adds	r3, #1
 800941a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800941e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009422:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8009426:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800942a:	7812      	ldrb	r2, [r2, #0]
 800942c:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800942e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009432:	3301      	adds	r3, #1
 8009434:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009438:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800943c:	2218      	movs	r2, #24
 800943e:	2100      	movs	r1, #0
 8009440:	4618      	mov	r0, r3
 8009442:	f000 fbe0 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009446:	233f      	movs	r3, #63	; 0x3f
 8009448:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800944c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8009450:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8009454:	f107 0310 	add.w	r3, r7, #16
 8009458:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800945c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009460:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8009464:	f107 030c 	add.w	r3, r7, #12
 8009468:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800946c:	2303      	movs	r3, #3
 800946e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009472:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009476:	2100      	movs	r1, #0
 8009478:	4618      	mov	r0, r3
 800947a:	f000 fe4d 	bl	800a118 <hci_send_req>
 800947e:	4603      	mov	r3, r0
 8009480:	2b00      	cmp	r3, #0
 8009482:	da01      	bge.n	8009488 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8009484:	23ff      	movs	r3, #255	; 0xff
 8009486:	e017      	b.n	80094b8 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8009488:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800948c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d005      	beq.n	80094a2 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8009496:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800949a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800949e:	781b      	ldrb	r3, [r3, #0]
 80094a0:	e00a      	b.n	80094b8 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 80094a2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80094a6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80094aa:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80094b4:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80094b6:	2300      	movs	r3, #0
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd90      	pop	{r4, r7, pc}

080094c2 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 80094c2:	b590      	push	{r4, r7, lr}
 80094c4:	b0d1      	sub	sp, #324	; 0x144
 80094c6:	af00      	add	r7, sp, #0
 80094c8:	4604      	mov	r4, r0
 80094ca:	4608      	mov	r0, r1
 80094cc:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 80094d0:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 80094d4:	600a      	str	r2, [r1, #0]
 80094d6:	4619      	mov	r1, r3
 80094d8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80094dc:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 80094e0:	4622      	mov	r2, r4
 80094e2:	801a      	strh	r2, [r3, #0]
 80094e4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80094e8:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 80094ec:	4602      	mov	r2, r0
 80094ee:	701a      	strb	r2, [r3, #0]
 80094f0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80094f4:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 80094f8:	460a      	mov	r2, r1
 80094fa:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 80094fc:	f107 0318 	add.w	r3, r7, #24
 8009500:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8009504:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009508:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800950c:	781b      	ldrb	r3, [r3, #0]
 800950e:	2b01      	cmp	r3, #1
 8009510:	d00a      	beq.n	8009528 <aci_gatt_add_char+0x66>
 8009512:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009516:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800951a:	781b      	ldrb	r3, [r3, #0]
 800951c:	2b02      	cmp	r3, #2
 800951e:	d101      	bne.n	8009524 <aci_gatt_add_char+0x62>
 8009520:	2313      	movs	r3, #19
 8009522:	e002      	b.n	800952a <aci_gatt_add_char+0x68>
 8009524:	2303      	movs	r3, #3
 8009526:	e000      	b.n	800952a <aci_gatt_add_char+0x68>
 8009528:	2305      	movs	r3, #5
 800952a:	f107 0218 	add.w	r2, r7, #24
 800952e:	4413      	add	r3, r2
 8009530:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009534:	f107 0314 	add.w	r3, r7, #20
 8009538:	2203      	movs	r2, #3
 800953a:	2100      	movs	r1, #0
 800953c:	4618      	mov	r0, r3
 800953e:	f000 fb62 	bl	8009c06 <Osal_MemSet>
  int index_input = 0;
 8009542:	2300      	movs	r3, #0
 8009544:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 8009548:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800954c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8009550:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 8009554:	8812      	ldrh	r2, [r2, #0]
 8009556:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009558:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800955c:	3302      	adds	r3, #2
 800955e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8009562:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8009566:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800956a:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800956e:	7812      	ldrb	r2, [r2, #0]
 8009570:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009572:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009576:	3301      	adds	r3, #1
 8009578:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800957c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8009580:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d002      	beq.n	8009590 <aci_gatt_add_char+0xce>
 800958a:	2b02      	cmp	r3, #2
 800958c:	d004      	beq.n	8009598 <aci_gatt_add_char+0xd6>
 800958e:	e007      	b.n	80095a0 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8009590:	2302      	movs	r3, #2
 8009592:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 8009596:	e005      	b.n	80095a4 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8009598:	2310      	movs	r3, #16
 800959a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800959e:	e001      	b.n	80095a4 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 80095a0:	2397      	movs	r3, #151	; 0x97
 80095a2:	e091      	b.n	80096c8 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 80095a4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80095a8:	1cd8      	adds	r0, r3, #3
 80095aa:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 80095ae:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80095b2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80095b6:	6819      	ldr	r1, [r3, #0]
 80095b8:	f000 fb15 	bl	8009be6 <Osal_MemCpy>
    index_input += size;
 80095bc:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 80095c0:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 80095c4:	4413      	add	r3, r2
 80095c6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 80095ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80095ce:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80095d2:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 80095d6:	8812      	ldrh	r2, [r2, #0]
 80095d8:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80095da:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095de:	3302      	adds	r3, #2
 80095e0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 80095e4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80095e8:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 80095ec:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 80095ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80095f2:	3301      	adds	r3, #1
 80095f4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 80095f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80095fc:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8009600:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8009602:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009606:	3301      	adds	r3, #1
 8009608:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800960c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8009610:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 8009614:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8009616:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800961a:	3301      	adds	r3, #1
 800961c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8009620:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8009624:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 8009628:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800962a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800962e:	3301      	adds	r3, #1
 8009630:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8009634:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8009638:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800963c:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800963e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009642:	3301      	adds	r3, #1
 8009644:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009648:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800964c:	2218      	movs	r2, #24
 800964e:	2100      	movs	r1, #0
 8009650:	4618      	mov	r0, r3
 8009652:	f000 fad8 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009656:	233f      	movs	r3, #63	; 0x3f
 8009658:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800965c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8009660:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 8009664:	f107 0318 	add.w	r3, r7, #24
 8009668:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800966c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8009670:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 8009674:	f107 0314 	add.w	r3, r7, #20
 8009678:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800967c:	2303      	movs	r3, #3
 800967e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009682:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009686:	2100      	movs	r1, #0
 8009688:	4618      	mov	r0, r3
 800968a:	f000 fd45 	bl	800a118 <hci_send_req>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	da01      	bge.n	8009698 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8009694:	23ff      	movs	r3, #255	; 0xff
 8009696:	e017      	b.n	80096c8 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8009698:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800969c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d005      	beq.n	80096b2 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 80096a6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80096aa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80096ae:	781b      	ldrb	r3, [r3, #0]
 80096b0:	e00a      	b.n	80096c8 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 80096b2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80096b6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80096ba:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80096be:	b29a      	uxth	r2, r3
 80096c0:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80096c4:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80096c6:	2300      	movs	r3, #0
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd90      	pop	{r4, r7, pc}

080096d2 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 80096d2:	b5b0      	push	{r4, r5, r7, lr}
 80096d4:	b0cc      	sub	sp, #304	; 0x130
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	4605      	mov	r5, r0
 80096da:	460c      	mov	r4, r1
 80096dc:	4610      	mov	r0, r2
 80096de:	4619      	mov	r1, r3
 80096e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096e4:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80096e8:	462a      	mov	r2, r5
 80096ea:	801a      	strh	r2, [r3, #0]
 80096ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80096f4:	4622      	mov	r2, r4
 80096f6:	801a      	strh	r2, [r3, #0]
 80096f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80096fc:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 8009700:	4602      	mov	r2, r0
 8009702:	701a      	strb	r2, [r3, #0]
 8009704:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009708:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800970c:	460a      	mov	r2, r1
 800970e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8009710:	f107 0310 	add.w	r3, r7, #16
 8009714:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8009718:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800971c:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009720:	2200      	movs	r2, #0
 8009722:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009724:	2300      	movs	r3, #0
 8009726:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 800972a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800972e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009732:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8009736:	8812      	ldrh	r2, [r2, #0]
 8009738:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800973a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800973e:	3302      	adds	r3, #2
 8009740:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 8009744:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009748:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800974c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8009750:	8812      	ldrh	r2, [r2, #0]
 8009752:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8009754:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009758:	3302      	adds	r3, #2
 800975a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 800975e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009762:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009766:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 800976a:	7812      	ldrb	r2, [r2, #0]
 800976c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800976e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009772:	3301      	adds	r3, #1
 8009774:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8009778:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800977c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009780:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 8009784:	7812      	ldrb	r2, [r2, #0]
 8009786:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8009788:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800978c:	3301      	adds	r3, #1
 800978e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8009792:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009796:	1d98      	adds	r0, r3, #6
 8009798:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800979c:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 80097a0:	781b      	ldrb	r3, [r3, #0]
 80097a2:	461a      	mov	r2, r3
 80097a4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80097a8:	f000 fa1d 	bl	8009be6 <Osal_MemCpy>
  index_input += Char_Value_Length;
 80097ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80097b0:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 80097b4:	781b      	ldrb	r3, [r3, #0]
 80097b6:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80097ba:	4413      	add	r3, r2
 80097bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80097c0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80097c4:	2218      	movs	r2, #24
 80097c6:	2100      	movs	r1, #0
 80097c8:	4618      	mov	r0, r3
 80097ca:	f000 fa1c 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 80097ce:	233f      	movs	r3, #63	; 0x3f
 80097d0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 80097d4:	f44f 7383 	mov.w	r3, #262	; 0x106
 80097d8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80097dc:	f107 0310 	add.w	r3, r7, #16
 80097e0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80097e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80097e8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80097ec:	f107 030f 	add.w	r3, r7, #15
 80097f0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80097f4:	2301      	movs	r3, #1
 80097f6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80097fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80097fe:	2100      	movs	r1, #0
 8009800:	4618      	mov	r0, r3
 8009802:	f000 fc89 	bl	800a118 <hci_send_req>
 8009806:	4603      	mov	r3, r0
 8009808:	2b00      	cmp	r3, #0
 800980a:	da01      	bge.n	8009810 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800980c:	23ff      	movs	r3, #255	; 0xff
 800980e:	e004      	b.n	800981a <aci_gatt_update_char_value+0x148>
  return status;
 8009810:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009814:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009818:	781b      	ldrb	r3, [r3, #0]
}
 800981a:	4618      	mov	r0, r3
 800981c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8009820:	46bd      	mov	sp, r7
 8009822:	bdb0      	pop	{r4, r5, r7, pc}

08009824 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b0cc      	sub	sp, #304	; 0x130
 8009828:	af00      	add	r7, sp, #0
 800982a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800982e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8009832:	601a      	str	r2, [r3, #0]
 8009834:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009838:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800983c:	4602      	mov	r2, r0
 800983e:	701a      	strb	r2, [r3, #0]
 8009840:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009844:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8009848:	460a      	mov	r2, r1
 800984a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800984c:	f107 0310 	add.w	r3, r7, #16
 8009850:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8009854:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009858:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800985c:	2200      	movs	r2, #0
 800985e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009860:	2300      	movs	r3, #0
 8009862:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 8009866:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800986a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800986e:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8009872:	7812      	ldrb	r2, [r2, #0]
 8009874:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009876:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800987a:	3301      	adds	r3, #1
 800987c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 8009880:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009884:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009888:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800988c:	7812      	ldrb	r2, [r2, #0]
 800988e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009890:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009894:	3301      	adds	r3, #1
 8009896:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800989a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800989e:	1c98      	adds	r0, r3, #2
 80098a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098a4:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80098a8:	781a      	ldrb	r2, [r3, #0]
 80098aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80098b2:	6819      	ldr	r1, [r3, #0]
 80098b4:	f000 f997 	bl	8009be6 <Osal_MemCpy>
  index_input += Length;
 80098b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80098bc:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 80098c0:	781b      	ldrb	r3, [r3, #0]
 80098c2:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80098c6:	4413      	add	r3, r2
 80098c8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80098cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80098d0:	2218      	movs	r2, #24
 80098d2:	2100      	movs	r1, #0
 80098d4:	4618      	mov	r0, r3
 80098d6:	f000 f996 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 80098da:	233f      	movs	r3, #63	; 0x3f
 80098dc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 80098e0:	230c      	movs	r3, #12
 80098e2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80098e6:	f107 0310 	add.w	r3, r7, #16
 80098ea:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80098ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80098f2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80098f6:	f107 030f 	add.w	r3, r7, #15
 80098fa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80098fe:	2301      	movs	r3, #1
 8009900:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009904:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009908:	2100      	movs	r1, #0
 800990a:	4618      	mov	r0, r3
 800990c:	f000 fc04 	bl	800a118 <hci_send_req>
 8009910:	4603      	mov	r3, r0
 8009912:	2b00      	cmp	r3, #0
 8009914:	da01      	bge.n	800991a <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8009916:	23ff      	movs	r3, #255	; 0xff
 8009918:	e004      	b.n	8009924 <aci_hal_write_config_data+0x100>
  return status;
 800991a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800991e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009922:	781b      	ldrb	r3, [r3, #0]
}
 8009924:	4618      	mov	r0, r3
 8009926:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}

0800992e <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800992e:	b580      	push	{r7, lr}
 8009930:	b0cc      	sub	sp, #304	; 0x130
 8009932:	af00      	add	r7, sp, #0
 8009934:	4602      	mov	r2, r0
 8009936:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800993a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800993e:	701a      	strb	r2, [r3, #0]
 8009940:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009944:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8009948:	460a      	mov	r2, r1
 800994a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800994c:	f107 0310 	add.w	r3, r7, #16
 8009950:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8009954:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009958:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800995c:	2200      	movs	r2, #0
 800995e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009960:	2300      	movs	r3, #0
 8009962:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 8009966:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800996a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800996e:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8009972:	7812      	ldrb	r2, [r2, #0]
 8009974:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009976:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800997a:	3301      	adds	r3, #1
 800997c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 8009980:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009984:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009988:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800998c:	7812      	ldrb	r2, [r2, #0]
 800998e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009990:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009994:	3301      	adds	r3, #1
 8009996:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800999a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800999e:	2218      	movs	r2, #24
 80099a0:	2100      	movs	r1, #0
 80099a2:	4618      	mov	r0, r3
 80099a4:	f000 f92f 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 80099a8:	233f      	movs	r3, #63	; 0x3f
 80099aa:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 80099ae:	230f      	movs	r3, #15
 80099b0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80099b4:	f107 0310 	add.w	r3, r7, #16
 80099b8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80099bc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80099c0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80099c4:	f107 030f 	add.w	r3, r7, #15
 80099c8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80099cc:	2301      	movs	r3, #1
 80099ce:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80099d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80099d6:	2100      	movs	r1, #0
 80099d8:	4618      	mov	r0, r3
 80099da:	f000 fb9d 	bl	800a118 <hci_send_req>
 80099de:	4603      	mov	r3, r0
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	da01      	bge.n	80099e8 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 80099e4:	23ff      	movs	r3, #255	; 0xff
 80099e6:	e004      	b.n	80099f2 <aci_hal_set_tx_power_level+0xc4>
  return status;
 80099e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80099ec:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 80099f0:	781b      	ldrb	r3, [r3, #0]
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b0cc      	sub	sp, #304	; 0x130
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	4602      	mov	r2, r0
 8009a04:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a08:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8009a0c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8009a0e:	f107 0310 	add.w	r3, r7, #16
 8009a12:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8009a16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a1a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009a1e:	2200      	movs	r2, #0
 8009a20:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009a22:	2300      	movs	r3, #0
 8009a24:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 8009a28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009a2c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009a30:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8009a34:	8812      	ldrh	r2, [r2, #0]
 8009a36:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009a38:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009a3c:	3302      	adds	r3, #2
 8009a3e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009a42:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a46:	2218      	movs	r2, #24
 8009a48:	2100      	movs	r1, #0
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f000 f8db 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x3f;
 8009a50:	233f      	movs	r3, #63	; 0x3f
 8009a52:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 8009a56:	2318      	movs	r3, #24
 8009a58:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8009a5c:	f107 0310 	add.w	r3, r7, #16
 8009a60:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8009a64:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009a68:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8009a6c:	f107 030f 	add.w	r3, r7, #15
 8009a70:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8009a74:	2301      	movs	r3, #1
 8009a76:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009a7a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a7e:	2100      	movs	r1, #0
 8009a80:	4618      	mov	r0, r3
 8009a82:	f000 fb49 	bl	800a118 <hci_send_req>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	da01      	bge.n	8009a90 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8009a8c:	23ff      	movs	r3, #255	; 0xff
 8009a8e:	e004      	b.n	8009a9a <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 8009a90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009a94:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009a98:	781b      	ldrb	r3, [r3, #0]
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}

08009aa4 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b088      	sub	sp, #32
 8009aa8:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009aae:	f107 0308 	add.w	r3, r7, #8
 8009ab2:	2218      	movs	r2, #24
 8009ab4:	2100      	movs	r1, #0
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	f000 f8a5 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x03;
 8009abc:	2303      	movs	r3, #3
 8009abe:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8009ac0:	2303      	movs	r3, #3
 8009ac2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009ac4:	1dfb      	adds	r3, r7, #7
 8009ac6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009acc:	f107 0308 	add.w	r3, r7, #8
 8009ad0:	2100      	movs	r1, #0
 8009ad2:	4618      	mov	r0, r3
 8009ad4:	f000 fb20 	bl	800a118 <hci_send_req>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	da01      	bge.n	8009ae2 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8009ade:	23ff      	movs	r3, #255	; 0xff
 8009ae0:	e000      	b.n	8009ae4 <hci_reset+0x40>
  return status;
 8009ae2:	79fb      	ldrb	r3, [r7, #7]
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3720      	adds	r7, #32
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}

08009aec <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8009aec:	b590      	push	{r4, r7, lr}
 8009aee:	b0cd      	sub	sp, #308	; 0x134
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	4604      	mov	r4, r0
 8009af4:	4608      	mov	r0, r1
 8009af6:	4611      	mov	r1, r2
 8009af8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009afc:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 8009b00:	4622      	mov	r2, r4
 8009b02:	701a      	strb	r2, [r3, #0]
 8009b04:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b08:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	701a      	strb	r2, [r3, #0]
 8009b10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b14:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 8009b18:	460a      	mov	r2, r1
 8009b1a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8009b1c:	f107 0310 	add.w	r3, r7, #16
 8009b20:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8009b24:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009b28:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009b30:	2300      	movs	r3, #0
 8009b32:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8009b36:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b3a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009b3e:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 8009b42:	7812      	ldrb	r2, [r2, #0]
 8009b44:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009b46:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 8009b50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b54:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009b58:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 8009b5c:	7812      	ldrb	r2, [r2, #0]
 8009b5e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009b60:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009b64:	3301      	adds	r3, #1
 8009b66:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 8009b6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8009b6e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8009b72:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 8009b76:	7812      	ldrb	r2, [r2, #0]
 8009b78:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009b7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009b7e:	3301      	adds	r3, #1
 8009b80:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b84:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b88:	2218      	movs	r2, #24
 8009b8a:	2100      	movs	r1, #0
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f000 f83a 	bl	8009c06 <Osal_MemSet>
  rq.ogf = 0x08;
 8009b92:	2308      	movs	r3, #8
 8009b94:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 8009b98:	2331      	movs	r3, #49	; 0x31
 8009b9a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8009b9e:	f107 0310 	add.w	r3, r7, #16
 8009ba2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8009ba6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8009baa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8009bae:	f107 030f 	add.w	r3, r7, #15
 8009bb2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8009bb6:	2301      	movs	r3, #1
 8009bb8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009bbc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009bc0:	2100      	movs	r1, #0
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f000 faa8 	bl	800a118 <hci_send_req>
 8009bc8:	4603      	mov	r3, r0
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	da01      	bge.n	8009bd2 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8009bce:	23ff      	movs	r3, #255	; 0xff
 8009bd0:	e004      	b.n	8009bdc <hci_le_set_default_phy+0xf0>
  return status;
 8009bd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8009bd6:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 8009bda:	781b      	ldrb	r3, [r3, #0]
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd90      	pop	{r4, r7, pc}

08009be6 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8009be6:	b580      	push	{r7, lr}
 8009be8:	b084      	sub	sp, #16
 8009bea:	af00      	add	r7, sp, #0
 8009bec:	60f8      	str	r0, [r7, #12]
 8009bee:	60b9      	str	r1, [r7, #8]
 8009bf0:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 8009bf2:	687a      	ldr	r2, [r7, #4]
 8009bf4:	68b9      	ldr	r1, [r7, #8]
 8009bf6:	68f8      	ldr	r0, [r7, #12]
 8009bf8:	f004 f811 	bl	800dc1e <memcpy>
 8009bfc:	4603      	mov	r3, r0
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b084      	sub	sp, #16
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	60f8      	str	r0, [r7, #12]
 8009c0e:	60b9      	str	r1, [r7, #8]
 8009c10:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	68b9      	ldr	r1, [r7, #8]
 8009c16:	68f8      	ldr	r0, [r7, #12]
 8009c18:	f003 ff6e 	bl	800daf8 <memset>
 8009c1c:	4603      	mov	r3, r0
}
 8009c1e:	4618      	mov	r0, r3
 8009c20:	3710      	adds	r7, #16
 8009c22:	46bd      	mov	sp, r7
 8009c24:	bd80      	pop	{r7, pc}

08009c26 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 8009c26:	b480      	push	{r7}
 8009c28:	af00      	add	r7, sp, #0
  return;
 8009c2a:	bf00      	nop
}
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 8009c34:	b480      	push	{r7}
 8009c36:	af00      	add	r7, sp, #0
  return;
 8009c38:	bf00      	nop
}
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c40:	4770      	bx	lr

08009c42 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 8009c42:	b480      	push	{r7}
 8009c44:	af00      	add	r7, sp, #0
  return;
 8009c46:	bf00      	nop
}
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c4e:	4770      	bx	lr

08009c50 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 8009c50:	b480      	push	{r7}
 8009c52:	af00      	add	r7, sp, #0
  return;
 8009c54:	bf00      	nop
}
 8009c56:	46bd      	mov	sp, r7
 8009c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5c:	4770      	bx	lr

08009c5e <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 8009c5e:	b480      	push	{r7}
 8009c60:	af00      	add	r7, sp, #0
  return;
 8009c62:	bf00      	nop
}
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	af00      	add	r7, sp, #0
  return;
 8009c70:	bf00      	nop
}
 8009c72:	46bd      	mov	sp, r7
 8009c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c78:	4770      	bx	lr

08009c7a <HRS_Init>:
__WEAK void HRS_Init( void )
{
 8009c7a:	b480      	push	{r7}
 8009c7c:	af00      	add	r7, sp, #0
  return;
 8009c7e:	bf00      	nop
}
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr

08009c88 <HTS_Init>:
__WEAK void HTS_Init( void )
{
 8009c88:	b480      	push	{r7}
 8009c8a:	af00      	add	r7, sp, #0
  return;
 8009c8c:	bf00      	nop
}
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c94:	4770      	bx	lr

08009c96 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8009c96:	b480      	push	{r7}
 8009c98:	af00      	add	r7, sp, #0
  return;
 8009c9a:	bf00      	nop
}
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr

08009ca4 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8009ca4:	b480      	push	{r7}
 8009ca6:	af00      	add	r7, sp, #0
  return;
 8009ca8:	bf00      	nop
}
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8009cb2:	b480      	push	{r7}
 8009cb4:	af00      	add	r7, sp, #0
  return;
 8009cb6:	bf00      	nop
}
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 8009cc0:	b480      	push	{r7}
 8009cc2:	af00      	add	r7, sp, #0
  return;
 8009cc4:	bf00      	nop
}
 8009cc6:	46bd      	mov	sp, r7
 8009cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ccc:	4770      	bx	lr

08009cce <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8009cce:	b480      	push	{r7}
 8009cd0:	af00      	add	r7, sp, #0
  return;
 8009cd2:	bf00      	nop
}
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr

08009cdc <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8009cdc:	b480      	push	{r7}
 8009cde:	af00      	add	r7, sp, #0
  return;
 8009ce0:	bf00      	nop
}
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce8:	4770      	bx	lr

08009cea <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8009cea:	b480      	push	{r7}
 8009cec:	af00      	add	r7, sp, #0
  return;
 8009cee:	bf00      	nop
}
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	af00      	add	r7, sp, #0
  return;
 8009cfc:	bf00      	nop
}
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d04:	4770      	bx	lr

08009d06 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8009d06:	b480      	push	{r7}
 8009d08:	af00      	add	r7, sp, #0
  return;
 8009d0a:	bf00      	nop
}
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr

08009d14 <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8009d18:	4b04      	ldr	r3, [pc, #16]	; (8009d2c <SVCCTL_Init+0x18>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8009d1e:	4b04      	ldr	r3, [pc, #16]	; (8009d30 <SVCCTL_Init+0x1c>)
 8009d20:	2200      	movs	r2, #0
 8009d22:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8009d24:	f000 f806 	bl	8009d34 <SVCCTL_SvcInit>

  return;
 8009d28:	bf00      	nop
}
 8009d2a:	bd80      	pop	{r7, pc}
 8009d2c:	20000094 	.word	0x20000094
 8009d30:	200000b4 	.word	0x200000b4

08009d34 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	af00      	add	r7, sp, #0
  BAS_Init();
 8009d38:	f7ff ff75 	bl	8009c26 <BAS_Init>

  BLS_Init();
 8009d3c:	f7ff ff7a 	bl	8009c34 <BLS_Init>

  CRS_STM_Init();
 8009d40:	f7ff ff7f 	bl	8009c42 <CRS_STM_Init>

  DIS_Init();
 8009d44:	f7ff ff84 	bl	8009c50 <DIS_Init>

  EDS_STM_Init();
 8009d48:	f7ff ff89 	bl	8009c5e <EDS_STM_Init>

  HIDS_Init();
 8009d4c:	f7ff ff8e 	bl	8009c6c <HIDS_Init>

  HRS_Init();
 8009d50:	f7ff ff93 	bl	8009c7a <HRS_Init>

  HTS_Init();
 8009d54:	f7ff ff98 	bl	8009c88 <HTS_Init>

  IAS_Init();
 8009d58:	f7ff ff9d 	bl	8009c96 <IAS_Init>

  LLS_Init();
 8009d5c:	f7ff ffa2 	bl	8009ca4 <LLS_Init>

  TPS_Init();
 8009d60:	f7ff ffa7 	bl	8009cb2 <TPS_Init>

  MOTENV_STM_Init();
 8009d64:	f7ff ffac 	bl	8009cc0 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8009d68:	f7ff ffb1 	bl	8009cce <P2PS_STM_Init>

  ZDD_STM_Init();
 8009d6c:	f7ff ffb6 	bl	8009cdc <ZDD_STM_Init>

  OTAS_STM_Init();
 8009d70:	f7ff ffbb 	bl	8009cea <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8009d74:	f7ff ffc7 	bl	8009d06 <BVOPUS_STM_Init>

  MESH_Init();
 8009d78:	f7ff ffbe 	bl	8009cf8 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8009d7c:	f002 fe3a 	bl	800c9f4 <SVCCTL_InitCustomSvc>
  
  return;
 8009d80:	bf00      	nop
}
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8009d84:	b480      	push	{r7}
 8009d86:	b083      	sub	sp, #12
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8009d8c:	4b09      	ldr	r3, [pc, #36]	; (8009db4 <SVCCTL_RegisterSvcHandler+0x30>)
 8009d8e:	7f1b      	ldrb	r3, [r3, #28]
 8009d90:	4619      	mov	r1, r3
 8009d92:	4a08      	ldr	r2, [pc, #32]	; (8009db4 <SVCCTL_RegisterSvcHandler+0x30>)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8009d9a:	4b06      	ldr	r3, [pc, #24]	; (8009db4 <SVCCTL_RegisterSvcHandler+0x30>)
 8009d9c:	7f1b      	ldrb	r3, [r3, #28]
 8009d9e:	3301      	adds	r3, #1
 8009da0:	b2da      	uxtb	r2, r3
 8009da2:	4b04      	ldr	r3, [pc, #16]	; (8009db4 <SVCCTL_RegisterSvcHandler+0x30>)
 8009da4:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8009da6:	bf00      	nop
}
 8009da8:	370c      	adds	r7, #12
 8009daa:	46bd      	mov	sp, r7
 8009dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db0:	4770      	bx	lr
 8009db2:	bf00      	nop
 8009db4:	20000094 	.word	0x20000094

08009db8 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b086      	sub	sp, #24
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	3301      	adds	r3, #1
 8009dc4:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	781b      	ldrb	r3, [r3, #0]
 8009dce:	2bff      	cmp	r3, #255	; 0xff
 8009dd0:	d125      	bne.n	8009e1e <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	3302      	adds	r3, #2
 8009dd6:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	881b      	ldrh	r3, [r3, #0]
 8009ddc:	b29b      	uxth	r3, r3
 8009dde:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8009de2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009de6:	d118      	bne.n	8009e1a <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009de8:	2300      	movs	r3, #0
 8009dea:	757b      	strb	r3, [r7, #21]
 8009dec:	e00d      	b.n	8009e0a <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8009dee:	7d7b      	ldrb	r3, [r7, #21]
 8009df0:	4a1a      	ldr	r2, [pc, #104]	; (8009e5c <SVCCTL_UserEvtRx+0xa4>)
 8009df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	4798      	blx	r3
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8009dfe:	7dfb      	ldrb	r3, [r7, #23]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d108      	bne.n	8009e16 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009e04:	7d7b      	ldrb	r3, [r7, #21]
 8009e06:	3301      	adds	r3, #1
 8009e08:	757b      	strb	r3, [r7, #21]
 8009e0a:	4b14      	ldr	r3, [pc, #80]	; (8009e5c <SVCCTL_UserEvtRx+0xa4>)
 8009e0c:	7f1b      	ldrb	r3, [r3, #28]
 8009e0e:	7d7a      	ldrb	r2, [r7, #21]
 8009e10:	429a      	cmp	r2, r3
 8009e12:	d3ec      	bcc.n	8009dee <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 8009e14:	e002      	b.n	8009e1c <SVCCTL_UserEvtRx+0x64>
              break;
 8009e16:	bf00      	nop
          break;
 8009e18:	e000      	b.n	8009e1c <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8009e1a:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8009e1c:	e000      	b.n	8009e20 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8009e1e:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8009e20:	7dfb      	ldrb	r3, [r7, #23]
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d00f      	beq.n	8009e46 <SVCCTL_UserEvtRx+0x8e>
 8009e26:	2b02      	cmp	r3, #2
 8009e28:	dc10      	bgt.n	8009e4c <SVCCTL_UserEvtRx+0x94>
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d002      	beq.n	8009e34 <SVCCTL_UserEvtRx+0x7c>
 8009e2e:	2b01      	cmp	r3, #1
 8009e30:	d006      	beq.n	8009e40 <SVCCTL_UserEvtRx+0x88>
 8009e32:	e00b      	b.n	8009e4c <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f001 fcb3 	bl	800b7a0 <SVCCTL_App_Notification>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	75bb      	strb	r3, [r7, #22]
      break;
 8009e3e:	e008      	b.n	8009e52 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009e40:	2301      	movs	r3, #1
 8009e42:	75bb      	strb	r3, [r7, #22]
      break;
 8009e44:	e005      	b.n	8009e52 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8009e46:	2300      	movs	r3, #0
 8009e48:	75bb      	strb	r3, [r7, #22]
      break;
 8009e4a:	e002      	b.n	8009e52 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	75bb      	strb	r3, [r7, #22]
      break;
 8009e50:	bf00      	nop
  }

  return (return_status);
 8009e52:	7dbb      	ldrb	r3, [r7, #22]
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3718      	adds	r7, #24
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}
 8009e5c:	20000094 	.word	0x20000094

08009e60 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b088      	sub	sp, #32
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009e68:	f107 030c 	add.w	r3, r7, #12
 8009e6c:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	212e      	movs	r1, #46	; 0x2e
 8009e78:	f64f 4066 	movw	r0, #64614	; 0xfc66
 8009e7c:	f000 fae8 	bl	800a450 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009e80:	69fb      	ldr	r3, [r7, #28]
 8009e82:	330b      	adds	r3, #11
 8009e84:	78db      	ldrb	r3, [r3, #3]
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3720      	adds	r7, #32
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}

08009e8e <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8009e8e:	b580      	push	{r7, lr}
 8009e90:	b088      	sub	sp, #32
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009e96:	f107 030c 	add.w	r3, r7, #12
 8009e9a:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8009ea2:	69fb      	ldr	r3, [r7, #28]
 8009ea4:	210f      	movs	r1, #15
 8009ea6:	f64f 4068 	movw	r0, #64616	; 0xfc68
 8009eaa:	f000 fad1 	bl	800a450 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009eae:	69fb      	ldr	r3, [r7, #28]
 8009eb0:	330b      	adds	r3, #11
 8009eb2:	78db      	ldrb	r3, [r3, #3]
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3720      	adds	r7, #32
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b088      	sub	sp, #32
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009ec4:	f107 030c 	add.w	r3, r7, #12
 8009ec8:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8009eca:	69fb      	ldr	r3, [r7, #28]
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	2110      	movs	r1, #16
 8009ed0:	f64f 4075 	movw	r0, #64629	; 0xfc75
 8009ed4:	f000 fabc 	bl	800a450 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009ed8:	69fb      	ldr	r3, [r7, #28]
 8009eda:	330b      	adds	r3, #11
 8009edc:	78db      	ldrb	r3, [r3, #3]
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3720      	adds	r7, #32
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
	...

08009ee8 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b08b      	sub	sp, #44	; 0x2c
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8009ef8:	2300      	movs	r3, #0
 8009efa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8009efc:	2300      	movs	r3, #0
 8009efe:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8009f00:	2300      	movs	r3, #0
 8009f02:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8009f04:	2300      	movs	r3, #0
 8009f06:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8009f0c:	2300      	movs	r3, #0
 8009f0e:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8009f10:	4b4a      	ldr	r3, [pc, #296]	; (800a03c <SHCI_GetWirelessFwInfo+0x154>)
 8009f12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f14:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009f18:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8009f1a:	693b      	ldr	r3, [r7, #16]
 8009f1c:	009b      	lsls	r3, r3, #2
 8009f1e:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8009f22:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a44      	ldr	r2, [pc, #272]	; (800a040 <SHCI_GetWirelessFwInfo+0x158>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d10f      	bne.n	8009f54 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8009f34:	68bb      	ldr	r3, [r7, #8]
 8009f36:	695b      	ldr	r3, [r3, #20]
 8009f38:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	699b      	ldr	r3, [r3, #24]
 8009f3e:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	69db      	ldr	r3, [r3, #28]
 8009f44:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	68db      	ldr	r3, [r3, #12]
 8009f4a:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	691b      	ldr	r3, [r3, #16]
 8009f50:	617b      	str	r3, [r7, #20]
 8009f52:	e01a      	b.n	8009f8a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8009f5c:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009f60:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	691b      	ldr	r3, [r3, #16]
 8009f68:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	695b      	ldr	r3, [r3, #20]
 8009f70:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	699b      	ldr	r3, [r3, #24]
 8009f78:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f8c:	0e1b      	lsrs	r3, r3, #24
 8009f8e:	b2da      	uxtb	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f96:	0c1b      	lsrs	r3, r3, #16
 8009f98:	b2da      	uxtb	r2, r3
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fa0:	0a1b      	lsrs	r3, r3, #8
 8009fa2:	b2da      	uxtb	r2, r3
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009faa:	091b      	lsrs	r3, r3, #4
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	f003 030f 	and.w	r3, r3, #15
 8009fb2:	b2da      	uxtb	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8009fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	f003 030f 	and.w	r3, r3, #15
 8009fc0:	b2da      	uxtb	r2, r3
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009fc6:	6a3b      	ldr	r3, [r7, #32]
 8009fc8:	0e1b      	lsrs	r3, r3, #24
 8009fca:	b2da      	uxtb	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009fd0:	6a3b      	ldr	r3, [r7, #32]
 8009fd2:	0c1b      	lsrs	r3, r3, #16
 8009fd4:	b2da      	uxtb	r2, r3
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8009fda:	6a3b      	ldr	r3, [r7, #32]
 8009fdc:	0a1b      	lsrs	r3, r3, #8
 8009fde:	b2da      	uxtb	r2, r3
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009fe4:	6a3b      	ldr	r3, [r7, #32]
 8009fe6:	b2da      	uxtb	r2, r3
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8009fec:	69fb      	ldr	r3, [r7, #28]
 8009fee:	b2da      	uxtb	r2, r3
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	0e1b      	lsrs	r3, r3, #24
 8009ff8:	b2da      	uxtb	r2, r3
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	0c1b      	lsrs	r3, r3, #16
 800a002:	b2da      	uxtb	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800a008:	69bb      	ldr	r3, [r7, #24]
 800a00a:	0a1b      	lsrs	r3, r3, #8
 800a00c:	b2da      	uxtb	r2, r3
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	0e1b      	lsrs	r3, r3, #24
 800a016:	b2da      	uxtb	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	0c1b      	lsrs	r3, r3, #16
 800a020:	b2da      	uxtb	r2, r3
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	b2da      	uxtb	r2, r3
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800a02e:	2300      	movs	r3, #0
}
 800a030:	4618      	mov	r0, r3
 800a032:	372c      	adds	r7, #44	; 0x2c
 800a034:	46bd      	mov	sp, r7
 800a036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03a:	4770      	bx	lr
 800a03c:	58004000 	.word	0x58004000
 800a040:	a94656b9 	.word	0xa94656b9

0800a044 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b082      	sub	sp, #8
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	4a08      	ldr	r2, [pc, #32]	; (800a074 <hci_init+0x30>)
 800a054:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800a056:	4a08      	ldr	r2, [pc, #32]	; (800a078 <hci_init+0x34>)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800a05c:	4806      	ldr	r0, [pc, #24]	; (800a078 <hci_init+0x34>)
 800a05e:	f000 f979 	bl	800a354 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4618      	mov	r0, r3
 800a068:	f000 f8da 	bl	800a220 <TlInit>

  return;
 800a06c:	bf00      	nop
}
 800a06e:	3708      	adds	r7, #8
 800a070:	46bd      	mov	sp, r7
 800a072:	bd80      	pop	{r7, pc}
 800a074:	20000698 	.word	0x20000698
 800a078:	20000670 	.word	0x20000670

0800a07c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800a07c:	b580      	push	{r7, lr}
 800a07e:	b084      	sub	sp, #16
 800a080:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800a082:	4822      	ldr	r0, [pc, #136]	; (800a10c <hci_user_evt_proc+0x90>)
 800a084:	f000 fe10 	bl	800aca8 <LST_is_empty>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d12b      	bne.n	800a0e6 <hci_user_evt_proc+0x6a>
 800a08e:	4b20      	ldr	r3, [pc, #128]	; (800a110 <hci_user_evt_proc+0x94>)
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d027      	beq.n	800a0e6 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800a096:	f107 030c 	add.w	r3, r7, #12
 800a09a:	4619      	mov	r1, r3
 800a09c:	481b      	ldr	r0, [pc, #108]	; (800a10c <hci_user_evt_proc+0x90>)
 800a09e:	f000 fe92 	bl	800adc6 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800a0a2:	4b1c      	ldr	r3, [pc, #112]	; (800a114 <hci_user_evt_proc+0x98>)
 800a0a4:	69db      	ldr	r3, [r3, #28]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d00c      	beq.n	800a0c4 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800a0b2:	4b18      	ldr	r3, [pc, #96]	; (800a114 <hci_user_evt_proc+0x98>)
 800a0b4:	69db      	ldr	r3, [r3, #28]
 800a0b6:	1d3a      	adds	r2, r7, #4
 800a0b8:	4610      	mov	r0, r2
 800a0ba:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800a0bc:	793a      	ldrb	r2, [r7, #4]
 800a0be:	4b14      	ldr	r3, [pc, #80]	; (800a110 <hci_user_evt_proc+0x94>)
 800a0c0:	701a      	strb	r2, [r3, #0]
 800a0c2:	e002      	b.n	800a0ca <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800a0c4:	4b12      	ldr	r3, [pc, #72]	; (800a110 <hci_user_evt_proc+0x94>)
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800a0ca:	4b11      	ldr	r3, [pc, #68]	; (800a110 <hci_user_evt_proc+0x94>)
 800a0cc:	781b      	ldrb	r3, [r3, #0]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d004      	beq.n	800a0dc <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f000 fc0d 	bl	800a8f4 <TL_MM_EvtDone>
 800a0da:	e004      	b.n	800a0e6 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	4619      	mov	r1, r3
 800a0e0:	480a      	ldr	r0, [pc, #40]	; (800a10c <hci_user_evt_proc+0x90>)
 800a0e2:	f000 fe03 	bl	800acec <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800a0e6:	4809      	ldr	r0, [pc, #36]	; (800a10c <hci_user_evt_proc+0x90>)
 800a0e8:	f000 fdde 	bl	800aca8 <LST_is_empty>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d107      	bne.n	800a102 <hci_user_evt_proc+0x86>
 800a0f2:	4b07      	ldr	r3, [pc, #28]	; (800a110 <hci_user_evt_proc+0x94>)
 800a0f4:	781b      	ldrb	r3, [r3, #0]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d003      	beq.n	800a102 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800a0fa:	4804      	ldr	r0, [pc, #16]	; (800a10c <hci_user_evt_proc+0x90>)
 800a0fc:	f002 f9ce 	bl	800c49c <hci_notify_asynch_evt>
  }


  return;
 800a100:	bf00      	nop
 800a102:	bf00      	nop
}
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	200000bc 	.word	0x200000bc
 800a110:	200000c8 	.word	0x200000c8
 800a114:	20000670 	.word	0x20000670

0800a118 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b088      	sub	sp, #32
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	460b      	mov	r3, r1
 800a122:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800a124:	2000      	movs	r0, #0
 800a126:	f000 f8d1 	bl	800a2cc <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800a12a:	2300      	movs	r3, #0
 800a12c:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	885b      	ldrh	r3, [r3, #2]
 800a132:	b21b      	sxth	r3, r3
 800a134:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a138:	b21a      	sxth	r2, r3
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	881b      	ldrh	r3, [r3, #0]
 800a13e:	029b      	lsls	r3, r3, #10
 800a140:	b21b      	sxth	r3, r3
 800a142:	4313      	orrs	r3, r2
 800a144:	b21b      	sxth	r3, r3
 800a146:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800a148:	4b33      	ldr	r3, [pc, #204]	; (800a218 <hci_send_req+0x100>)
 800a14a:	2201      	movs	r2, #1
 800a14c:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	68db      	ldr	r3, [r3, #12]
 800a152:	b2d9      	uxtb	r1, r3
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	689a      	ldr	r2, [r3, #8]
 800a158:	8bbb      	ldrh	r3, [r7, #28]
 800a15a:	4618      	mov	r0, r3
 800a15c:	f000 f890 	bl	800a280 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800a160:	e04e      	b.n	800a200 <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800a162:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800a166:	f002 f9b0 	bl	800c4ca <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800a16a:	e043      	b.n	800a1f4 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800a16c:	f107 030c 	add.w	r3, r7, #12
 800a170:	4619      	mov	r1, r3
 800a172:	482a      	ldr	r0, [pc, #168]	; (800a21c <hci_send_req+0x104>)
 800a174:	f000 fe27 	bl	800adc6 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	7a5b      	ldrb	r3, [r3, #9]
 800a17c:	2b0f      	cmp	r3, #15
 800a17e:	d114      	bne.n	800a1aa <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	330b      	adds	r3, #11
 800a184:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	885b      	ldrh	r3, [r3, #2]
 800a18a:	b29b      	uxth	r3, r3
 800a18c:	8bba      	ldrh	r2, [r7, #28]
 800a18e:	429a      	cmp	r2, r3
 800a190:	d104      	bne.n	800a19c <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	691b      	ldr	r3, [r3, #16]
 800a196:	693a      	ldr	r2, [r7, #16]
 800a198:	7812      	ldrb	r2, [r2, #0]
 800a19a:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	785b      	ldrb	r3, [r3, #1]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d027      	beq.n	800a1f4 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	77fb      	strb	r3, [r7, #31]
 800a1a8:	e024      	b.n	800a1f4 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	330b      	adds	r3, #11
 800a1ae:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800a1b0:	69bb      	ldr	r3, [r7, #24]
 800a1b2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a1b6:	b29b      	uxth	r3, r3
 800a1b8:	8bba      	ldrh	r2, [r7, #28]
 800a1ba:	429a      	cmp	r2, r3
 800a1bc:	d114      	bne.n	800a1e8 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	7a9b      	ldrb	r3, [r3, #10]
 800a1c2:	3b03      	subs	r3, #3
 800a1c4:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	695a      	ldr	r2, [r3, #20]
 800a1ca:	7dfb      	ldrb	r3, [r7, #23]
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	bfa8      	it	ge
 800a1d0:	461a      	movge	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6918      	ldr	r0, [r3, #16]
 800a1da:	69bb      	ldr	r3, [r7, #24]
 800a1dc:	1cd9      	adds	r1, r3, #3
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	695b      	ldr	r3, [r3, #20]
 800a1e2:	461a      	mov	r2, r3
 800a1e4:	f003 fd1b 	bl	800dc1e <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800a1e8:	69bb      	ldr	r3, [r7, #24]
 800a1ea:	781b      	ldrb	r3, [r3, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d001      	beq.n	800a1f4 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800a1f4:	4809      	ldr	r0, [pc, #36]	; (800a21c <hci_send_req+0x104>)
 800a1f6:	f000 fd57 	bl	800aca8 <LST_is_empty>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d0b5      	beq.n	800a16c <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800a200:	7ffb      	ldrb	r3, [r7, #31]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d0ad      	beq.n	800a162 <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800a206:	2001      	movs	r0, #1
 800a208:	f000 f860 	bl	800a2cc <NotifyCmdStatus>

  return 0;
 800a20c:	2300      	movs	r3, #0
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3720      	adds	r7, #32
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}
 800a216:	bf00      	nop
 800a218:	2000069c 	.word	0x2000069c
 800a21c:	20000690 	.word	0x20000690

0800a220 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b086      	sub	sp, #24
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800a228:	480f      	ldr	r0, [pc, #60]	; (800a268 <TlInit+0x48>)
 800a22a:	f000 fd2d 	bl	800ac88 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800a22e:	4a0f      	ldr	r2, [pc, #60]	; (800a26c <TlInit+0x4c>)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800a234:	480e      	ldr	r0, [pc, #56]	; (800a270 <TlInit+0x50>)
 800a236:	f000 fd27 	bl	800ac88 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800a23a:	4b0e      	ldr	r3, [pc, #56]	; (800a274 <TlInit+0x54>)
 800a23c:	2201      	movs	r2, #1
 800a23e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800a240:	4b0d      	ldr	r3, [pc, #52]	; (800a278 <TlInit+0x58>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d00a      	beq.n	800a25e <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800a24c:	4b0b      	ldr	r3, [pc, #44]	; (800a27c <TlInit+0x5c>)
 800a24e:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800a250:	4b09      	ldr	r3, [pc, #36]	; (800a278 <TlInit+0x58>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f107 0208 	add.w	r2, r7, #8
 800a258:	4610      	mov	r0, r2
 800a25a:	4798      	blx	r3
  }

  return;
 800a25c:	bf00      	nop
 800a25e:	bf00      	nop
}
 800a260:	3718      	adds	r7, #24
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}
 800a266:	bf00      	nop
 800a268:	20000690 	.word	0x20000690
 800a26c:	200000c4 	.word	0x200000c4
 800a270:	200000bc 	.word	0x200000bc
 800a274:	200000c8 	.word	0x200000c8
 800a278:	20000670 	.word	0x20000670
 800a27c:	0800a30d 	.word	0x0800a30d

0800a280 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	4603      	mov	r3, r0
 800a288:	603a      	str	r2, [r7, #0]
 800a28a:	80fb      	strh	r3, [r7, #6]
 800a28c:	460b      	mov	r3, r1
 800a28e:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800a290:	4b0c      	ldr	r3, [pc, #48]	; (800a2c4 <SendCmd+0x44>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	88fa      	ldrh	r2, [r7, #6]
 800a296:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800a29a:	4b0a      	ldr	r3, [pc, #40]	; (800a2c4 <SendCmd+0x44>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	797a      	ldrb	r2, [r7, #5]
 800a2a0:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800a2a2:	4b08      	ldr	r3, [pc, #32]	; (800a2c4 <SendCmd+0x44>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	330c      	adds	r3, #12
 800a2a8:	797a      	ldrb	r2, [r7, #5]
 800a2aa:	6839      	ldr	r1, [r7, #0]
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f003 fcb6 	bl	800dc1e <memcpy>

  hciContext.io.Send(0,0);
 800a2b2:	4b05      	ldr	r3, [pc, #20]	; (800a2c8 <SendCmd+0x48>)
 800a2b4:	691b      	ldr	r3, [r3, #16]
 800a2b6:	2100      	movs	r1, #0
 800a2b8:	2000      	movs	r0, #0
 800a2ba:	4798      	blx	r3

  return;
 800a2bc:	bf00      	nop
}
 800a2be:	3708      	adds	r7, #8
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	bd80      	pop	{r7, pc}
 800a2c4:	200000c4 	.word	0x200000c4
 800a2c8:	20000670 	.word	0x20000670

0800a2cc <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b082      	sub	sp, #8
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800a2d6:	79fb      	ldrb	r3, [r7, #7]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d108      	bne.n	800a2ee <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800a2dc:	4b0a      	ldr	r3, [pc, #40]	; (800a308 <NotifyCmdStatus+0x3c>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d00d      	beq.n	800a300 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800a2e4:	4b08      	ldr	r3, [pc, #32]	; (800a308 <NotifyCmdStatus+0x3c>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	2000      	movs	r0, #0
 800a2ea:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800a2ec:	e008      	b.n	800a300 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800a2ee:	4b06      	ldr	r3, [pc, #24]	; (800a308 <NotifyCmdStatus+0x3c>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d004      	beq.n	800a300 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800a2f6:	4b04      	ldr	r3, [pc, #16]	; (800a308 <NotifyCmdStatus+0x3c>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2001      	movs	r0, #1
 800a2fc:	4798      	blx	r3
  return;
 800a2fe:	bf00      	nop
 800a300:	bf00      	nop
}
 800a302:	3708      	adds	r7, #8
 800a304:	46bd      	mov	sp, r7
 800a306:	bd80      	pop	{r7, pc}
 800a308:	20000698 	.word	0x20000698

0800a30c <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b082      	sub	sp, #8
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	7a5b      	ldrb	r3, [r3, #9]
 800a318:	2b0f      	cmp	r3, #15
 800a31a:	d003      	beq.n	800a324 <TlEvtReceived+0x18>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	7a5b      	ldrb	r3, [r3, #9]
 800a320:	2b0e      	cmp	r3, #14
 800a322:	d107      	bne.n	800a334 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800a324:	6879      	ldr	r1, [r7, #4]
 800a326:	4809      	ldr	r0, [pc, #36]	; (800a34c <TlEvtReceived+0x40>)
 800a328:	f000 fd06 	bl	800ad38 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800a32c:	2000      	movs	r0, #0
 800a32e:	f002 f8c1 	bl	800c4b4 <hci_cmd_resp_release>
 800a332:	e006      	b.n	800a342 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800a334:	6879      	ldr	r1, [r7, #4]
 800a336:	4806      	ldr	r0, [pc, #24]	; (800a350 <TlEvtReceived+0x44>)
 800a338:	f000 fcfe 	bl	800ad38 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800a33c:	4804      	ldr	r0, [pc, #16]	; (800a350 <TlEvtReceived+0x44>)
 800a33e:	f002 f8ad 	bl	800c49c <hci_notify_asynch_evt>
  }

  return;
 800a342:	bf00      	nop
}
 800a344:	3708      	adds	r7, #8
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	bf00      	nop
 800a34c:	20000690 	.word	0x20000690
 800a350:	200000bc 	.word	0x200000bc

0800a354 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800a354:	b480      	push	{r7}
 800a356:	b083      	sub	sp, #12
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	4a05      	ldr	r2, [pc, #20]	; (800a374 <hci_register_io_bus+0x20>)
 800a360:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	4a04      	ldr	r2, [pc, #16]	; (800a378 <hci_register_io_bus+0x24>)
 800a366:	611a      	str	r2, [r3, #16]

  return;
 800a368:	bf00      	nop
}
 800a36a:	370c      	adds	r7, #12
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr
 800a374:	0800a66d 	.word	0x0800a66d
 800a378:	0800a6d5 	.word	0x0800a6d5

0800a37c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b082      	sub	sp, #8
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800a386:	683b      	ldr	r3, [r7, #0]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	4a08      	ldr	r2, [pc, #32]	; (800a3ac <shci_init+0x30>)
 800a38c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800a38e:	4a08      	ldr	r2, [pc, #32]	; (800a3b0 <shci_init+0x34>)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800a394:	4806      	ldr	r0, [pc, #24]	; (800a3b0 <shci_init+0x34>)
 800a396:	f000 f915 	bl	800a5c4 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f000 f898 	bl	800a4d4 <TlInit>

  return;
 800a3a4:	bf00      	nop
}
 800a3a6:	3708      	adds	r7, #8
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}
 800a3ac:	200006c0 	.word	0x200006c0
 800a3b0:	200006a0 	.word	0x200006a0

0800a3b4 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b084      	sub	sp, #16
 800a3b8:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800a3ba:	4822      	ldr	r0, [pc, #136]	; (800a444 <shci_user_evt_proc+0x90>)
 800a3bc:	f000 fc74 	bl	800aca8 <LST_is_empty>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d12b      	bne.n	800a41e <shci_user_evt_proc+0x6a>
 800a3c6:	4b20      	ldr	r3, [pc, #128]	; (800a448 <shci_user_evt_proc+0x94>)
 800a3c8:	781b      	ldrb	r3, [r3, #0]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d027      	beq.n	800a41e <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800a3ce:	f107 030c 	add.w	r3, r7, #12
 800a3d2:	4619      	mov	r1, r3
 800a3d4:	481b      	ldr	r0, [pc, #108]	; (800a444 <shci_user_evt_proc+0x90>)
 800a3d6:	f000 fcf6 	bl	800adc6 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800a3da:	4b1c      	ldr	r3, [pc, #112]	; (800a44c <shci_user_evt_proc+0x98>)
 800a3dc:	69db      	ldr	r3, [r3, #28]
 800a3de:	2b00      	cmp	r3, #0
 800a3e0:	d00c      	beq.n	800a3fc <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800a3ea:	4b18      	ldr	r3, [pc, #96]	; (800a44c <shci_user_evt_proc+0x98>)
 800a3ec:	69db      	ldr	r3, [r3, #28]
 800a3ee:	1d3a      	adds	r2, r7, #4
 800a3f0:	4610      	mov	r0, r2
 800a3f2:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800a3f4:	793a      	ldrb	r2, [r7, #4]
 800a3f6:	4b14      	ldr	r3, [pc, #80]	; (800a448 <shci_user_evt_proc+0x94>)
 800a3f8:	701a      	strb	r2, [r3, #0]
 800a3fa:	e002      	b.n	800a402 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800a3fc:	4b12      	ldr	r3, [pc, #72]	; (800a448 <shci_user_evt_proc+0x94>)
 800a3fe:	2201      	movs	r2, #1
 800a400:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800a402:	4b11      	ldr	r3, [pc, #68]	; (800a448 <shci_user_evt_proc+0x94>)
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d004      	beq.n	800a414 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	4618      	mov	r0, r3
 800a40e:	f000 fa71 	bl	800a8f4 <TL_MM_EvtDone>
 800a412:	e004      	b.n	800a41e <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	4619      	mov	r1, r3
 800a418:	480a      	ldr	r0, [pc, #40]	; (800a444 <shci_user_evt_proc+0x90>)
 800a41a:	f000 fc67 	bl	800acec <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800a41e:	4809      	ldr	r0, [pc, #36]	; (800a444 <shci_user_evt_proc+0x90>)
 800a420:	f000 fc42 	bl	800aca8 <LST_is_empty>
 800a424:	4603      	mov	r3, r0
 800a426:	2b00      	cmp	r3, #0
 800a428:	d107      	bne.n	800a43a <shci_user_evt_proc+0x86>
 800a42a:	4b07      	ldr	r3, [pc, #28]	; (800a448 <shci_user_evt_proc+0x94>)
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d003      	beq.n	800a43a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800a432:	4804      	ldr	r0, [pc, #16]	; (800a444 <shci_user_evt_proc+0x90>)
 800a434:	f7f7 f959 	bl	80016ea <shci_notify_asynch_evt>
  }


  return;
 800a438:	bf00      	nop
 800a43a:	bf00      	nop
}
 800a43c:	3710      	adds	r7, #16
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
 800a442:	bf00      	nop
 800a444:	200000cc 	.word	0x200000cc
 800a448:	200000dc 	.word	0x200000dc
 800a44c:	200006a0 	.word	0x200006a0

0800a450 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b084      	sub	sp, #16
 800a454:	af00      	add	r7, sp, #0
 800a456:	60ba      	str	r2, [r7, #8]
 800a458:	607b      	str	r3, [r7, #4]
 800a45a:	4603      	mov	r3, r0
 800a45c:	81fb      	strh	r3, [r7, #14]
 800a45e:	460b      	mov	r3, r1
 800a460:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800a462:	2000      	movs	r0, #0
 800a464:	f000 f868 	bl	800a538 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800a468:	4b17      	ldr	r3, [pc, #92]	; (800a4c8 <shci_send+0x78>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	89fa      	ldrh	r2, [r7, #14]
 800a46e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800a472:	4b15      	ldr	r3, [pc, #84]	; (800a4c8 <shci_send+0x78>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	7b7a      	ldrb	r2, [r7, #13]
 800a478:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800a47a:	4b13      	ldr	r3, [pc, #76]	; (800a4c8 <shci_send+0x78>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	330c      	adds	r3, #12
 800a480:	7b7a      	ldrb	r2, [r7, #13]
 800a482:	68b9      	ldr	r1, [r7, #8]
 800a484:	4618      	mov	r0, r3
 800a486:	f003 fbca 	bl	800dc1e <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800a48a:	4b10      	ldr	r3, [pc, #64]	; (800a4cc <shci_send+0x7c>)
 800a48c:	2201      	movs	r2, #1
 800a48e:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800a490:	4b0f      	ldr	r3, [pc, #60]	; (800a4d0 <shci_send+0x80>)
 800a492:	691b      	ldr	r3, [r3, #16]
 800a494:	2100      	movs	r1, #0
 800a496:	2000      	movs	r0, #0
 800a498:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800a49a:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800a49e:	f7f7 f93c 	bl	800171a <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f103 0008 	add.w	r0, r3, #8
 800a4a8:	4b07      	ldr	r3, [pc, #28]	; (800a4c8 <shci_send+0x78>)
 800a4aa:	6819      	ldr	r1, [r3, #0]
 800a4ac:	4b06      	ldr	r3, [pc, #24]	; (800a4c8 <shci_send+0x78>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	789b      	ldrb	r3, [r3, #2]
 800a4b2:	3303      	adds	r3, #3
 800a4b4:	461a      	mov	r2, r3
 800a4b6:	f003 fbb2 	bl	800dc1e <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800a4ba:	2001      	movs	r0, #1
 800a4bc:	f000 f83c 	bl	800a538 <Cmd_SetStatus>

  return;
 800a4c0:	bf00      	nop
}
 800a4c2:	3710      	adds	r7, #16
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bd80      	pop	{r7, pc}
 800a4c8:	200000d8 	.word	0x200000d8
 800a4cc:	200006c4 	.word	0x200006c4
 800a4d0:	200006a0 	.word	0x200006a0

0800a4d4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800a4d4:	b580      	push	{r7, lr}
 800a4d6:	b086      	sub	sp, #24
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800a4dc:	4a10      	ldr	r2, [pc, #64]	; (800a520 <TlInit+0x4c>)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800a4e2:	4810      	ldr	r0, [pc, #64]	; (800a524 <TlInit+0x50>)
 800a4e4:	f000 fbd0 	bl	800ac88 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800a4e8:	2001      	movs	r0, #1
 800a4ea:	f000 f825 	bl	800a538 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800a4ee:	4b0e      	ldr	r3, [pc, #56]	; (800a528 <TlInit+0x54>)
 800a4f0:	2201      	movs	r2, #1
 800a4f2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800a4f4:	4b0d      	ldr	r3, [pc, #52]	; (800a52c <TlInit+0x58>)
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d00c      	beq.n	800a516 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800a500:	4b0b      	ldr	r3, [pc, #44]	; (800a530 <TlInit+0x5c>)
 800a502:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800a504:	4b0b      	ldr	r3, [pc, #44]	; (800a534 <TlInit+0x60>)
 800a506:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800a508:	4b08      	ldr	r3, [pc, #32]	; (800a52c <TlInit+0x58>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f107 020c 	add.w	r2, r7, #12
 800a510:	4610      	mov	r0, r2
 800a512:	4798      	blx	r3
  }

  return;
 800a514:	bf00      	nop
 800a516:	bf00      	nop
}
 800a518:	3718      	adds	r7, #24
 800a51a:	46bd      	mov	sp, r7
 800a51c:	bd80      	pop	{r7, pc}
 800a51e:	bf00      	nop
 800a520:	200000d8 	.word	0x200000d8
 800a524:	200000cc 	.word	0x200000cc
 800a528:	200000dc 	.word	0x200000dc
 800a52c:	200006a0 	.word	0x200006a0
 800a530:	0800a589 	.word	0x0800a589
 800a534:	0800a5a1 	.word	0x0800a5a1

0800a538 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	4603      	mov	r3, r0
 800a540:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800a542:	79fb      	ldrb	r3, [r7, #7]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d10b      	bne.n	800a560 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800a548:	4b0d      	ldr	r3, [pc, #52]	; (800a580 <Cmd_SetStatus+0x48>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d003      	beq.n	800a558 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800a550:	4b0b      	ldr	r3, [pc, #44]	; (800a580 <Cmd_SetStatus+0x48>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	2000      	movs	r0, #0
 800a556:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800a558:	4b0a      	ldr	r3, [pc, #40]	; (800a584 <Cmd_SetStatus+0x4c>)
 800a55a:	2200      	movs	r2, #0
 800a55c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800a55e:	e00b      	b.n	800a578 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800a560:	4b08      	ldr	r3, [pc, #32]	; (800a584 <Cmd_SetStatus+0x4c>)
 800a562:	2201      	movs	r2, #1
 800a564:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800a566:	4b06      	ldr	r3, [pc, #24]	; (800a580 <Cmd_SetStatus+0x48>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d004      	beq.n	800a578 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800a56e:	4b04      	ldr	r3, [pc, #16]	; (800a580 <Cmd_SetStatus+0x48>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	2001      	movs	r0, #1
 800a574:	4798      	blx	r3
  return;
 800a576:	bf00      	nop
 800a578:	bf00      	nop
}
 800a57a:	3708      	adds	r7, #8
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	200006c0 	.word	0x200006c0
 800a584:	200000d4 	.word	0x200000d4

0800a588 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800a590:	2000      	movs	r0, #0
 800a592:	f7f7 f8b7 	bl	8001704 <shci_cmd_resp_release>

  return;
 800a596:	bf00      	nop
}
 800a598:	3708      	adds	r7, #8
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
	...

0800a5a0 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800a5a8:	6879      	ldr	r1, [r7, #4]
 800a5aa:	4805      	ldr	r0, [pc, #20]	; (800a5c0 <TlUserEvtReceived+0x20>)
 800a5ac:	f000 fbc4 	bl	800ad38 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800a5b0:	4803      	ldr	r0, [pc, #12]	; (800a5c0 <TlUserEvtReceived+0x20>)
 800a5b2:	f7f7 f89a 	bl	80016ea <shci_notify_asynch_evt>

  return;
 800a5b6:	bf00      	nop
}
 800a5b8:	3708      	adds	r7, #8
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}
 800a5be:	bf00      	nop
 800a5c0:	200000cc 	.word	0x200000cc

0800a5c4 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	4a05      	ldr	r2, [pc, #20]	; (800a5e4 <shci_register_io_bus+0x20>)
 800a5d0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	4a04      	ldr	r2, [pc, #16]	; (800a5e8 <shci_register_io_bus+0x24>)
 800a5d6:	611a      	str	r2, [r3, #16]

  return;
 800a5d8:	bf00      	nop
}
 800a5da:	370c      	adds	r7, #12
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr
 800a5e4:	0800a781 	.word	0x0800a781
 800a5e8:	0800a7d5 	.word	0x0800a7d5

0800a5ec <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800a5ec:	b580      	push	{r7, lr}
 800a5ee:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800a5f0:	f002 fd20 	bl	800d034 <HW_IPCC_Enable>

  return;
 800a5f4:	bf00      	nop
}
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <TL_Init>:


void TL_Init( void )
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800a5fc:	4b10      	ldr	r3, [pc, #64]	; (800a640 <TL_Init+0x48>)
 800a5fe:	4a11      	ldr	r2, [pc, #68]	; (800a644 <TL_Init+0x4c>)
 800a600:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800a602:	4b0f      	ldr	r3, [pc, #60]	; (800a640 <TL_Init+0x48>)
 800a604:	4a10      	ldr	r2, [pc, #64]	; (800a648 <TL_Init+0x50>)
 800a606:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800a608:	4b0d      	ldr	r3, [pc, #52]	; (800a640 <TL_Init+0x48>)
 800a60a:	4a10      	ldr	r2, [pc, #64]	; (800a64c <TL_Init+0x54>)
 800a60c:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800a60e:	4b0c      	ldr	r3, [pc, #48]	; (800a640 <TL_Init+0x48>)
 800a610:	4a0f      	ldr	r2, [pc, #60]	; (800a650 <TL_Init+0x58>)
 800a612:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800a614:	4b0a      	ldr	r3, [pc, #40]	; (800a640 <TL_Init+0x48>)
 800a616:	4a0f      	ldr	r2, [pc, #60]	; (800a654 <TL_Init+0x5c>)
 800a618:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800a61a:	4b09      	ldr	r3, [pc, #36]	; (800a640 <TL_Init+0x48>)
 800a61c:	4a0e      	ldr	r2, [pc, #56]	; (800a658 <TL_Init+0x60>)
 800a61e:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800a620:	4b07      	ldr	r3, [pc, #28]	; (800a640 <TL_Init+0x48>)
 800a622:	4a0e      	ldr	r2, [pc, #56]	; (800a65c <TL_Init+0x64>)
 800a624:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800a626:	4b06      	ldr	r3, [pc, #24]	; (800a640 <TL_Init+0x48>)
 800a628:	4a0d      	ldr	r2, [pc, #52]	; (800a660 <TL_Init+0x68>)
 800a62a:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800a62c:	4b04      	ldr	r3, [pc, #16]	; (800a640 <TL_Init+0x48>)
 800a62e:	4a0d      	ldr	r2, [pc, #52]	; (800a664 <TL_Init+0x6c>)
 800a630:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800a632:	4b03      	ldr	r3, [pc, #12]	; (800a640 <TL_Init+0x48>)
 800a634:	4a0c      	ldr	r2, [pc, #48]	; (800a668 <TL_Init+0x70>)
 800a636:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800a638:	f002 fd10 	bl	800d05c <HW_IPCC_Init>

  return;
 800a63c:	bf00      	nop
}
 800a63e:	bd80      	pop	{r7, pc}
 800a640:	20030000 	.word	0x20030000
 800a644:	20030028 	.word	0x20030028
 800a648:	20030048 	.word	0x20030048
 800a64c:	20030058 	.word	0x20030058
 800a650:	20030068 	.word	0x20030068
 800a654:	20030070 	.word	0x20030070
 800a658:	20030078 	.word	0x20030078
 800a65c:	20030080 	.word	0x20030080
 800a660:	2003009c 	.word	0x2003009c
 800a664:	200300a0 	.word	0x200300a0
 800a668:	200300ac 	.word	0x200300ac

0800a66c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b084      	sub	sp, #16
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800a678:	4811      	ldr	r0, [pc, #68]	; (800a6c0 <TL_BLE_Init+0x54>)
 800a67a:	f000 fb05 	bl	800ac88 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800a67e:	4b11      	ldr	r3, [pc, #68]	; (800a6c4 <TL_BLE_Init+0x58>)
 800a680:	685b      	ldr	r3, [r3, #4]
 800a682:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	689a      	ldr	r2, [r3, #8]
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	68da      	ldr	r2, [r3, #12]
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	4a0c      	ldr	r2, [pc, #48]	; (800a6c8 <TL_BLE_Init+0x5c>)
 800a698:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800a69a:	68bb      	ldr	r3, [r7, #8]
 800a69c:	4a08      	ldr	r2, [pc, #32]	; (800a6c0 <TL_BLE_Init+0x54>)
 800a69e:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800a6a0:	f002 fcf2 	bl	800d088 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	4a08      	ldr	r2, [pc, #32]	; (800a6cc <TL_BLE_Init+0x60>)
 800a6aa:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	4a07      	ldr	r2, [pc, #28]	; (800a6d0 <TL_BLE_Init+0x64>)
 800a6b2:	6013      	str	r3, [r2, #0]

  return 0;
 800a6b4:	2300      	movs	r3, #0
}
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	3710      	adds	r7, #16
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	bf00      	nop
 800a6c0:	200300c8 	.word	0x200300c8
 800a6c4:	20030000 	.word	0x20030000
 800a6c8:	20030a58 	.word	0x20030a58
 800a6cc:	200006d0 	.word	0x200006d0
 800a6d0:	200006d4 	.word	0x200006d4

0800a6d4 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b082      	sub	sp, #8
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	6078      	str	r0, [r7, #4]
 800a6dc:	460b      	mov	r3, r1
 800a6de:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800a6e0:	4b09      	ldr	r3, [pc, #36]	; (800a708 <TL_BLE_SendCmd+0x34>)
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800a6ea:	4b07      	ldr	r3, [pc, #28]	; (800a708 <TL_BLE_SendCmd+0x34>)
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4619      	mov	r1, r3
 800a6f2:	2001      	movs	r0, #1
 800a6f4:	f000 f96c 	bl	800a9d0 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800a6f8:	f002 fcd0 	bl	800d09c <HW_IPCC_BLE_SendCmd>

  return 0;
 800a6fc:	2300      	movs	r3, #0
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3708      	adds	r7, #8
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}
 800a706:	bf00      	nop
 800a708:	20030000 	.word	0x20030000

0800a70c <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b082      	sub	sp, #8
 800a710:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800a712:	e01c      	b.n	800a74e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800a714:	1d3b      	adds	r3, r7, #4
 800a716:	4619      	mov	r1, r3
 800a718:	4812      	ldr	r0, [pc, #72]	; (800a764 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a71a:	f000 fb54 	bl	800adc6 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	7a5b      	ldrb	r3, [r3, #9]
 800a722:	2b0f      	cmp	r3, #15
 800a724:	d003      	beq.n	800a72e <HW_IPCC_BLE_RxEvtNot+0x22>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	7a5b      	ldrb	r3, [r3, #9]
 800a72a:	2b0e      	cmp	r3, #14
 800a72c:	d105      	bne.n	800a73a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	4619      	mov	r1, r3
 800a732:	2002      	movs	r0, #2
 800a734:	f000 f94c 	bl	800a9d0 <OutputDbgTrace>
 800a738:	e004      	b.n	800a744 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	4619      	mov	r1, r3
 800a73e:	2003      	movs	r0, #3
 800a740:	f000 f946 	bl	800a9d0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800a744:	4b08      	ldr	r3, [pc, #32]	; (800a768 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	687a      	ldr	r2, [r7, #4]
 800a74a:	4610      	mov	r0, r2
 800a74c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800a74e:	4805      	ldr	r0, [pc, #20]	; (800a764 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800a750:	f000 faaa 	bl	800aca8 <LST_is_empty>
 800a754:	4603      	mov	r3, r0
 800a756:	2b00      	cmp	r3, #0
 800a758:	d0dc      	beq.n	800a714 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800a75a:	bf00      	nop
}
 800a75c:	3708      	adds	r7, #8
 800a75e:	46bd      	mov	sp, r7
 800a760:	bd80      	pop	{r7, pc}
 800a762:	bf00      	nop
 800a764:	200300c8 	.word	0x200300c8
 800a768:	200006d0 	.word	0x200006d0

0800a76c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800a770:	4b02      	ldr	r3, [pc, #8]	; (800a77c <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4798      	blx	r3

  return;
 800a776:	bf00      	nop
}
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	bf00      	nop
 800a77c:	200006d4 	.word	0x200006d4

0800a780 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b084      	sub	sp, #16
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800a78c:	480d      	ldr	r0, [pc, #52]	; (800a7c4 <TL_SYS_Init+0x44>)
 800a78e:	f000 fa7b 	bl	800ac88 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800a792:	4b0d      	ldr	r3, [pc, #52]	; (800a7c8 <TL_SYS_Init+0x48>)
 800a794:	68db      	ldr	r3, [r3, #12]
 800a796:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	689a      	ldr	r2, [r3, #8]
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	4a08      	ldr	r2, [pc, #32]	; (800a7c4 <TL_SYS_Init+0x44>)
 800a7a4:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800a7a6:	f002 fc9b 	bl	800d0e0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	4a07      	ldr	r2, [pc, #28]	; (800a7cc <TL_SYS_Init+0x4c>)
 800a7b0:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	4a06      	ldr	r2, [pc, #24]	; (800a7d0 <TL_SYS_Init+0x50>)
 800a7b8:	6013      	str	r3, [r2, #0]

  return 0;
 800a7ba:	2300      	movs	r3, #0
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3710      	adds	r7, #16
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	200300d0 	.word	0x200300d0
 800a7c8:	20030000 	.word	0x20030000
 800a7cc:	200006d8 	.word	0x200006d8
 800a7d0:	200006dc 	.word	0x200006dc

0800a7d4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800a7d4:	b580      	push	{r7, lr}
 800a7d6:	b082      	sub	sp, #8
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	460b      	mov	r3, r1
 800a7de:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800a7e0:	4b09      	ldr	r3, [pc, #36]	; (800a808 <TL_SYS_SendCmd+0x34>)
 800a7e2:	68db      	ldr	r3, [r3, #12]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	2210      	movs	r2, #16
 800a7e8:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800a7ea:	4b07      	ldr	r3, [pc, #28]	; (800a808 <TL_SYS_SendCmd+0x34>)
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	2004      	movs	r0, #4
 800a7f4:	f000 f8ec 	bl	800a9d0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800a7f8:	f002 fc7c 	bl	800d0f4 <HW_IPCC_SYS_SendCmd>

  return 0;
 800a7fc:	2300      	movs	r3, #0
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3708      	adds	r7, #8
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
 800a806:	bf00      	nop
 800a808:	20030000 	.word	0x20030000

0800a80c <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a810:	4b07      	ldr	r3, [pc, #28]	; (800a830 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a812:	68db      	ldr	r3, [r3, #12]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	4619      	mov	r1, r3
 800a818:	2005      	movs	r0, #5
 800a81a:	f000 f8d9 	bl	800a9d0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800a81e:	4b05      	ldr	r3, [pc, #20]	; (800a834 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a03      	ldr	r2, [pc, #12]	; (800a830 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800a824:	68d2      	ldr	r2, [r2, #12]
 800a826:	6812      	ldr	r2, [r2, #0]
 800a828:	4610      	mov	r0, r2
 800a82a:	4798      	blx	r3

  return;
 800a82c:	bf00      	nop
}
 800a82e:	bd80      	pop	{r7, pc}
 800a830:	20030000 	.word	0x20030000
 800a834:	200006d8 	.word	0x200006d8

0800a838 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b082      	sub	sp, #8
 800a83c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a83e:	e00e      	b.n	800a85e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800a840:	1d3b      	adds	r3, r7, #4
 800a842:	4619      	mov	r1, r3
 800a844:	480b      	ldr	r0, [pc, #44]	; (800a874 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a846:	f000 fabe 	bl	800adc6 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	4619      	mov	r1, r3
 800a84e:	2006      	movs	r0, #6
 800a850:	f000 f8be 	bl	800a9d0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800a854:	4b08      	ldr	r3, [pc, #32]	; (800a878 <HW_IPCC_SYS_EvtNot+0x40>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	4610      	mov	r0, r2
 800a85c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800a85e:	4805      	ldr	r0, [pc, #20]	; (800a874 <HW_IPCC_SYS_EvtNot+0x3c>)
 800a860:	f000 fa22 	bl	800aca8 <LST_is_empty>
 800a864:	4603      	mov	r3, r0
 800a866:	2b00      	cmp	r3, #0
 800a868:	d0ea      	beq.n	800a840 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800a86a:	bf00      	nop
}
 800a86c:	3708      	adds	r7, #8
 800a86e:	46bd      	mov	sp, r7
 800a870:	bd80      	pop	{r7, pc}
 800a872:	bf00      	nop
 800a874:	200300d0 	.word	0x200300d0
 800a878:	200006dc 	.word	0x200006dc

0800a87c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b082      	sub	sp, #8
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800a884:	4817      	ldr	r0, [pc, #92]	; (800a8e4 <TL_MM_Init+0x68>)
 800a886:	f000 f9ff 	bl	800ac88 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800a88a:	4817      	ldr	r0, [pc, #92]	; (800a8e8 <TL_MM_Init+0x6c>)
 800a88c:	f000 f9fc 	bl	800ac88 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800a890:	4b16      	ldr	r3, [pc, #88]	; (800a8ec <TL_MM_Init+0x70>)
 800a892:	691b      	ldr	r3, [r3, #16]
 800a894:	4a16      	ldr	r2, [pc, #88]	; (800a8f0 <TL_MM_Init+0x74>)
 800a896:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800a898:	4b15      	ldr	r3, [pc, #84]	; (800a8f0 <TL_MM_Init+0x74>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	687a      	ldr	r2, [r7, #4]
 800a89e:	6892      	ldr	r2, [r2, #8]
 800a8a0:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800a8a2:	4b13      	ldr	r3, [pc, #76]	; (800a8f0 <TL_MM_Init+0x74>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	68d2      	ldr	r2, [r2, #12]
 800a8aa:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800a8ac:	4b10      	ldr	r3, [pc, #64]	; (800a8f0 <TL_MM_Init+0x74>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	4a0c      	ldr	r2, [pc, #48]	; (800a8e4 <TL_MM_Init+0x68>)
 800a8b2:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800a8b4:	4b0e      	ldr	r3, [pc, #56]	; (800a8f0 <TL_MM_Init+0x74>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	6812      	ldr	r2, [r2, #0]
 800a8bc:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800a8be:	4b0c      	ldr	r3, [pc, #48]	; (800a8f0 <TL_MM_Init+0x74>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	6852      	ldr	r2, [r2, #4]
 800a8c6:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800a8c8:	4b09      	ldr	r3, [pc, #36]	; (800a8f0 <TL_MM_Init+0x74>)
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	687a      	ldr	r2, [r7, #4]
 800a8ce:	6912      	ldr	r2, [r2, #16]
 800a8d0:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800a8d2:	4b07      	ldr	r3, [pc, #28]	; (800a8f0 <TL_MM_Init+0x74>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	687a      	ldr	r2, [r7, #4]
 800a8d8:	6952      	ldr	r2, [r2, #20]
 800a8da:	619a      	str	r2, [r3, #24]

  return;
 800a8dc:	bf00      	nop
}
 800a8de:	3708      	adds	r7, #8
 800a8e0:	46bd      	mov	sp, r7
 800a8e2:	bd80      	pop	{r7, pc}
 800a8e4:	200300b8 	.word	0x200300b8
 800a8e8:	200006c8 	.word	0x200006c8
 800a8ec:	20030000 	.word	0x20030000
 800a8f0:	200006e0 	.word	0x200006e0

0800a8f4 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b082      	sub	sp, #8
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800a8fc:	6879      	ldr	r1, [r7, #4]
 800a8fe:	4807      	ldr	r0, [pc, #28]	; (800a91c <TL_MM_EvtDone+0x28>)
 800a900:	f000 fa1a 	bl	800ad38 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800a904:	6879      	ldr	r1, [r7, #4]
 800a906:	2000      	movs	r0, #0
 800a908:	f000 f862 	bl	800a9d0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800a90c:	4804      	ldr	r0, [pc, #16]	; (800a920 <TL_MM_EvtDone+0x2c>)
 800a90e:	f002 fc17 	bl	800d140 <HW_IPCC_MM_SendFreeBuf>

  return;
 800a912:	bf00      	nop
}
 800a914:	3708      	adds	r7, #8
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop
 800a91c:	200006c8 	.word	0x200006c8
 800a920:	0800a925 	.word	0x0800a925

0800a924 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b082      	sub	sp, #8
 800a928:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a92a:	e00c      	b.n	800a946 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800a92c:	1d3b      	adds	r3, r7, #4
 800a92e:	4619      	mov	r1, r3
 800a930:	480a      	ldr	r0, [pc, #40]	; (800a95c <SendFreeBuf+0x38>)
 800a932:	f000 fa48 	bl	800adc6 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800a936:	4b0a      	ldr	r3, [pc, #40]	; (800a960 <SendFreeBuf+0x3c>)
 800a938:	691b      	ldr	r3, [r3, #16]
 800a93a:	691b      	ldr	r3, [r3, #16]
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	4611      	mov	r1, r2
 800a940:	4618      	mov	r0, r3
 800a942:	f000 f9f9 	bl	800ad38 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800a946:	4805      	ldr	r0, [pc, #20]	; (800a95c <SendFreeBuf+0x38>)
 800a948:	f000 f9ae 	bl	800aca8 <LST_is_empty>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d0ec      	beq.n	800a92c <SendFreeBuf+0x8>
  }

  return;
 800a952:	bf00      	nop
}
 800a954:	3708      	adds	r7, #8
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}
 800a95a:	bf00      	nop
 800a95c:	200006c8 	.word	0x200006c8
 800a960:	20030000 	.word	0x20030000

0800a964 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800a964:	b580      	push	{r7, lr}
 800a966:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800a968:	4805      	ldr	r0, [pc, #20]	; (800a980 <TL_TRACES_Init+0x1c>)
 800a96a:	f000 f98d 	bl	800ac88 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800a96e:	4b05      	ldr	r3, [pc, #20]	; (800a984 <TL_TRACES_Init+0x20>)
 800a970:	695b      	ldr	r3, [r3, #20]
 800a972:	4a03      	ldr	r2, [pc, #12]	; (800a980 <TL_TRACES_Init+0x1c>)
 800a974:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800a976:	f002 fc19 	bl	800d1ac <HW_IPCC_TRACES_Init>

  return;
 800a97a:	bf00      	nop
}
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	200300c0 	.word	0x200300c0
 800a984:	20030000 	.word	0x20030000

0800a988 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b082      	sub	sp, #8
 800a98c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800a98e:	e008      	b.n	800a9a2 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800a990:	1d3b      	adds	r3, r7, #4
 800a992:	4619      	mov	r1, r3
 800a994:	4808      	ldr	r0, [pc, #32]	; (800a9b8 <HW_IPCC_TRACES_EvtNot+0x30>)
 800a996:	f000 fa16 	bl	800adc6 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4618      	mov	r0, r3
 800a99e:	f000 f80d 	bl	800a9bc <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800a9a2:	4805      	ldr	r0, [pc, #20]	; (800a9b8 <HW_IPCC_TRACES_EvtNot+0x30>)
 800a9a4:	f000 f980 	bl	800aca8 <LST_is_empty>
 800a9a8:	4603      	mov	r3, r0
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d0f0      	beq.n	800a990 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800a9ae:	bf00      	nop
}
 800a9b0:	3708      	adds	r7, #8
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bd80      	pop	{r7, pc}
 800a9b6:	bf00      	nop
 800a9b8:	200300c0 	.word	0x200300c0

0800a9bc <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b083      	sub	sp, #12
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800a9c4:	bf00      	nop
 800a9c6:	370c      	adds	r7, #12
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr

0800a9d0 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800a9d0:	b480      	push	{r7}
 800a9d2:	b085      	sub	sp, #20
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	4603      	mov	r3, r0
 800a9d8:	6039      	str	r1, [r7, #0]
 800a9da:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800a9dc:	79fb      	ldrb	r3, [r7, #7]
 800a9de:	2b06      	cmp	r3, #6
 800a9e0:	d845      	bhi.n	800aa6e <OutputDbgTrace+0x9e>
 800a9e2:	a201      	add	r2, pc, #4	; (adr r2, 800a9e8 <OutputDbgTrace+0x18>)
 800a9e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9e8:	0800aa05 	.word	0x0800aa05
 800a9ec:	0800aa29 	.word	0x0800aa29
 800a9f0:	0800aa2f 	.word	0x0800aa2f
 800a9f4:	0800aa43 	.word	0x0800aa43
 800a9f8:	0800aa4f 	.word	0x0800aa4f
 800a9fc:	0800aa55 	.word	0x0800aa55
 800aa00:	0800aa63 	.word	0x0800aa63
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	7a5b      	ldrb	r3, [r3, #9]
 800aa0c:	2bff      	cmp	r3, #255	; 0xff
 800aa0e:	d005      	beq.n	800aa1c <OutputDbgTrace+0x4c>
 800aa10:	2bff      	cmp	r3, #255	; 0xff
 800aa12:	dc05      	bgt.n	800aa20 <OutputDbgTrace+0x50>
 800aa14:	2b0e      	cmp	r3, #14
 800aa16:	d005      	beq.n	800aa24 <OutputDbgTrace+0x54>
 800aa18:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800aa1a:	e001      	b.n	800aa20 <OutputDbgTrace+0x50>
          break;
 800aa1c:	bf00      	nop
 800aa1e:	e027      	b.n	800aa70 <OutputDbgTrace+0xa0>
          break;
 800aa20:	bf00      	nop
 800aa22:	e025      	b.n	800aa70 <OutputDbgTrace+0xa0>
          break;
 800aa24:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800aa26:	e023      	b.n	800aa70 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800aa2c:	e020      	b.n	800aa70 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	7a5b      	ldrb	r3, [r3, #9]
 800aa36:	2b0e      	cmp	r3, #14
 800aa38:	d001      	beq.n	800aa3e <OutputDbgTrace+0x6e>
 800aa3a:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800aa3c:	e000      	b.n	800aa40 <OutputDbgTrace+0x70>
          break;
 800aa3e:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800aa40:	e016      	b.n	800aa70 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	7a5b      	ldrb	r3, [r3, #9]
 800aa4a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800aa4c:	e010      	b.n	800aa70 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800aa52:	e00d      	b.n	800aa70 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800aa54:	683b      	ldr	r3, [r7, #0]
 800aa56:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	7a5b      	ldrb	r3, [r3, #9]
 800aa5c:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800aa5e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800aa60:	e006      	b.n	800aa70 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	7a5b      	ldrb	r3, [r3, #9]
 800aa6a:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800aa6c:	e000      	b.n	800aa70 <OutputDbgTrace+0xa0>

    default:
      break;
 800aa6e:	bf00      	nop
  }

  return;
 800aa70:	bf00      	nop
}
 800aa72:	3714      	adds	r7, #20
 800aa74:	46bd      	mov	sp, r7
 800aa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7a:	4770      	bx	lr

0800aa7c <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 800aa88:	215c      	movs	r1, #92	; 0x5c
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f003 f83c 	bl	800db08 <strrchr>
 800aa90:	4603      	mov	r3, r0
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d007      	beq.n	800aaa6 <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 800aa96:	215c      	movs	r1, #92	; 0x5c
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f003 f835 	bl	800db08 <strrchr>
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	60fb      	str	r3, [r7, #12]
 800aaa4:	e00d      	b.n	800aac2 <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 800aaa6:	212f      	movs	r1, #47	; 0x2f
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f003 f82d 	bl	800db08 <strrchr>
 800aaae:	4603      	mov	r3, r0
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d006      	beq.n	800aac2 <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 800aab4:	212f      	movs	r1, #47	; 0x2f
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f003 f826 	bl	800db08 <strrchr>
 800aabc:	4603      	mov	r3, r0
 800aabe:	3301      	adds	r3, #1
 800aac0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800aac2:	68fb      	ldr	r3, [r7, #12]
}
 800aac4:	4618      	mov	r0, r3
 800aac6:	3710      	adds	r7, #16
 800aac8:	46bd      	mov	sp, r7
 800aaca:	bd80      	pop	{r7, pc}

0800aacc <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b086      	sub	sp, #24
 800aad0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800aad2:	f3ef 8310 	mrs	r3, PRIMASK
 800aad6:	60fb      	str	r3, [r7, #12]
  return(result);
 800aad8:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800aada:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800aadc:	b672      	cpsid	i
}
 800aade:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800aae0:	1cbb      	adds	r3, r7, #2
 800aae2:	4619      	mov	r1, r3
 800aae4:	4812      	ldr	r0, [pc, #72]	; (800ab30 <DbgTrace_TxCpltCallback+0x64>)
 800aae6:	f000 fbe6 	bl	800b2b6 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800aaea:	1cbb      	adds	r3, r7, #2
 800aaec:	4619      	mov	r1, r3
 800aaee:	4810      	ldr	r0, [pc, #64]	; (800ab30 <DbgTrace_TxCpltCallback+0x64>)
 800aaf0:	f000 fcd2 	bl	800b498 <CircularQueue_Sense>
 800aaf4:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d00c      	beq.n	800ab16 <DbgTrace_TxCpltCallback+0x4a>
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	f383 8810 	msr	PRIMASK, r3
}
 800ab06:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800ab08:	887b      	ldrh	r3, [r7, #2]
 800ab0a:	4a0a      	ldr	r2, [pc, #40]	; (800ab34 <DbgTrace_TxCpltCallback+0x68>)
 800ab0c:	4619      	mov	r1, r3
 800ab0e:	6938      	ldr	r0, [r7, #16]
 800ab10:	f7f6 fa49 	bl	8000fa6 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800ab14:	e008      	b.n	800ab28 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800ab16:	4b08      	ldr	r3, [pc, #32]	; (800ab38 <DbgTrace_TxCpltCallback+0x6c>)
 800ab18:	2201      	movs	r2, #1
 800ab1a:	701a      	strb	r2, [r3, #0]
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	f383 8810 	msr	PRIMASK, r3
}
 800ab26:	bf00      	nop
}
 800ab28:	bf00      	nop
 800ab2a:	3718      	adds	r7, #24
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	bd80      	pop	{r7, pc}
 800ab30:	200006e4 	.word	0x200006e4
 800ab34:	0800aacd 	.word	0x0800aacd
 800ab38:	20000011 	.word	0x20000011

0800ab3c <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800ab42:	f7f6 fa2a 	bl	8000f9a <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800ab46:	2302      	movs	r3, #2
 800ab48:	9300      	str	r3, [sp, #0]
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ab50:	4903      	ldr	r1, [pc, #12]	; (800ab60 <DbgTraceInit+0x24>)
 800ab52:	4804      	ldr	r0, [pc, #16]	; (800ab64 <DbgTraceInit+0x28>)
 800ab54:	f000 f956 	bl	800ae04 <CircularQueue_Init>
#endif 
#endif
  return;
 800ab58:	bf00      	nop
}
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	20000704 	.word	0x20000704
 800ab64:	200006e4 	.word	0x200006e4

0800ab68 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	60f8      	str	r0, [r7, #12]
 800ab70:	60b9      	str	r1, [r7, #8]
 800ab72:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800ab74:	687a      	ldr	r2, [r7, #4]
 800ab76:	68b9      	ldr	r1, [r7, #8]
 800ab78:	68f8      	ldr	r0, [r7, #12]
 800ab7a:	f000 f805 	bl	800ab88 <DbgTraceWrite>
 800ab7e:	4603      	mov	r3, r0
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3710      	adds	r7, #16
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b08a      	sub	sp, #40	; 0x28
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	60f8      	str	r0, [r7, #12]
 800ab90:	60b9      	str	r1, [r7, #8]
 800ab92:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800ab94:	2300      	movs	r3, #0
 800ab96:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ab98:	f3ef 8310 	mrs	r3, PRIMASK
 800ab9c:	61bb      	str	r3, [r7, #24]
  return(result);
 800ab9e:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800aba0:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba8:	d102      	bne.n	800abb0 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800abaa:	2300      	movs	r3, #0
 800abac:	627b      	str	r3, [r7, #36]	; 0x24
 800abae:	e037      	b.n	800ac20 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2b01      	cmp	r3, #1
 800abb4:	d006      	beq.n	800abc4 <DbgTraceWrite+0x3c>
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	2b02      	cmp	r3, #2
 800abba:	d003      	beq.n	800abc4 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800abbc:	f04f 33ff 	mov.w	r3, #4294967295
 800abc0:	627b      	str	r3, [r7, #36]	; 0x24
 800abc2:	e02d      	b.n	800ac20 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d02a      	beq.n	800ac20 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800abce:	b672      	cpsid	i
}
 800abd0:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	b29a      	uxth	r2, r3
 800abd6:	2301      	movs	r3, #1
 800abd8:	68b9      	ldr	r1, [r7, #8]
 800abda:	4814      	ldr	r0, [pc, #80]	; (800ac2c <DbgTraceWrite+0xa4>)
 800abdc:	f000 f944 	bl	800ae68 <CircularQueue_Add>
 800abe0:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d015      	beq.n	800ac14 <DbgTraceWrite+0x8c>
 800abe8:	4b11      	ldr	r3, [pc, #68]	; (800ac30 <DbgTraceWrite+0xa8>)
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	b2db      	uxtb	r3, r3
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d010      	beq.n	800ac14 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800abf2:	4b0f      	ldr	r3, [pc, #60]	; (800ac30 <DbgTraceWrite+0xa8>)
 800abf4:	2200      	movs	r2, #0
 800abf6:	701a      	strb	r2, [r3, #0]
 800abf8:	6a3b      	ldr	r3, [r7, #32]
 800abfa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800abfc:	697b      	ldr	r3, [r7, #20]
 800abfe:	f383 8810 	msr	PRIMASK, r3
}
 800ac02:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	b29b      	uxth	r3, r3
 800ac08:	4a0a      	ldr	r2, [pc, #40]	; (800ac34 <DbgTraceWrite+0xac>)
 800ac0a:	4619      	mov	r1, r3
 800ac0c:	69f8      	ldr	r0, [r7, #28]
 800ac0e:	f7f6 f9ca 	bl	8000fa6 <DbgOutputTraces>
 800ac12:	e005      	b.n	800ac20 <DbgTraceWrite+0x98>
 800ac14:	6a3b      	ldr	r3, [r7, #32]
 800ac16:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ac18:	693b      	ldr	r3, [r7, #16]
 800ac1a:	f383 8810 	msr	PRIMASK, r3
}
 800ac1e:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800ac20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ac22:	4618      	mov	r0, r3
 800ac24:	3728      	adds	r7, #40	; 0x28
 800ac26:	46bd      	mov	sp, r7
 800ac28:	bd80      	pop	{r7, pc}
 800ac2a:	bf00      	nop
 800ac2c:	200006e4 	.word	0x200006e4
 800ac30:	20000011 	.word	0x20000011
 800ac34:	0800aacd 	.word	0x0800aacd

0800ac38 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b085      	sub	sp, #20
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	4603      	mov	r3, r0
 800ac40:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800ac42:	4b0f      	ldr	r3, [pc, #60]	; (800ac80 <OTP_Read+0x48>)
 800ac44:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ac46:	e002      	b.n	800ac4e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	3b08      	subs	r3, #8
 800ac4c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	3307      	adds	r3, #7
 800ac52:	781b      	ldrb	r3, [r3, #0]
 800ac54:	79fa      	ldrb	r2, [r7, #7]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d003      	beq.n	800ac62 <OTP_Read+0x2a>
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	4a09      	ldr	r2, [pc, #36]	; (800ac84 <OTP_Read+0x4c>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d1f2      	bne.n	800ac48 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	3307      	adds	r3, #7
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	79fa      	ldrb	r2, [r7, #7]
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d001      	beq.n	800ac72 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800ac6e:	2300      	movs	r3, #0
 800ac70:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800ac72:	68fb      	ldr	r3, [r7, #12]
}
 800ac74:	4618      	mov	r0, r3
 800ac76:	3714      	adds	r7, #20
 800ac78:	46bd      	mov	sp, r7
 800ac7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7e:	4770      	bx	lr
 800ac80:	1fff73f8 	.word	0x1fff73f8
 800ac84:	1fff7000 	.word	0x1fff7000

0800ac88 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b083      	sub	sp, #12
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	687a      	ldr	r2, [r7, #4]
 800ac94:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	605a      	str	r2, [r3, #4]
}
 800ac9c:	bf00      	nop
 800ac9e:	370c      	adds	r7, #12
 800aca0:	46bd      	mov	sp, r7
 800aca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca6:	4770      	bx	lr

0800aca8 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b087      	sub	sp, #28
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800acb0:	f3ef 8310 	mrs	r3, PRIMASK
 800acb4:	60fb      	str	r3, [r7, #12]
  return(result);
 800acb6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800acb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800acba:	b672      	cpsid	i
}
 800acbc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	687a      	ldr	r2, [r7, #4]
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d102      	bne.n	800acce <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800acc8:	2301      	movs	r3, #1
 800acca:	75fb      	strb	r3, [r7, #23]
 800accc:	e001      	b.n	800acd2 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800acce:	2300      	movs	r3, #0
 800acd0:	75fb      	strb	r3, [r7, #23]
 800acd2:	693b      	ldr	r3, [r7, #16]
 800acd4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	f383 8810 	msr	PRIMASK, r3
}
 800acdc:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800acde:	7dfb      	ldrb	r3, [r7, #23]
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	371c      	adds	r7, #28
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800acec:	b480      	push	{r7}
 800acee:	b087      	sub	sp, #28
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800acf6:	f3ef 8310 	mrs	r3, PRIMASK
 800acfa:	60fb      	str	r3, [r7, #12]
  return(result);
 800acfc:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800acfe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad00:	b672      	cpsid	i
}
 800ad02:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	687a      	ldr	r2, [r7, #4]
 800ad10:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	683a      	ldr	r2, [r7, #0]
 800ad16:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	683a      	ldr	r2, [r7, #0]
 800ad1e:	605a      	str	r2, [r3, #4]
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad24:	693b      	ldr	r3, [r7, #16]
 800ad26:	f383 8810 	msr	PRIMASK, r3
}
 800ad2a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ad2c:	bf00      	nop
 800ad2e:	371c      	adds	r7, #28
 800ad30:	46bd      	mov	sp, r7
 800ad32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad36:	4770      	bx	lr

0800ad38 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	b087      	sub	sp, #28
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
 800ad40:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad42:	f3ef 8310 	mrs	r3, PRIMASK
 800ad46:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad48:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ad4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad4c:	b672      	cpsid	i
}
 800ad4e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	685a      	ldr	r2, [r3, #4]
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	683a      	ldr	r2, [r7, #0]
 800ad62:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	683a      	ldr	r2, [r7, #0]
 800ad6a:	601a      	str	r2, [r3, #0]
 800ad6c:	697b      	ldr	r3, [r7, #20]
 800ad6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad70:	693b      	ldr	r3, [r7, #16]
 800ad72:	f383 8810 	msr	PRIMASK, r3
}
 800ad76:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ad78:	bf00      	nop
 800ad7a:	371c      	adds	r7, #28
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad82:	4770      	bx	lr

0800ad84 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ad84:	b480      	push	{r7}
 800ad86:	b087      	sub	sp, #28
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ad8c:	f3ef 8310 	mrs	r3, PRIMASK
 800ad90:	60fb      	str	r3, [r7, #12]
  return(result);
 800ad92:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ad94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad96:	b672      	cpsid	i
}
 800ad98:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	6812      	ldr	r2, [r2, #0]
 800ada2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	687a      	ldr	r2, [r7, #4]
 800adaa:	6852      	ldr	r2, [r2, #4]
 800adac:	605a      	str	r2, [r3, #4]
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adb2:	693b      	ldr	r3, [r7, #16]
 800adb4:	f383 8810 	msr	PRIMASK, r3
}
 800adb8:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800adba:	bf00      	nop
 800adbc:	371c      	adds	r7, #28
 800adbe:	46bd      	mov	sp, r7
 800adc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc4:	4770      	bx	lr

0800adc6 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800adc6:	b580      	push	{r7, lr}
 800adc8:	b086      	sub	sp, #24
 800adca:	af00      	add	r7, sp, #0
 800adcc:	6078      	str	r0, [r7, #4]
 800adce:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800add0:	f3ef 8310 	mrs	r3, PRIMASK
 800add4:	60fb      	str	r3, [r7, #12]
  return(result);
 800add6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800add8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800adda:	b672      	cpsid	i
}
 800addc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681a      	ldr	r2, [r3, #0]
 800ade2:	683b      	ldr	r3, [r7, #0]
 800ade4:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4618      	mov	r0, r3
 800adec:	f7ff ffca 	bl	800ad84 <LST_remove_node>
 800adf0:	697b      	ldr	r3, [r7, #20]
 800adf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800adf4:	693b      	ldr	r3, [r7, #16]
 800adf6:	f383 8810 	msr	PRIMASK, r3
}
 800adfa:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800adfc:	bf00      	nop
 800adfe:	3718      	adds	r7, #24
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bd80      	pop	{r7, pc}

0800ae04 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800ae04:	b480      	push	{r7}
 800ae06:	b085      	sub	sp, #20
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	60f8      	str	r0, [r7, #12]
 800ae0c:	60b9      	str	r1, [r7, #8]
 800ae0e:	607a      	str	r2, [r7, #4]
 800ae10:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	68ba      	ldr	r2, [r7, #8]
 800ae16:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	2200      	movs	r2, #0
 800ae1c:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2200      	movs	r2, #0
 800ae22:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	2200      	movs	r2, #0
 800ae28:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	687a      	ldr	r2, [r7, #4]
 800ae34:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	887a      	ldrh	r2, [r7, #2]
 800ae3a:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	7e3a      	ldrb	r2, [r7, #24]
 800ae40:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800ae42:	7e3b      	ldrb	r3, [r7, #24]
 800ae44:	f003 0302 	and.w	r3, r3, #2
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d006      	beq.n	800ae5a <CircularQueue_Init+0x56>
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	891b      	ldrh	r3, [r3, #8]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d002      	beq.n	800ae5a <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800ae54:	f04f 33ff 	mov.w	r3, #4294967295
 800ae58:	e000      	b.n	800ae5c <CircularQueue_Init+0x58>
  }
  return 0;
 800ae5a:	2300      	movs	r3, #0
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3714      	adds	r7, #20
 800ae60:	46bd      	mov	sp, r7
 800ae62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae66:	4770      	bx	lr

0800ae68 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b08e      	sub	sp, #56	; 0x38
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	60f8      	str	r0, [r7, #12]
 800ae70:	60b9      	str	r1, [r7, #8]
 800ae72:	603b      	str	r3, [r7, #0]
 800ae74:	4613      	mov	r3, r2
 800ae76:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800ae78:	2300      	movs	r3, #0
 800ae7a:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800ae80:	2300      	movs	r3, #0
 800ae82:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800ae84:	2300      	movs	r3, #0
 800ae86:	62bb      	str	r3, [r7, #40]	; 0x28
 800ae88:	2300      	movs	r3, #0
 800ae8a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800ae90:	2300      	movs	r3, #0
 800ae92:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	891b      	ldrh	r3, [r3, #8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <CircularQueue_Add+0x38>
 800ae9c:	2302      	movs	r3, #2
 800ae9e:	e000      	b.n	800aea2 <CircularQueue_Add+0x3a>
 800aea0:	2300      	movs	r3, #0
 800aea2:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	695b      	ldr	r3, [r3, #20]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d02a      	beq.n	800af02 <CircularQueue_Add+0x9a>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	891b      	ldrh	r3, [r3, #8]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d123      	bne.n	800aefc <CircularQueue_Add+0x94>
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681a      	ldr	r2, [r3, #0]
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	691b      	ldr	r3, [r3, #16]
 800aebc:	4413      	add	r3, r2
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	b29a      	uxth	r2, r3
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	6819      	ldr	r1, [r3, #0]
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	691b      	ldr	r3, [r3, #16]
 800aeca:	1c58      	adds	r0, r3, #1
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	4298      	cmp	r0, r3
 800aed2:	d306      	bcc.n	800aee2 <CircularQueue_Add+0x7a>
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	6918      	ldr	r0, [r3, #16]
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	685b      	ldr	r3, [r3, #4]
 800aedc:	1ac3      	subs	r3, r0, r3
 800aede:	3301      	adds	r3, #1
 800aee0:	e002      	b.n	800aee8 <CircularQueue_Add+0x80>
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	691b      	ldr	r3, [r3, #16]
 800aee6:	3301      	adds	r3, #1
 800aee8:	440b      	add	r3, r1
 800aeea:	781b      	ldrb	r3, [r3, #0]
 800aeec:	b29b      	uxth	r3, r3
 800aeee:	021b      	lsls	r3, r3, #8
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	4413      	add	r3, r2
 800aef4:	b29b      	uxth	r3, r3
 800aef6:	3302      	adds	r3, #2
 800aef8:	b29b      	uxth	r3, r3
 800aefa:	e001      	b.n	800af00 <CircularQueue_Add+0x98>
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	891b      	ldrh	r3, [r3, #8]
 800af00:	86fb      	strh	r3, [r7, #54]	; 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	891b      	ldrh	r3, [r3, #8]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d002      	beq.n	800af10 <CircularQueue_Add+0xa8>
  {
    elementSize = q->elementSize;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	891b      	ldrh	r3, [r3, #8]
 800af0e:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	691a      	ldr	r2, [r3, #16]
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	68db      	ldr	r3, [r3, #12]
 800af18:	429a      	cmp	r2, r3
 800af1a:	d307      	bcc.n	800af2c <CircularQueue_Add+0xc4>
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	685a      	ldr	r2, [r3, #4]
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	6919      	ldr	r1, [r3, #16]
 800af24:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800af26:	440b      	add	r3, r1
 800af28:	1ad3      	subs	r3, r2, r3
 800af2a:	e000      	b.n	800af2e <CircularQueue_Add+0xc6>
 800af2c:	2300      	movs	r3, #0
 800af2e:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800af30:	88fa      	ldrh	r2, [r7, #6]
 800af32:	7ffb      	ldrb	r3, [r7, #31]
 800af34:	4413      	add	r3, r2
 800af36:	461a      	mov	r2, r3
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	fb02 f303 	mul.w	r3, r2, r3
 800af3e:	69ba      	ldr	r2, [r7, #24]
 800af40:	429a      	cmp	r2, r3
 800af42:	d80b      	bhi.n	800af5c <CircularQueue_Add+0xf4>
 800af44:	88fa      	ldrh	r2, [r7, #6]
 800af46:	7ffb      	ldrb	r3, [r7, #31]
 800af48:	4413      	add	r3, r2
 800af4a:	461a      	mov	r2, r3
 800af4c:	69bb      	ldr	r3, [r7, #24]
 800af4e:	fbb3 f1f2 	udiv	r1, r3, r2
 800af52:	fb01 f202 	mul.w	r2, r1, r2
 800af56:	1a9b      	subs	r3, r3, r2
 800af58:	b2db      	uxtb	r3, r3
 800af5a:	e000      	b.n	800af5e <CircularQueue_Add+0xf6>
 800af5c:	2300      	movs	r3, #0
 800af5e:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800af60:	7dfa      	ldrb	r2, [r7, #23]
 800af62:	7ffb      	ldrb	r3, [r7, #31]
 800af64:	429a      	cmp	r2, r3
 800af66:	bf8c      	ite	hi
 800af68:	2301      	movhi	r3, #1
 800af6a:	2300      	movls	r3, #0
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800af70:	7fbb      	ldrb	r3, [r7, #30]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d008      	beq.n	800af88 <CircularQueue_Add+0x120>
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	7f1b      	ldrb	r3, [r3, #28]
 800af7a:	f003 0301 	and.w	r3, r3, #1
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d002      	beq.n	800af88 <CircularQueue_Add+0x120>
 800af82:	7dfb      	ldrb	r3, [r7, #23]
 800af84:	b29b      	uxth	r3, r3
 800af86:	e000      	b.n	800af8a <CircularQueue_Add+0x122>
 800af88:	8bbb      	ldrh	r3, [r7, #28]
 800af8a:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800af8c:	7fbb      	ldrb	r3, [r7, #30]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d008      	beq.n	800afa4 <CircularQueue_Add+0x13c>
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	7f1b      	ldrb	r3, [r3, #28]
 800af96:	f003 0302 	and.w	r3, r3, #2
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d002      	beq.n	800afa4 <CircularQueue_Add+0x13c>
 800af9e:	7ffb      	ldrb	r3, [r7, #31]
 800afa0:	b29b      	uxth	r3, r3
 800afa2:	e000      	b.n	800afa6 <CircularQueue_Add+0x13e>
 800afa4:	8bbb      	ldrh	r3, [r7, #28]
 800afa6:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800afa8:	88fb      	ldrh	r3, [r7, #6]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	f000 817e 	beq.w	800b2ac <CircularQueue_Add+0x444>
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	695a      	ldr	r2, [r3, #20]
 800afb4:	88f9      	ldrh	r1, [r7, #6]
 800afb6:	7ffb      	ldrb	r3, [r7, #31]
 800afb8:	440b      	add	r3, r1
 800afba:	4619      	mov	r1, r3
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	fb01 f303 	mul.w	r3, r1, r3
 800afc2:	441a      	add	r2, r3
 800afc4:	8bbb      	ldrh	r3, [r7, #28]
 800afc6:	441a      	add	r2, r3
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	685b      	ldr	r3, [r3, #4]
 800afcc:	429a      	cmp	r2, r3
 800afce:	f200 816d 	bhi.w	800b2ac <CircularQueue_Add+0x444>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800afd2:	2300      	movs	r3, #0
 800afd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800afd6:	e14a      	b.n	800b26e <CircularQueue_Add+0x406>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	691a      	ldr	r2, [r3, #16]
 800afdc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800afde:	441a      	add	r2, r3
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	685b      	ldr	r3, [r3, #4]
 800afe4:	429a      	cmp	r2, r3
 800afe6:	d307      	bcc.n	800aff8 <CircularQueue_Add+0x190>
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	691a      	ldr	r2, [r3, #16]
 800afec:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800afee:	441a      	add	r2, r3
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	1ad3      	subs	r3, r2, r3
 800aff6:	e003      	b.n	800b000 <CircularQueue_Add+0x198>
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	691a      	ldr	r2, [r3, #16]
 800affc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800affe:	4413      	add	r3, r2
 800b000:	68fa      	ldr	r2, [r7, #12]
 800b002:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	691b      	ldr	r3, [r3, #16]
 800b008:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	891b      	ldrh	r3, [r3, #8]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d130      	bne.n	800b074 <CircularQueue_Add+0x20c>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b018:	1c59      	adds	r1, r3, #1
 800b01a:	6339      	str	r1, [r7, #48]	; 0x30
 800b01c:	4413      	add	r3, r2
 800b01e:	88fa      	ldrh	r2, [r7, #6]
 800b020:	b2d2      	uxtb	r2, r2
 800b022:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b02a:	429a      	cmp	r2, r3
 800b02c:	d304      	bcc.n	800b038 <CircularQueue_Add+0x1d0>
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b034:	1ad3      	subs	r3, r2, r3
 800b036:	e000      	b.n	800b03a <CircularQueue_Add+0x1d2>
 800b038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b03a:	633b      	str	r3, [r7, #48]	; 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800b03c:	88fb      	ldrh	r3, [r7, #6]
 800b03e:	0a1b      	lsrs	r3, r3, #8
 800b040:	b298      	uxth	r0, r3
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681a      	ldr	r2, [r3, #0]
 800b046:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b048:	1c59      	adds	r1, r3, #1
 800b04a:	6339      	str	r1, [r7, #48]	; 0x30
 800b04c:	4413      	add	r3, r2
 800b04e:	b2c2      	uxtb	r2, r0
 800b050:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	685b      	ldr	r3, [r3, #4]
 800b056:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b058:	429a      	cmp	r2, r3
 800b05a:	d304      	bcc.n	800b066 <CircularQueue_Add+0x1fe>
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	685b      	ldr	r3, [r3, #4]
 800b060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b062:	1ad3      	subs	r3, r2, r3
 800b064:	e000      	b.n	800b068 <CircularQueue_Add+0x200>
 800b066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b068:	633b      	str	r3, [r7, #48]	; 0x30
        q->byteCount += 2;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	695b      	ldr	r3, [r3, #20]
 800b06e:	1c9a      	adds	r2, r3, #2
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800b074:	88fa      	ldrh	r2, [r7, #6]
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	6859      	ldr	r1, [r3, #4]
 800b07a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b07c:	1acb      	subs	r3, r1, r3
 800b07e:	4293      	cmp	r3, r2
 800b080:	bf28      	it	cs
 800b082:	4613      	movcs	r3, r2
 800b084:	62bb      	str	r3, [r7, #40]	; 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800b086:	88fb      	ldrh	r3, [r7, #6]
 800b088:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d007      	beq.n	800b09e <CircularQueue_Add+0x236>
 800b08e:	88fb      	ldrh	r3, [r7, #6]
 800b090:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b092:	429a      	cmp	r2, r3
 800b094:	d225      	bcs.n	800b0e2 <CircularQueue_Add+0x27a>
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	7f1b      	ldrb	r3, [r3, #28]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d121      	bne.n	800b0e2 <CircularQueue_Add+0x27a>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	681a      	ldr	r2, [r3, #0]
 800b0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0a4:	18d0      	adds	r0, r2, r3
 800b0a6:	88fb      	ldrh	r3, [r7, #6]
 800b0a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b0aa:	fb02 f303 	mul.w	r3, r2, r3
 800b0ae:	68ba      	ldr	r2, [r7, #8]
 800b0b0:	4413      	add	r3, r2
 800b0b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	f002 fdb2 	bl	800dc1e <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	695a      	ldr	r2, [r3, #20]
 800b0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0c0:	441a      	add	r2, r3
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	633b      	str	r3, [r7, #48]	; 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800b0ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0cc:	627b      	str	r3, [r7, #36]	; 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800b0ce:	88fa      	ldrh	r2, [r7, #6]
 800b0d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0d2:	1ad3      	subs	r3, r2, r3
 800b0d4:	62bb      	str	r3, [r7, #40]	; 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800b0d6:	7ffb      	ldrb	r3, [r7, #31]
 800b0d8:	b29a      	uxth	r2, r3
 800b0da:	88fb      	ldrh	r3, [r7, #6]
 800b0dc:	4413      	add	r3, r2
 800b0de:	86fb      	strh	r3, [r7, #54]	; 0x36
 800b0e0:	e0a4      	b.n	800b22c <CircularQueue_Add+0x3c4>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800b0e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	f000 80a1 	beq.w	800b22c <CircularQueue_Add+0x3c4>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	7f1b      	ldrb	r3, [r3, #28]
 800b0ee:	f003 0301 	and.w	r3, r3, #1
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d03a      	beq.n	800b16c <CircularQueue_Add+0x304>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	891b      	ldrh	r3, [r3, #8]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d10d      	bne.n	800b11a <CircularQueue_Add+0x2b2>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681a      	ldr	r2, [r3, #0]
 800b102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b104:	3b02      	subs	r3, #2
 800b106:	4413      	add	r3, r2
 800b108:	22ff      	movs	r2, #255	; 0xff
 800b10a:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681a      	ldr	r2, [r3, #0]
 800b110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b112:	3b01      	subs	r3, #1
 800b114:	4413      	add	r3, r2
 800b116:	22ff      	movs	r2, #255	; 0xff
 800b118:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	695a      	ldr	r2, [r3, #20]
 800b11e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b120:	441a      	add	r2, r3
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800b126:	2300      	movs	r3, #0
 800b128:	627b      	str	r3, [r7, #36]	; 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800b12a:	88fb      	ldrh	r3, [r7, #6]
 800b12c:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800b12e:	2300      	movs	r3, #0
 800b130:	633b      	str	r3, [r7, #48]	; 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	891b      	ldrh	r3, [r3, #8]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d16f      	bne.n	800b21a <CircularQueue_Add+0x3b2>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681a      	ldr	r2, [r3, #0]
 800b13e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b140:	1c59      	adds	r1, r3, #1
 800b142:	6339      	str	r1, [r7, #48]	; 0x30
 800b144:	4413      	add	r3, r2
 800b146:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b148:	b2d2      	uxtb	r2, r2
 800b14a:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b14e:	0a18      	lsrs	r0, r3, #8
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681a      	ldr	r2, [r3, #0]
 800b154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b156:	1c59      	adds	r1, r3, #1
 800b158:	6339      	str	r1, [r7, #48]	; 0x30
 800b15a:	4413      	add	r3, r2
 800b15c:	b2c2      	uxtb	r2, r0
 800b15e:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	695b      	ldr	r3, [r3, #20]
 800b164:	1c9a      	adds	r2, r3, #2
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	615a      	str	r2, [r3, #20]
 800b16a:	e056      	b.n	800b21a <CircularQueue_Add+0x3b2>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	7f1b      	ldrb	r3, [r3, #28]
 800b170:	f003 0302 	and.w	r3, r3, #2
 800b174:	2b00      	cmp	r3, #0
 800b176:	d050      	beq.n	800b21a <CircularQueue_Add+0x3b2>
        {
          if (q->elementSize == 0)
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	891b      	ldrh	r3, [r3, #8]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d14a      	bne.n	800b216 <CircularQueue_Add+0x3ae>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681a      	ldr	r2, [r3, #0]
 800b184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b186:	3b02      	subs	r3, #2
 800b188:	4413      	add	r3, r2
 800b18a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b18c:	b2d2      	uxtb	r2, r2
 800b18e:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b192:	0a19      	lsrs	r1, r3, #8
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	681a      	ldr	r2, [r3, #0]
 800b198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b19a:	3b01      	subs	r3, #1
 800b19c:	4413      	add	r3, r2
 800b19e:	b2ca      	uxtb	r2, r1
 800b1a0:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	681a      	ldr	r2, [r3, #0]
 800b1a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1a8:	18d0      	adds	r0, r2, r3
 800b1aa:	88fb      	ldrh	r3, [r7, #6]
 800b1ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b1ae:	fb02 f303 	mul.w	r3, r2, r3
 800b1b2:	68ba      	ldr	r2, [r7, #8]
 800b1b4:	4413      	add	r3, r2
 800b1b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1b8:	4619      	mov	r1, r3
 800b1ba:	f002 fd30 	bl	800dc1e <memcpy>
             q->byteCount += NbBytesToCopy; 
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	695a      	ldr	r2, [r3, #20]
 800b1c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1c4:	441a      	add	r2, r3
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800b1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1cc:	627b      	str	r3, [r7, #36]	; 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800b1ce:	88fa      	ldrh	r2, [r7, #6]
 800b1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1d2:	1ad3      	subs	r3, r2, r3
 800b1d4:	62bb      	str	r3, [r7, #40]	; 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	699b      	ldr	r3, [r3, #24]
 800b1da:	1c5a      	adds	r2, r3, #1
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	633b      	str	r3, [r7, #48]	; 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	681a      	ldr	r2, [r3, #0]
 800b1e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ea:	1c59      	adds	r1, r3, #1
 800b1ec:	6339      	str	r1, [r7, #48]	; 0x30
 800b1ee:	4413      	add	r3, r2
 800b1f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b1f2:	b2d2      	uxtb	r2, r2
 800b1f4:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800b1f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1f8:	0a18      	lsrs	r0, r3, #8
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681a      	ldr	r2, [r3, #0]
 800b1fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b200:	1c59      	adds	r1, r3, #1
 800b202:	6339      	str	r1, [r7, #48]	; 0x30
 800b204:	4413      	add	r3, r2
 800b206:	b2c2      	uxtb	r2, r0
 800b208:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	695b      	ldr	r3, [r3, #20]
 800b20e:	1c9a      	adds	r2, r3, #2
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	615a      	str	r2, [r3, #20]
 800b214:	e001      	b.n	800b21a <CircularQueue_Add+0x3b2>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800b216:	2300      	movs	r3, #0
 800b218:	e049      	b.n	800b2ae <CircularQueue_Add+0x446>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800b21a:	7ffb      	ldrb	r3, [r7, #31]
 800b21c:	b29a      	uxth	r2, r3
 800b21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b220:	b29b      	uxth	r3, r3
 800b222:	4413      	add	r3, r2
 800b224:	86fb      	strh	r3, [r7, #54]	; 0x36
        q->last = 0;        
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	2200      	movs	r2, #0
 800b22a:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800b22c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d015      	beq.n	800b25e <CircularQueue_Add+0x3f6>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681a      	ldr	r2, [r3, #0]
 800b236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b238:	18d0      	adds	r0, r2, r3
 800b23a:	88fb      	ldrh	r3, [r7, #6]
 800b23c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b23e:	fb03 f202 	mul.w	r2, r3, r2
 800b242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b244:	4413      	add	r3, r2
 800b246:	68ba      	ldr	r2, [r7, #8]
 800b248:	4413      	add	r3, r2
 800b24a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b24c:	4619      	mov	r1, r3
 800b24e:	f002 fce6 	bl	800dc1e <memcpy>
        q->byteCount += NbBytesToCopy;
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	695a      	ldr	r2, [r3, #20]
 800b256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b258:	441a      	add	r2, r3
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	699b      	ldr	r3, [r3, #24]
 800b262:	1c5a      	adds	r2, r3, #1
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800b268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b26a:	3301      	adds	r3, #1
 800b26c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b26e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	429a      	cmp	r2, r3
 800b274:	f4ff aeb0 	bcc.w	800afd8 <CircularQueue_Add+0x170>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681a      	ldr	r2, [r3, #0]
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	6919      	ldr	r1, [r3, #16]
 800b280:	7ffb      	ldrb	r3, [r7, #31]
 800b282:	4419      	add	r1, r3
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	685b      	ldr	r3, [r3, #4]
 800b288:	4299      	cmp	r1, r3
 800b28a:	d307      	bcc.n	800b29c <CircularQueue_Add+0x434>
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	6919      	ldr	r1, [r3, #16]
 800b290:	7ffb      	ldrb	r3, [r7, #31]
 800b292:	4419      	add	r1, r3
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	1acb      	subs	r3, r1, r3
 800b29a:	e003      	b.n	800b2a4 <CircularQueue_Add+0x43c>
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	6919      	ldr	r1, [r3, #16]
 800b2a0:	7ffb      	ldrb	r3, [r7, #31]
 800b2a2:	440b      	add	r3, r1
 800b2a4:	4413      	add	r3, r2
 800b2a6:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800b2a8:	6a3b      	ldr	r3, [r7, #32]
 800b2aa:	e000      	b.n	800b2ae <CircularQueue_Add+0x446>
    return NULL;
 800b2ac:	2300      	movs	r3, #0
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3738      	adds	r7, #56	; 0x38
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}

0800b2b6 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800b2b6:	b480      	push	{r7}
 800b2b8:	b085      	sub	sp, #20
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	6078      	str	r0, [r7, #4]
 800b2be:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	891b      	ldrh	r3, [r3, #8]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d101      	bne.n	800b2d4 <CircularQueue_Remove+0x1e>
 800b2d0:	2302      	movs	r3, #2
 800b2d2:	e000      	b.n	800b2d6 <CircularQueue_Remove+0x20>
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	695b      	ldr	r3, [r3, #20]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	f000 80cc 	beq.w	800b47e <CircularQueue_Remove+0x1c8>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	891b      	ldrh	r3, [r3, #8]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d121      	bne.n	800b332 <CircularQueue_Remove+0x7c>
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681a      	ldr	r2, [r3, #0]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	68db      	ldr	r3, [r3, #12]
 800b2f6:	4413      	add	r3, r2
 800b2f8:	781b      	ldrb	r3, [r3, #0]
 800b2fa:	b29a      	uxth	r2, r3
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	6819      	ldr	r1, [r3, #0]
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	68db      	ldr	r3, [r3, #12]
 800b304:	1c58      	adds	r0, r3, #1
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	4298      	cmp	r0, r3
 800b30c:	d306      	bcc.n	800b31c <CircularQueue_Remove+0x66>
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	68d8      	ldr	r0, [r3, #12]
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	685b      	ldr	r3, [r3, #4]
 800b316:	1ac3      	subs	r3, r0, r3
 800b318:	3301      	adds	r3, #1
 800b31a:	e002      	b.n	800b322 <CircularQueue_Remove+0x6c>
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	68db      	ldr	r3, [r3, #12]
 800b320:	3301      	adds	r3, #1
 800b322:	440b      	add	r3, r1
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	b29b      	uxth	r3, r3
 800b328:	021b      	lsls	r3, r3, #8
 800b32a:	b29b      	uxth	r3, r3
 800b32c:	4413      	add	r3, r2
 800b32e:	b29b      	uxth	r3, r3
 800b330:	e001      	b.n	800b336 <CircularQueue_Remove+0x80>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	891b      	ldrh	r3, [r3, #8]
 800b336:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	7f1b      	ldrb	r3, [r3, #28]
 800b33c:	f003 0301 	and.w	r3, r3, #1
 800b340:	2b00      	cmp	r3, #0
 800b342:	d057      	beq.n	800b3f4 <CircularQueue_Remove+0x13e>
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	7f1b      	ldrb	r3, [r3, #28]
 800b348:	f003 0302 	and.w	r3, r3, #2
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d151      	bne.n	800b3f4 <CircularQueue_Remove+0x13e>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b350:	897b      	ldrh	r3, [r7, #10]
 800b352:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b356:	4293      	cmp	r3, r2
 800b358:	d103      	bne.n	800b362 <CircularQueue_Remove+0xac>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	891b      	ldrh	r3, [r3, #8]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d012      	beq.n	800b388 <CircularQueue_Remove+0xd2>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	68da      	ldr	r2, [r3, #12]
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b36a:	429a      	cmp	r2, r3
 800b36c:	d942      	bls.n	800b3f4 <CircularQueue_Remove+0x13e>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	891b      	ldrh	r3, [r3, #8]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d03e      	beq.n	800b3f4 <CircularQueue_Remove+0x13e>
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	685a      	ldr	r2, [r3, #4]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	68db      	ldr	r3, [r3, #12]
 800b37e:	1ad3      	subs	r3, r2, r3
 800b380:	687a      	ldr	r2, [r7, #4]
 800b382:	8912      	ldrh	r2, [r2, #8]
 800b384:	4293      	cmp	r3, r2
 800b386:	d235      	bcs.n	800b3f4 <CircularQueue_Remove+0x13e>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	695a      	ldr	r2, [r3, #20]
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	68d9      	ldr	r1, [r3, #12]
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	685b      	ldr	r3, [r3, #4]
 800b394:	1acb      	subs	r3, r1, r3
 800b396:	441a      	add	r2, r3
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	891b      	ldrh	r3, [r3, #8]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d121      	bne.n	800b3ee <CircularQueue_Remove+0x138>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681a      	ldr	r2, [r3, #0]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	68db      	ldr	r3, [r3, #12]
 800b3b2:	4413      	add	r3, r2
 800b3b4:	781b      	ldrb	r3, [r3, #0]
 800b3b6:	b29a      	uxth	r2, r3
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6819      	ldr	r1, [r3, #0]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	68db      	ldr	r3, [r3, #12]
 800b3c0:	1c58      	adds	r0, r3, #1
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	685b      	ldr	r3, [r3, #4]
 800b3c6:	4298      	cmp	r0, r3
 800b3c8:	d306      	bcc.n	800b3d8 <CircularQueue_Remove+0x122>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	68d8      	ldr	r0, [r3, #12]
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	685b      	ldr	r3, [r3, #4]
 800b3d2:	1ac3      	subs	r3, r0, r3
 800b3d4:	3301      	adds	r3, #1
 800b3d6:	e002      	b.n	800b3de <CircularQueue_Remove+0x128>
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	68db      	ldr	r3, [r3, #12]
 800b3dc:	3301      	adds	r3, #1
 800b3de:	440b      	add	r3, r1
 800b3e0:	781b      	ldrb	r3, [r3, #0]
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	021b      	lsls	r3, r3, #8
 800b3e6:	b29b      	uxth	r3, r3
 800b3e8:	4413      	add	r3, r2
 800b3ea:	b29b      	uxth	r3, r3
 800b3ec:	e001      	b.n	800b3f2 <CircularQueue_Remove+0x13c>
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	891b      	ldrh	r3, [r3, #8]
 800b3f2:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681a      	ldr	r2, [r3, #0]
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	68d9      	ldr	r1, [r3, #12]
 800b3fc:	7a7b      	ldrb	r3, [r7, #9]
 800b3fe:	4419      	add	r1, r3
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	685b      	ldr	r3, [r3, #4]
 800b404:	4299      	cmp	r1, r3
 800b406:	d307      	bcc.n	800b418 <CircularQueue_Remove+0x162>
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	68d9      	ldr	r1, [r3, #12]
 800b40c:	7a7b      	ldrb	r3, [r7, #9]
 800b40e:	4419      	add	r1, r3
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	685b      	ldr	r3, [r3, #4]
 800b414:	1acb      	subs	r3, r1, r3
 800b416:	e003      	b.n	800b420 <CircularQueue_Remove+0x16a>
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	68d9      	ldr	r1, [r3, #12]
 800b41c:	7a7b      	ldrb	r3, [r7, #9]
 800b41e:	440b      	add	r3, r1
 800b420:	4413      	add	r3, r2
 800b422:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	695b      	ldr	r3, [r3, #20]
 800b428:	8979      	ldrh	r1, [r7, #10]
 800b42a:	7a7a      	ldrb	r2, [r7, #9]
 800b42c:	440a      	add	r2, r1
 800b42e:	1a9a      	subs	r2, r3, r2
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	695b      	ldr	r3, [r3, #20]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d01b      	beq.n	800b474 <CircularQueue_Remove+0x1be>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	68da      	ldr	r2, [r3, #12]
 800b440:	897b      	ldrh	r3, [r7, #10]
 800b442:	441a      	add	r2, r3
 800b444:	7a7b      	ldrb	r3, [r7, #9]
 800b446:	441a      	add	r2, r3
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	429a      	cmp	r2, r3
 800b44e:	d309      	bcc.n	800b464 <CircularQueue_Remove+0x1ae>
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	68da      	ldr	r2, [r3, #12]
 800b454:	897b      	ldrh	r3, [r7, #10]
 800b456:	441a      	add	r2, r3
 800b458:	7a7b      	ldrb	r3, [r7, #9]
 800b45a:	441a      	add	r2, r3
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	685b      	ldr	r3, [r3, #4]
 800b460:	1ad3      	subs	r3, r2, r3
 800b462:	e005      	b.n	800b470 <CircularQueue_Remove+0x1ba>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	68da      	ldr	r2, [r3, #12]
 800b468:	897b      	ldrh	r3, [r7, #10]
 800b46a:	441a      	add	r2, r3
 800b46c:	7a7b      	ldrb	r3, [r7, #9]
 800b46e:	4413      	add	r3, r2
 800b470:	687a      	ldr	r2, [r7, #4]
 800b472:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	699b      	ldr	r3, [r3, #24]
 800b478:	1e5a      	subs	r2, r3, #1
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800b47e:	683b      	ldr	r3, [r7, #0]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d002      	beq.n	800b48a <CircularQueue_Remove+0x1d4>
  {
    *elementSize = eltSize;
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	897a      	ldrh	r2, [r7, #10]
 800b488:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800b48a:	68fb      	ldr	r3, [r7, #12]
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3714      	adds	r7, #20
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr

0800b498 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800b498:	b480      	push	{r7}
 800b49a:	b087      	sub	sp, #28
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	891b      	ldrh	r3, [r3, #8]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d101      	bne.n	800b4b6 <CircularQueue_Sense+0x1e>
 800b4b2:	2302      	movs	r3, #2
 800b4b4:	e000      	b.n	800b4b8 <CircularQueue_Sense+0x20>
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800b4be:	2300      	movs	r3, #0
 800b4c0:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	695b      	ldr	r3, [r3, #20]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	f000 8090 	beq.w	800b5ec <CircularQueue_Sense+0x154>
  {
    FirstElemetPos = q->first;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	68db      	ldr	r3, [r3, #12]
 800b4d0:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	891b      	ldrh	r3, [r3, #8]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d121      	bne.n	800b51e <CircularQueue_Sense+0x86>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	68db      	ldr	r3, [r3, #12]
 800b4e2:	4413      	add	r3, r2
 800b4e4:	781b      	ldrb	r3, [r3, #0]
 800b4e6:	b29a      	uxth	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	6819      	ldr	r1, [r3, #0]
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	68db      	ldr	r3, [r3, #12]
 800b4f0:	1c58      	adds	r0, r3, #1
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	685b      	ldr	r3, [r3, #4]
 800b4f6:	4298      	cmp	r0, r3
 800b4f8:	d306      	bcc.n	800b508 <CircularQueue_Sense+0x70>
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	68d8      	ldr	r0, [r3, #12]
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	685b      	ldr	r3, [r3, #4]
 800b502:	1ac3      	subs	r3, r0, r3
 800b504:	3301      	adds	r3, #1
 800b506:	e002      	b.n	800b50e <CircularQueue_Sense+0x76>
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	68db      	ldr	r3, [r3, #12]
 800b50c:	3301      	adds	r3, #1
 800b50e:	440b      	add	r3, r1
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	b29b      	uxth	r3, r3
 800b514:	021b      	lsls	r3, r3, #8
 800b516:	b29b      	uxth	r3, r3
 800b518:	4413      	add	r3, r2
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	e001      	b.n	800b522 <CircularQueue_Sense+0x8a>
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	891b      	ldrh	r3, [r3, #8]
 800b522:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	7f1b      	ldrb	r3, [r3, #28]
 800b528:	f003 0301 	and.w	r3, r3, #1
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d048      	beq.n	800b5c2 <CircularQueue_Sense+0x12a>
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	7f1b      	ldrb	r3, [r3, #28]
 800b534:	f003 0302 	and.w	r3, r3, #2
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d142      	bne.n	800b5c2 <CircularQueue_Sense+0x12a>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b53c:	8a7b      	ldrh	r3, [r7, #18]
 800b53e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b542:	4293      	cmp	r3, r2
 800b544:	d103      	bne.n	800b54e <CircularQueue_Sense+0xb6>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	891b      	ldrh	r3, [r3, #8]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d012      	beq.n	800b574 <CircularQueue_Sense+0xdc>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	68da      	ldr	r2, [r3, #12]
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800b556:	429a      	cmp	r2, r3
 800b558:	d933      	bls.n	800b5c2 <CircularQueue_Sense+0x12a>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	891b      	ldrh	r3, [r3, #8]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d02f      	beq.n	800b5c2 <CircularQueue_Sense+0x12a>
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	685a      	ldr	r2, [r3, #4]
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	68db      	ldr	r3, [r3, #12]
 800b56a:	1ad3      	subs	r3, r2, r3
 800b56c:	687a      	ldr	r2, [r7, #4]
 800b56e:	8912      	ldrh	r2, [r2, #8]
 800b570:	4293      	cmp	r3, r2
 800b572:	d226      	bcs.n	800b5c2 <CircularQueue_Sense+0x12a>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800b574:	2300      	movs	r3, #0
 800b576:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	891b      	ldrh	r3, [r3, #8]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d11d      	bne.n	800b5bc <CircularQueue_Sense+0x124>
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	681a      	ldr	r2, [r3, #0]
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	4413      	add	r3, r2
 800b588:	781b      	ldrb	r3, [r3, #0]
 800b58a:	b29a      	uxth	r2, r3
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6819      	ldr	r1, [r3, #0]
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	1c58      	adds	r0, r3, #1
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	685b      	ldr	r3, [r3, #4]
 800b598:	4298      	cmp	r0, r3
 800b59a:	d305      	bcc.n	800b5a8 <CircularQueue_Sense+0x110>
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	68f8      	ldr	r0, [r7, #12]
 800b5a2:	1ac3      	subs	r3, r0, r3
 800b5a4:	3301      	adds	r3, #1
 800b5a6:	e001      	b.n	800b5ac <CircularQueue_Sense+0x114>
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	3301      	adds	r3, #1
 800b5ac:	440b      	add	r3, r1
 800b5ae:	781b      	ldrb	r3, [r3, #0]
 800b5b0:	b29b      	uxth	r3, r3
 800b5b2:	021b      	lsls	r3, r3, #8
 800b5b4:	b29b      	uxth	r3, r3
 800b5b6:	4413      	add	r3, r2
 800b5b8:	b29b      	uxth	r3, r3
 800b5ba:	e001      	b.n	800b5c0 <CircularQueue_Sense+0x128>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	891b      	ldrh	r3, [r3, #8]
 800b5c0:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681a      	ldr	r2, [r3, #0]
 800b5c6:	7af9      	ldrb	r1, [r7, #11]
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	4419      	add	r1, r3
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	685b      	ldr	r3, [r3, #4]
 800b5d0:	4299      	cmp	r1, r3
 800b5d2:	d306      	bcc.n	800b5e2 <CircularQueue_Sense+0x14a>
 800b5d4:	7af9      	ldrb	r1, [r7, #11]
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	4419      	add	r1, r3
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	1acb      	subs	r3, r1, r3
 800b5e0:	e002      	b.n	800b5e8 <CircularQueue_Sense+0x150>
 800b5e2:	7af9      	ldrb	r1, [r7, #11]
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	440b      	add	r3, r1
 800b5e8:	4413      	add	r3, r2
 800b5ea:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800b5ec:	683b      	ldr	r3, [r7, #0]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d002      	beq.n	800b5f8 <CircularQueue_Sense+0x160>
  {
    *elementSize = eltSize;
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	8a7a      	ldrh	r2, [r7, #18]
 800b5f6:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800b5f8:	697b      	ldr	r3, [r7, #20]
}
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	371c      	adds	r7, #28
 800b5fe:	46bd      	mov	sp, r7
 800b600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b604:	4770      	bx	lr
	...

0800b608 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800b608:	b480      	push	{r7}
 800b60a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800b60c:	4b03      	ldr	r3, [pc, #12]	; (800b61c <LL_FLASH_GetUDN+0x14>)
 800b60e:	681b      	ldr	r3, [r3, #0]
}
 800b610:	4618      	mov	r0, r3
 800b612:	46bd      	mov	sp, r7
 800b614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b618:	4770      	bx	lr
 800b61a:	bf00      	nop
 800b61c:	1fff7580 	.word	0x1fff7580

0800b620 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800b620:	b480      	push	{r7}
 800b622:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800b624:	4b03      	ldr	r3, [pc, #12]	; (800b634 <LL_FLASH_GetDeviceID+0x14>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	b2db      	uxtb	r3, r3
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	46bd      	mov	sp, r7
 800b62e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b632:	4770      	bx	lr
 800b634:	1fff7584 	.word	0x1fff7584

0800b638 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800b638:	b480      	push	{r7}
 800b63a:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800b63c:	4b03      	ldr	r3, [pc, #12]	; (800b64c <LL_FLASH_GetSTCompanyID+0x14>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	0a1b      	lsrs	r3, r3, #8
}
 800b642:	4618      	mov	r0, r3
 800b644:	46bd      	mov	sp, r7
 800b646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64a:	4770      	bx	lr
 800b64c:	1fff7584 	.word	0x1fff7584

0800b650 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800b650:	b5b0      	push	{r4, r5, r7, lr}
 800b652:	b090      	sub	sp, #64	; 0x40
 800b654:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800b656:	2392      	movs	r3, #146	; 0x92
 800b658:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800b65c:	4b45      	ldr	r3, [pc, #276]	; (800b774 <APP_BLE_Init+0x124>)
 800b65e:	1d3c      	adds	r4, r7, #4
 800b660:	461d      	mov	r5, r3
 800b662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b666:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b668:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b66a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b66c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b66e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b672:	c403      	stmia	r4!, {r0, r1}
 800b674:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800b676:	f000 fb37 	bl	800bce8 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800b67a:	2101      	movs	r1, #1
 800b67c:	2002      	movs	r0, #2
 800b67e:	f001 fdbd 	bl	800d1fc <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800b682:	4a3d      	ldr	r2, [pc, #244]	; (800b778 <APP_BLE_Init+0x128>)
 800b684:	2100      	movs	r1, #0
 800b686:	2002      	movs	r0, #2
 800b688:	f001 fee4 	bl	800d454 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800b68c:	1d3b      	adds	r3, r7, #4
 800b68e:	4618      	mov	r0, r3
 800b690:	f7fe fbe6 	bl	8009e60 <SHCI_C2_BLE_Init>
 800b694:	4603      	mov	r3, r0
 800b696:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  if (status != SHCI_Success)
 800b69a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d012      	beq.n	800b6c8 <APP_BLE_Init+0x78>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800b6a2:	4836      	ldr	r0, [pc, #216]	; (800b77c <APP_BLE_Init+0x12c>)
 800b6a4:	f7ff f9ea 	bl	800aa7c <DbgTraceGetFileName>
 800b6a8:	4601      	mov	r1, r0
 800b6aa:	f240 1347 	movw	r3, #327	; 0x147
 800b6ae:	4a34      	ldr	r2, [pc, #208]	; (800b780 <APP_BLE_Init+0x130>)
 800b6b0:	4834      	ldr	r0, [pc, #208]	; (800b784 <APP_BLE_Init+0x134>)
 800b6b2:	f002 f8d3 	bl	800d85c <iprintf>
 800b6b6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800b6ba:	4619      	mov	r1, r3
 800b6bc:	4832      	ldr	r0, [pc, #200]	; (800b788 <APP_BLE_Init+0x138>)
 800b6be:	f002 f8cd 	bl	800d85c <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800b6c2:	f7f7 faed 	bl	8002ca0 <Error_Handler>
 800b6c6:	e00c      	b.n	800b6e2 <APP_BLE_Init+0x92>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 800b6c8:	482c      	ldr	r0, [pc, #176]	; (800b77c <APP_BLE_Init+0x12c>)
 800b6ca:	f7ff f9d7 	bl	800aa7c <DbgTraceGetFileName>
 800b6ce:	4601      	mov	r1, r0
 800b6d0:	f240 134d 	movw	r3, #333	; 0x14d
 800b6d4:	4a2a      	ldr	r2, [pc, #168]	; (800b780 <APP_BLE_Init+0x130>)
 800b6d6:	482b      	ldr	r0, [pc, #172]	; (800b784 <APP_BLE_Init+0x134>)
 800b6d8:	f002 f8c0 	bl	800d85c <iprintf>
 800b6dc:	482b      	ldr	r0, [pc, #172]	; (800b78c <APP_BLE_Init+0x13c>)
 800b6de:	f002 f8bd 	bl	800d85c <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800b6e2:	f000 fb17 	bl	800bd14 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800b6e6:	f7fe fb15 	bl	8009d14 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800b6ea:	4b29      	ldr	r3, [pc, #164]	; (800b790 <APP_BLE_Init+0x140>)
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800b6f2:	4b27      	ldr	r3, [pc, #156]	; (800b790 <APP_BLE_Init+0x140>)
 800b6f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b6f8:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800b6fa:	4a26      	ldr	r2, [pc, #152]	; (800b794 <APP_BLE_Init+0x144>)
 800b6fc:	2100      	movs	r1, #0
 800b6fe:	2001      	movs	r0, #1
 800b700:	f001 fea8 	bl	800d454 <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800b704:	2006      	movs	r0, #6
 800b706:	f7fe f979 	bl	80099fc <aci_hal_set_radio_activity_mask>
 800b70a:	4603      	mov	r3, r0
 800b70c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (ret != BLE_STATUS_SUCCESS)
 800b710:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b714:	2b00      	cmp	r3, #0
 800b716:	d010      	beq.n	800b73a <APP_BLE_Init+0xea>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 800b718:	4818      	ldr	r0, [pc, #96]	; (800b77c <APP_BLE_Init+0x12c>)
 800b71a:	f7ff f9af 	bl	800aa7c <DbgTraceGetFileName>
 800b71e:	4601      	mov	r1, r0
 800b720:	f240 1371 	movw	r3, #369	; 0x171
 800b724:	4a16      	ldr	r2, [pc, #88]	; (800b780 <APP_BLE_Init+0x130>)
 800b726:	4817      	ldr	r0, [pc, #92]	; (800b784 <APP_BLE_Init+0x134>)
 800b728:	f002 f898 	bl	800d85c <iprintf>
 800b72c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800b730:	4619      	mov	r1, r3
 800b732:	4819      	ldr	r0, [pc, #100]	; (800b798 <APP_BLE_Init+0x148>)
 800b734:	f002 f892 	bl	800d85c <iprintf>
 800b738:	e00c      	b.n	800b754 <APP_BLE_Init+0x104>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 800b73a:	4810      	ldr	r0, [pc, #64]	; (800b77c <APP_BLE_Init+0x12c>)
 800b73c:	f7ff f99e 	bl	800aa7c <DbgTraceGetFileName>
 800b740:	4601      	mov	r1, r0
 800b742:	f240 1375 	movw	r3, #373	; 0x175
 800b746:	4a0e      	ldr	r2, [pc, #56]	; (800b780 <APP_BLE_Init+0x130>)
 800b748:	480e      	ldr	r0, [pc, #56]	; (800b784 <APP_BLE_Init+0x134>)
 800b74a:	f002 f887 	bl	800d85c <iprintf>
 800b74e:	4813      	ldr	r0, [pc, #76]	; (800b79c <APP_BLE_Init+0x14c>)
 800b750:	f002 f884 	bl	800d85c <iprintf>
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800b754:	f000 ffa4 	bl	800c6a0 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800b758:	4b0d      	ldr	r3, [pc, #52]	; (800b790 <APP_BLE_Init+0x140>)
 800b75a:	2200      	movs	r2, #0
 800b75c:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800b75e:	4b0c      	ldr	r3, [pc, #48]	; (800b790 <APP_BLE_Init+0x140>)
 800b760:	2200      	movs	r2, #0
 800b762:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800b764:	2001      	movs	r0, #1
 800b766:	f000 fd69 	bl	800c23c <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800b76a:	bf00      	nop
}
 800b76c:	3740      	adds	r7, #64	; 0x40
 800b76e:	46bd      	mov	sp, r7
 800b770:	bdb0      	pop	{r4, r5, r7, pc}
 800b772:	bf00      	nop
 800b774:	0800ebb4 	.word	0x0800ebb4
 800b778:	0800a07d 	.word	0x0800a07d
 800b77c:	0800eaa8 	.word	0x0800eaa8
 800b780:	0800fde0 	.word	0x0800fde0
 800b784:	0800eac4 	.word	0x0800eac4
 800b788:	0800ead8 	.word	0x0800ead8
 800b78c:	0800eb10 	.word	0x0800eb10
 800b790:	2000170c 	.word	0x2000170c
 800b794:	0800c3c1 	.word	0x0800c3c1
 800b798:	0800eb38 	.word	0x0800eb38
 800b79c:	0800eb7c 	.word	0x0800eb7c

0800b7a0 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800b7a0:	b5b0      	push	{r4, r5, r7, lr}
 800b7a2:	b08e      	sub	sp, #56	; 0x38
 800b7a4:	af04      	add	r7, sp, #16
 800b7a6:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800b7a8:	2392      	movs	r3, #146	; 0x92
 800b7aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	3301      	adds	r3, #1
 800b7b2:	623b      	str	r3, [r7, #32]

  switch (p_event_pckt->evt)
 800b7b4:	6a3b      	ldr	r3, [r7, #32]
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	2bff      	cmp	r3, #255	; 0xff
 800b7ba:	f000 811d 	beq.w	800b9f8 <SVCCTL_App_Notification+0x258>
 800b7be:	2bff      	cmp	r3, #255	; 0xff
 800b7c0:	f300 8269 	bgt.w	800bc96 <SVCCTL_App_Notification+0x4f6>
 800b7c4:	2b05      	cmp	r3, #5
 800b7c6:	d002      	beq.n	800b7ce <SVCCTL_App_Notification+0x2e>
 800b7c8:	2b3e      	cmp	r3, #62	; 0x3e
 800b7ca:	d042      	beq.n	800b852 <SVCCTL_App_Notification+0xb2>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800b7cc:	e263      	b.n	800bc96 <SVCCTL_App_Notification+0x4f6>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800b7ce:	6a3b      	ldr	r3, [r7, #32]
 800b7d0:	3302      	adds	r3, #2
 800b7d2:	60bb      	str	r3, [r7, #8]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800b7d4:	68bb      	ldr	r3, [r7, #8]
 800b7d6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b7da:	b29a      	uxth	r2, r3
 800b7dc:	4bb1      	ldr	r3, [pc, #708]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b7de:	8adb      	ldrh	r3, [r3, #22]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d128      	bne.n	800b836 <SVCCTL_App_Notification+0x96>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800b7e4:	4baf      	ldr	r3, [pc, #700]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800b7ea:	4bae      	ldr	r3, [pc, #696]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800b7f2:	48ad      	ldr	r0, [pc, #692]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800b7f4:	f7ff f942 	bl	800aa7c <DbgTraceGetFileName>
 800b7f8:	4601      	mov	r1, r0
 800b7fa:	f240 13b9 	movw	r3, #441	; 0x1b9
 800b7fe:	4aab      	ldr	r2, [pc, #684]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800b800:	48ab      	ldr	r0, [pc, #684]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800b802:	f002 f82b 	bl	800d85c <iprintf>
 800b806:	48ab      	ldr	r0, [pc, #684]	; (800bab4 <SVCCTL_App_Notification+0x314>)
 800b808:	f002 f896 	bl	800d938 <puts>
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800b80c:	48a6      	ldr	r0, [pc, #664]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800b80e:	f7ff f935 	bl	800aa7c <DbgTraceGetFileName>
 800b812:	4601      	mov	r1, r0
 800b814:	f44f 73dd 	mov.w	r3, #442	; 0x1ba
 800b818:	4aa4      	ldr	r2, [pc, #656]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800b81a:	48a5      	ldr	r0, [pc, #660]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800b81c:	f002 f81e 	bl	800d85c <iprintf>
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b826:	b29b      	uxth	r3, r3
 800b828:	4619      	mov	r1, r3
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	78db      	ldrb	r3, [r3, #3]
 800b82e:	461a      	mov	r2, r3
 800b830:	48a1      	ldr	r0, [pc, #644]	; (800bab8 <SVCCTL_App_Notification+0x318>)
 800b832:	f002 f813 	bl	800d85c <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 800b836:	2001      	movs	r0, #1
 800b838:	f000 fd00 	bl	800c23c <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800b83c:	4b9f      	ldr	r3, [pc, #636]	; (800babc <SVCCTL_App_Notification+0x31c>)
 800b83e:	2201      	movs	r2, #1
 800b840:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800b842:	4b98      	ldr	r3, [pc, #608]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b844:	8ada      	ldrh	r2, [r3, #22]
 800b846:	4b9d      	ldr	r3, [pc, #628]	; (800babc <SVCCTL_App_Notification+0x31c>)
 800b848:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 800b84a:	489c      	ldr	r0, [pc, #624]	; (800babc <SVCCTL_App_Notification+0x31c>)
 800b84c:	f000 ff14 	bl	800c678 <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800b850:	e224      	b.n	800bc9c <SVCCTL_App_Notification+0x4fc>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800b852:	6a3b      	ldr	r3, [r7, #32]
 800b854:	3302      	adds	r3, #2
 800b856:	617b      	str	r3, [r7, #20]
      switch (p_meta_evt->subevent)
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	781b      	ldrb	r3, [r3, #0]
 800b85c:	2b01      	cmp	r3, #1
 800b85e:	d042      	beq.n	800b8e6 <SVCCTL_App_Notification+0x146>
 800b860:	2b03      	cmp	r3, #3
 800b862:	f040 80c7 	bne.w	800b9f4 <SVCCTL_App_Notification+0x254>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 800b866:	697b      	ldr	r3, [r7, #20]
 800b868:	3301      	adds	r3, #1
 800b86a:	613b      	str	r3, [r7, #16]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800b86c:	488e      	ldr	r0, [pc, #568]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800b86e:	f7ff f905 	bl	800aa7c <DbgTraceGetFileName>
 800b872:	4601      	mov	r1, r0
 800b874:	f240 13e1 	movw	r3, #481	; 0x1e1
 800b878:	4a8c      	ldr	r2, [pc, #560]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800b87a:	488d      	ldr	r0, [pc, #564]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800b87c:	f001 ffee 	bl	800d85c <iprintf>
 800b880:	488f      	ldr	r0, [pc, #572]	; (800bac0 <SVCCTL_App_Notification+0x320>)
 800b882:	f002 f859 	bl	800d938 <puts>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800b886:	4888      	ldr	r0, [pc, #544]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800b888:	f7ff f8f8 	bl	800aa7c <DbgTraceGetFileName>
 800b88c:	4601      	mov	r1, r0
 800b88e:	f44f 73f1 	mov.w	r3, #482	; 0x1e2
 800b892:	4a86      	ldr	r2, [pc, #536]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800b894:	4886      	ldr	r0, [pc, #536]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800b896:	f001 ffe1 	bl	800d85c <iprintf>
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7f4 fe16 	bl	80004d4 <__aeabi_i2d>
 800b8a8:	f04f 0200 	mov.w	r2, #0
 800b8ac:	4b85      	ldr	r3, [pc, #532]	; (800bac4 <SVCCTL_App_Notification+0x324>)
 800b8ae:	f7f4 fe7b 	bl	80005a8 <__aeabi_dmul>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	460b      	mov	r3, r1
 800b8b6:	4610      	mov	r0, r2
 800b8b8:	4619      	mov	r1, r3
 800b8ba:	693b      	ldr	r3, [r7, #16]
 800b8bc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800b8c0:	b29b      	uxth	r3, r3
 800b8c2:	461c      	mov	r4, r3
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800b8ca:	b29b      	uxth	r3, r3
 800b8cc:	461a      	mov	r2, r3
 800b8ce:	4613      	mov	r3, r2
 800b8d0:	009b      	lsls	r3, r3, #2
 800b8d2:	4413      	add	r3, r2
 800b8d4:	005b      	lsls	r3, r3, #1
 800b8d6:	9301      	str	r3, [sp, #4]
 800b8d8:	9400      	str	r4, [sp, #0]
 800b8da:	4602      	mov	r2, r0
 800b8dc:	460b      	mov	r3, r1
 800b8de:	487a      	ldr	r0, [pc, #488]	; (800bac8 <SVCCTL_App_Notification+0x328>)
 800b8e0:	f001 ffbc 	bl	800d85c <iprintf>
          break;
 800b8e4:	e087      	b.n	800b9f6 <SVCCTL_App_Notification+0x256>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	60fb      	str	r3, [r7, #12]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 800b8ec:	486e      	ldr	r0, [pc, #440]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800b8ee:	f7ff f8c5 	bl	800aa7c <DbgTraceGetFileName>
 800b8f2:	4601      	mov	r1, r0
 800b8f4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800b8f8:	4a6c      	ldr	r2, [pc, #432]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800b8fa:	486d      	ldr	r0, [pc, #436]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800b8fc:	f001 ffae 	bl	800d85c <iprintf>
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b906:	b29b      	uxth	r3, r3
 800b908:	4619      	mov	r1, r3
 800b90a:	4870      	ldr	r0, [pc, #448]	; (800bacc <SVCCTL_App_Notification+0x32c>)
 800b90c:	f001 ffa6 	bl	800d85c <iprintf>
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800b910:	4865      	ldr	r0, [pc, #404]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800b912:	f7ff f8b3 	bl	800aa7c <DbgTraceGetFileName>
 800b916:	4601      	mov	r1, r0
 800b918:	f240 13f5 	movw	r3, #501	; 0x1f5
 800b91c:	4a63      	ldr	r2, [pc, #396]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800b91e:	4864      	ldr	r0, [pc, #400]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800b920:	f001 ff9c 	bl	800d85c <iprintf>
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	7a9b      	ldrb	r3, [r3, #10]
 800b928:	4618      	mov	r0, r3
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	7a5b      	ldrb	r3, [r3, #9]
 800b92e:	461c      	mov	r4, r3
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	7a1b      	ldrb	r3, [r3, #8]
 800b934:	461d      	mov	r5, r3
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	79db      	ldrb	r3, [r3, #7]
 800b93a:	461a      	mov	r2, r3
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	799b      	ldrb	r3, [r3, #6]
 800b940:	4619      	mov	r1, r3
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	795b      	ldrb	r3, [r3, #5]
 800b946:	9302      	str	r3, [sp, #8]
 800b948:	9101      	str	r1, [sp, #4]
 800b94a:	9200      	str	r2, [sp, #0]
 800b94c:	462b      	mov	r3, r5
 800b94e:	4622      	mov	r2, r4
 800b950:	4601      	mov	r1, r0
 800b952:	485f      	ldr	r0, [pc, #380]	; (800bad0 <SVCCTL_App_Notification+0x330>)
 800b954:	f001 ff82 	bl	800d85c <iprintf>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800b958:	4853      	ldr	r0, [pc, #332]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800b95a:	f7ff f88f 	bl	800aa7c <DbgTraceGetFileName>
 800b95e:	4601      	mov	r1, r0
 800b960:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 800b964:	4a51      	ldr	r2, [pc, #324]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800b966:	4852      	ldr	r0, [pc, #328]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800b968:	f001 ff78 	bl	800d85c <iprintf>
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 800b972:	b29b      	uxth	r3, r3
 800b974:	4618      	mov	r0, r3
 800b976:	f7f4 fdad 	bl	80004d4 <__aeabi_i2d>
 800b97a:	f04f 0200 	mov.w	r2, #0
 800b97e:	4b51      	ldr	r3, [pc, #324]	; (800bac4 <SVCCTL_App_Notification+0x324>)
 800b980:	f7f4 fe12 	bl	80005a8 <__aeabi_dmul>
 800b984:	4602      	mov	r2, r0
 800b986:	460b      	mov	r3, r1
 800b988:	4610      	mov	r0, r2
 800b98a:	4619      	mov	r1, r3
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 800b992:	b29b      	uxth	r3, r3
 800b994:	461c      	mov	r4, r3
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 800b99c:	b29b      	uxth	r3, r3
 800b99e:	461a      	mov	r2, r3
 800b9a0:	4613      	mov	r3, r2
 800b9a2:	009b      	lsls	r3, r3, #2
 800b9a4:	4413      	add	r3, r2
 800b9a6:	005b      	lsls	r3, r3, #1
 800b9a8:	9301      	str	r3, [sp, #4]
 800b9aa:	9400      	str	r4, [sp, #0]
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	4845      	ldr	r0, [pc, #276]	; (800bac8 <SVCCTL_App_Notification+0x328>)
 800b9b2:	f001 ff53 	bl	800d85c <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800b9b6:	4b3b      	ldr	r3, [pc, #236]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b9b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800b9bc:	2b04      	cmp	r3, #4
 800b9be:	d104      	bne.n	800b9ca <SVCCTL_App_Notification+0x22a>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800b9c0:	4b38      	ldr	r3, [pc, #224]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b9c2:	2206      	movs	r2, #6
 800b9c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 800b9c8:	e003      	b.n	800b9d2 <SVCCTL_App_Notification+0x232>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800b9ca:	4b36      	ldr	r3, [pc, #216]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b9cc:	2205      	movs	r2, #5
 800b9ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b9d8:	b29a      	uxth	r2, r3
 800b9da:	4b32      	ldr	r3, [pc, #200]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b9dc:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800b9de:	4b37      	ldr	r3, [pc, #220]	; (800babc <SVCCTL_App_Notification+0x31c>)
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800b9e4:	4b2f      	ldr	r3, [pc, #188]	; (800baa4 <SVCCTL_App_Notification+0x304>)
 800b9e6:	8ada      	ldrh	r2, [r3, #22]
 800b9e8:	4b34      	ldr	r3, [pc, #208]	; (800babc <SVCCTL_App_Notification+0x31c>)
 800b9ea:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 800b9ec:	4833      	ldr	r0, [pc, #204]	; (800babc <SVCCTL_App_Notification+0x31c>)
 800b9ee:	f000 fe43 	bl	800c678 <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800b9f2:	e000      	b.n	800b9f6 <SVCCTL_App_Notification+0x256>
          break;
 800b9f4:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800b9f6:	e151      	b.n	800bc9c <SVCCTL_App_Notification+0x4fc>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800b9f8:	6a3b      	ldr	r3, [r7, #32]
 800b9fa:	3302      	adds	r3, #2
 800b9fc:	61fb      	str	r3, [r7, #28]
      switch (p_blecore_evt->ecode)
 800b9fe:	69fb      	ldr	r3, [r7, #28]
 800ba00:	881b      	ldrh	r3, [r3, #0]
 800ba02:	b29b      	uxth	r3, r3
 800ba04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ba08:	f000 8141 	beq.w	800bc8e <SVCCTL_App_Notification+0x4ee>
 800ba0c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ba10:	f300 8143 	bgt.w	800bc9a <SVCCTL_App_Notification+0x4fa>
 800ba14:	2b04      	cmp	r3, #4
 800ba16:	f000 813c 	beq.w	800bc92 <SVCCTL_App_Notification+0x4f2>
 800ba1a:	2b04      	cmp	r3, #4
 800ba1c:	f2c0 813d 	blt.w	800bc9a <SVCCTL_App_Notification+0x4fa>
 800ba20:	f240 420a 	movw	r2, #1034	; 0x40a
 800ba24:	4293      	cmp	r3, r2
 800ba26:	f300 8138 	bgt.w	800bc9a <SVCCTL_App_Notification+0x4fa>
 800ba2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba2e:	f340 8134 	ble.w	800bc9a <SVCCTL_App_Notification+0x4fa>
 800ba32:	f2a3 4301 	subw	r3, r3, #1025	; 0x401
 800ba36:	2b09      	cmp	r3, #9
 800ba38:	f200 812f 	bhi.w	800bc9a <SVCCTL_App_Notification+0x4fa>
 800ba3c:	a201      	add	r2, pc, #4	; (adr r2, 800ba44 <SVCCTL_App_Notification+0x2a4>)
 800ba3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba42:	bf00      	nop
 800ba44:	0800bc09 	.word	0x0800bc09
 800ba48:	0800badd 	.word	0x0800badd
 800ba4c:	0800bc9b 	.word	0x0800bc9b
 800ba50:	0800bc9b 	.word	0x0800bc9b
 800ba54:	0800bc9b 	.word	0x0800bc9b
 800ba58:	0800bc9b 	.word	0x0800bc9b
 800ba5c:	0800ba6d 	.word	0x0800ba6d
 800ba60:	0800bc9b 	.word	0x0800bc9b
 800ba64:	0800bb4f 	.word	0x0800bb4f
 800ba68:	0800ba89 	.word	0x0800ba89
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 800ba6c:	480e      	ldr	r0, [pc, #56]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800ba6e:	f7ff f805 	bl	800aa7c <DbgTraceGetFileName>
 800ba72:	4601      	mov	r1, r0
 800ba74:	f240 233e 	movw	r3, #574	; 0x23e
 800ba78:	4a0c      	ldr	r2, [pc, #48]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800ba7a:	480d      	ldr	r0, [pc, #52]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800ba7c:	f001 feee 	bl	800d85c <iprintf>
 800ba80:	4814      	ldr	r0, [pc, #80]	; (800bad4 <SVCCTL_App_Notification+0x334>)
 800ba82:	f001 feeb 	bl	800d85c <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800ba86:	e105      	b.n	800bc94 <SVCCTL_App_Notification+0x4f4>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 800ba88:	4807      	ldr	r0, [pc, #28]	; (800baa8 <SVCCTL_App_Notification+0x308>)
 800ba8a:	f7fe fff7 	bl	800aa7c <DbgTraceGetFileName>
 800ba8e:	4601      	mov	r1, r0
 800ba90:	f240 234e 	movw	r3, #590	; 0x24e
 800ba94:	4a05      	ldr	r2, [pc, #20]	; (800baac <SVCCTL_App_Notification+0x30c>)
 800ba96:	4806      	ldr	r0, [pc, #24]	; (800bab0 <SVCCTL_App_Notification+0x310>)
 800ba98:	f001 fee0 	bl	800d85c <iprintf>
 800ba9c:	480e      	ldr	r0, [pc, #56]	; (800bad8 <SVCCTL_App_Notification+0x338>)
 800ba9e:	f001 ff4b 	bl	800d938 <puts>
          break;
 800baa2:	e0f7      	b.n	800bc94 <SVCCTL_App_Notification+0x4f4>
 800baa4:	2000170c 	.word	0x2000170c
 800baa8:	0800eaa8 	.word	0x0800eaa8
 800baac:	0800fdf0 	.word	0x0800fdf0
 800bab0:	0800eac4 	.word	0x0800eac4
 800bab4:	0800ebf0 	.word	0x0800ebf0
 800bab8:	0800ec1c 	.word	0x0800ec1c
 800babc:	20001790 	.word	0x20001790
 800bac0:	0800ec58 	.word	0x0800ec58
 800bac4:	3ff40000 	.word	0x3ff40000
 800bac8:	0800ec8c 	.word	0x0800ec8c
 800bacc:	0800ecf8 	.word	0x0800ecf8
 800bad0:	0800ed40 	.word	0x0800ed40
 800bad4:	0800ed90 	.word	0x0800ed90
 800bad8:	0800edb8 	.word	0x0800edb8
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 800badc:	4872      	ldr	r0, [pc, #456]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bade:	f7fe ffcd 	bl	800aa7c <DbgTraceGetFileName>
 800bae2:	4601      	mov	r1, r0
 800bae4:	f240 2355 	movw	r3, #597	; 0x255
 800bae8:	4a70      	ldr	r2, [pc, #448]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800baea:	4871      	ldr	r0, [pc, #452]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800baec:	f001 feb6 	bl	800d85c <iprintf>
 800baf0:	4870      	ldr	r0, [pc, #448]	; (800bcb4 <SVCCTL_App_Notification+0x514>)
 800baf2:	f001 ff21 	bl	800d938 <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 800baf6:	4b70      	ldr	r3, [pc, #448]	; (800bcb8 <SVCCTL_App_Notification+0x518>)
 800baf8:	8adb      	ldrh	r3, [r3, #22]
 800bafa:	4970      	ldr	r1, [pc, #448]	; (800bcbc <SVCCTL_App_Notification+0x51c>)
 800bafc:	4618      	mov	r0, r3
 800bafe:	f7fd f9d4 	bl	8008eaa <aci_gap_pass_key_resp>
 800bb02:	4603      	mov	r3, r0
 800bb04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          if (ret != BLE_STATUS_SUCCESS)
 800bb08:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d010      	beq.n	800bb32 <SVCCTL_App_Notification+0x392>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800bb10:	4865      	ldr	r0, [pc, #404]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bb12:	f7fe ffb3 	bl	800aa7c <DbgTraceGetFileName>
 800bb16:	4601      	mov	r1, r0
 800bb18:	f240 235a 	movw	r3, #602	; 0x25a
 800bb1c:	4a63      	ldr	r2, [pc, #396]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bb1e:	4864      	ldr	r0, [pc, #400]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bb20:	f001 fe9c 	bl	800d85c <iprintf>
 800bb24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bb28:	4619      	mov	r1, r3
 800bb2a:	4865      	ldr	r0, [pc, #404]	; (800bcc0 <SVCCTL_App_Notification+0x520>)
 800bb2c:	f001 fe96 	bl	800d85c <iprintf>
          break;
 800bb30:	e0b0      	b.n	800bc94 <SVCCTL_App_Notification+0x4f4>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800bb32:	485d      	ldr	r0, [pc, #372]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bb34:	f7fe ffa2 	bl	800aa7c <DbgTraceGetFileName>
 800bb38:	4601      	mov	r1, r0
 800bb3a:	f240 235e 	movw	r3, #606	; 0x25e
 800bb3e:	4a5b      	ldr	r2, [pc, #364]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bb40:	485b      	ldr	r0, [pc, #364]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bb42:	f001 fe8b 	bl	800d85c <iprintf>
 800bb46:	485f      	ldr	r0, [pc, #380]	; (800bcc4 <SVCCTL_App_Notification+0x524>)
 800bb48:	f001 fef6 	bl	800d938 <puts>
          break;
 800bb4c:	e0a2      	b.n	800bc94 <SVCCTL_App_Notification+0x4f4>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 800bb4e:	4856      	ldr	r0, [pc, #344]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bb50:	f7fe ff94 	bl	800aa7c <DbgTraceGetFileName>
 800bb54:	4601      	mov	r1, r0
 800bb56:	f240 2366 	movw	r3, #614	; 0x266
 800bb5a:	4a54      	ldr	r2, [pc, #336]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bb5c:	4854      	ldr	r0, [pc, #336]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bb5e:	f001 fe7d 	bl	800d85c <iprintf>
 800bb62:	4859      	ldr	r0, [pc, #356]	; (800bcc8 <SVCCTL_App_Notification+0x528>)
 800bb64:	f001 fee8 	bl	800d938 <puts>
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800bb68:	484f      	ldr	r0, [pc, #316]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bb6a:	f7fe ff87 	bl	800aa7c <DbgTraceGetFileName>
 800bb6e:	4601      	mov	r1, r0
 800bb70:	f240 2367 	movw	r3, #615	; 0x267
 800bb74:	4a4d      	ldr	r2, [pc, #308]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bb76:	484e      	ldr	r0, [pc, #312]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bb78:	f001 fe70 	bl	800d85c <iprintf>
 800bb7c:	69fb      	ldr	r3, [r7, #28]
 800bb7e:	3302      	adds	r3, #2
 800bb80:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800bb84:	4619      	mov	r1, r3
 800bb86:	4851      	ldr	r0, [pc, #324]	; (800bccc <SVCCTL_App_Notification+0x52c>)
 800bb88:	f001 fe68 	bl	800d85c <iprintf>
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800bb8c:	4846      	ldr	r0, [pc, #280]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bb8e:	f7fe ff75 	bl	800aa7c <DbgTraceGetFileName>
 800bb92:	4601      	mov	r1, r0
 800bb94:	f240 2369 	movw	r3, #617	; 0x269
 800bb98:	4a44      	ldr	r2, [pc, #272]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bb9a:	4845      	ldr	r0, [pc, #276]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bb9c:	f001 fe5e 	bl	800d85c <iprintf>
 800bba0:	69fb      	ldr	r3, [r7, #28]
 800bba2:	3302      	adds	r3, #2
 800bba4:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800bba8:	4619      	mov	r1, r3
 800bbaa:	4849      	ldr	r0, [pc, #292]	; (800bcd0 <SVCCTL_App_Notification+0x530>)
 800bbac:	f001 fe56 	bl	800d85c <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800bbb0:	4b41      	ldr	r3, [pc, #260]	; (800bcb8 <SVCCTL_App_Notification+0x518>)
 800bbb2:	8adb      	ldrh	r3, [r3, #22]
 800bbb4:	2101      	movs	r1, #1
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f7fd fb21 	bl	80091fe <aci_gap_numeric_comparison_value_confirm_yesno>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          if (ret != BLE_STATUS_SUCCESS)
 800bbc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d010      	beq.n	800bbec <SVCCTL_App_Notification+0x44c>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800bbca:	4837      	ldr	r0, [pc, #220]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bbcc:	f7fe ff56 	bl	800aa7c <DbgTraceGetFileName>
 800bbd0:	4601      	mov	r1, r0
 800bbd2:	f240 236e 	movw	r3, #622	; 0x26e
 800bbd6:	4a35      	ldr	r2, [pc, #212]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bbd8:	4835      	ldr	r0, [pc, #212]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bbda:	f001 fe3f 	bl	800d85c <iprintf>
 800bbde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800bbe2:	4619      	mov	r1, r3
 800bbe4:	483b      	ldr	r0, [pc, #236]	; (800bcd4 <SVCCTL_App_Notification+0x534>)
 800bbe6:	f001 fe39 	bl	800d85c <iprintf>
          break;
 800bbea:	e053      	b.n	800bc94 <SVCCTL_App_Notification+0x4f4>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800bbec:	482e      	ldr	r0, [pc, #184]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bbee:	f7fe ff45 	bl	800aa7c <DbgTraceGetFileName>
 800bbf2:	4601      	mov	r1, r0
 800bbf4:	f240 2372 	movw	r3, #626	; 0x272
 800bbf8:	4a2c      	ldr	r2, [pc, #176]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bbfa:	482d      	ldr	r0, [pc, #180]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bbfc:	f001 fe2e 	bl	800d85c <iprintf>
 800bc00:	4835      	ldr	r0, [pc, #212]	; (800bcd8 <SVCCTL_App_Notification+0x538>)
 800bc02:	f001 fe99 	bl	800d938 <puts>
          break;
 800bc06:	e045      	b.n	800bc94 <SVCCTL_App_Notification+0x4f4>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800bc08:	69fb      	ldr	r3, [r7, #28]
 800bc0a:	3302      	adds	r3, #2
 800bc0c:	61bb      	str	r3, [r7, #24]
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800bc0e:	4826      	ldr	r0, [pc, #152]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bc10:	f7fe ff34 	bl	800aa7c <DbgTraceGetFileName>
 800bc14:	4601      	mov	r1, r0
 800bc16:	f44f 731f 	mov.w	r3, #636	; 0x27c
 800bc1a:	4a24      	ldr	r2, [pc, #144]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bc1c:	4824      	ldr	r0, [pc, #144]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bc1e:	f001 fe1d 	bl	800d85c <iprintf>
 800bc22:	482e      	ldr	r0, [pc, #184]	; (800bcdc <SVCCTL_App_Notification+0x53c>)
 800bc24:	f001 fe88 	bl	800d938 <puts>
          if (p_pairing_complete->Status != 0)
 800bc28:	69bb      	ldr	r3, [r7, #24]
 800bc2a:	789b      	ldrb	r3, [r3, #2]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d013      	beq.n	800bc58 <SVCCTL_App_Notification+0x4b8>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n", p_pairing_complete->Status, p_pairing_complete->Reason);
 800bc30:	481d      	ldr	r0, [pc, #116]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bc32:	f7fe ff23 	bl	800aa7c <DbgTraceGetFileName>
 800bc36:	4601      	mov	r1, r0
 800bc38:	f240 237f 	movw	r3, #639	; 0x27f
 800bc3c:	4a1b      	ldr	r2, [pc, #108]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bc3e:	481c      	ldr	r0, [pc, #112]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bc40:	f001 fe0c 	bl	800d85c <iprintf>
 800bc44:	69bb      	ldr	r3, [r7, #24]
 800bc46:	789b      	ldrb	r3, [r3, #2]
 800bc48:	4619      	mov	r1, r3
 800bc4a:	69bb      	ldr	r3, [r7, #24]
 800bc4c:	78db      	ldrb	r3, [r3, #3]
 800bc4e:	461a      	mov	r2, r3
 800bc50:	4823      	ldr	r0, [pc, #140]	; (800bce0 <SVCCTL_App_Notification+0x540>)
 800bc52:	f001 fe03 	bl	800d85c <iprintf>
 800bc56:	e00c      	b.n	800bc72 <SVCCTL_App_Notification+0x4d2>
            APP_DBG_MSG("     - Pairing Success\n");
 800bc58:	4813      	ldr	r0, [pc, #76]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bc5a:	f7fe ff0f 	bl	800aa7c <DbgTraceGetFileName>
 800bc5e:	4601      	mov	r1, r0
 800bc60:	f240 2383 	movw	r3, #643	; 0x283
 800bc64:	4a11      	ldr	r2, [pc, #68]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bc66:	4812      	ldr	r0, [pc, #72]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bc68:	f001 fdf8 	bl	800d85c <iprintf>
 800bc6c:	481d      	ldr	r0, [pc, #116]	; (800bce4 <SVCCTL_App_Notification+0x544>)
 800bc6e:	f001 fe63 	bl	800d938 <puts>
          APP_DBG_MSG("\n");
 800bc72:	480d      	ldr	r0, [pc, #52]	; (800bca8 <SVCCTL_App_Notification+0x508>)
 800bc74:	f7fe ff02 	bl	800aa7c <DbgTraceGetFileName>
 800bc78:	4601      	mov	r1, r0
 800bc7a:	f240 2385 	movw	r3, #645	; 0x285
 800bc7e:	4a0b      	ldr	r2, [pc, #44]	; (800bcac <SVCCTL_App_Notification+0x50c>)
 800bc80:	480b      	ldr	r0, [pc, #44]	; (800bcb0 <SVCCTL_App_Notification+0x510>)
 800bc82:	f001 fdeb 	bl	800d85c <iprintf>
 800bc86:	200a      	movs	r0, #10
 800bc88:	f001 fdfa 	bl	800d880 <putchar>
          break;
 800bc8c:	e002      	b.n	800bc94 <SVCCTL_App_Notification+0x4f4>
          break;
 800bc8e:	bf00      	nop
 800bc90:	e003      	b.n	800bc9a <SVCCTL_App_Notification+0x4fa>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800bc92:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800bc94:	e001      	b.n	800bc9a <SVCCTL_App_Notification+0x4fa>
      break;
 800bc96:	bf00      	nop
 800bc98:	e000      	b.n	800bc9c <SVCCTL_App_Notification+0x4fc>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800bc9a:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800bc9c:	2301      	movs	r3, #1
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3728      	adds	r7, #40	; 0x28
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bdb0      	pop	{r4, r5, r7, pc}
 800bca6:	bf00      	nop
 800bca8:	0800eaa8 	.word	0x0800eaa8
 800bcac:	0800fdf0 	.word	0x0800fdf0
 800bcb0:	0800eac4 	.word	0x0800eac4
 800bcb4:	0800ede8 	.word	0x0800ede8
 800bcb8:	2000170c 	.word	0x2000170c
 800bcbc:	0001b207 	.word	0x0001b207
 800bcc0:	0800ee10 	.word	0x0800ee10
 800bcc4:	0800ee44 	.word	0x0800ee44
 800bcc8:	0800ee6c 	.word	0x0800ee6c
 800bccc:	0800eea0 	.word	0x0800eea0
 800bcd0:	0800eebc 	.word	0x0800eebc
 800bcd4:	0800eed4 	.word	0x0800eed4
 800bcd8:	0800ef24 	.word	0x0800ef24
 800bcdc:	0800ef6c 	.word	0x0800ef6c
 800bce0:	0800ef98 	.word	0x0800ef98
 800bce4:	0800efd4 	.word	0x0800efd4

0800bce8 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b082      	sub	sp, #8
 800bcec:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800bcee:	4b06      	ldr	r3, [pc, #24]	; (800bd08 <Ble_Tl_Init+0x20>)
 800bcf0:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800bcf2:	4b06      	ldr	r3, [pc, #24]	; (800bd0c <Ble_Tl_Init+0x24>)
 800bcf4:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800bcf6:	463b      	mov	r3, r7
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	4805      	ldr	r0, [pc, #20]	; (800bd10 <Ble_Tl_Init+0x28>)
 800bcfc:	f7fe f9a2 	bl	800a044 <hci_init>

  return;
 800bd00:	bf00      	nop
}
 800bd02:	3708      	adds	r7, #8
 800bd04:	46bd      	mov	sp, r7
 800bd06:	bd80      	pop	{r7, pc}
 800bd08:	200300d8 	.word	0x200300d8
 800bd0c:	0800c519 	.word	0x0800c519
 800bd10:	0800c4e1 	.word	0x0800c4e1

0800bd14 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800bd14:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd16:	b08d      	sub	sp, #52	; 0x34
 800bd18:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800bd1e:	2392      	movs	r3, #146	; 0x92
 800bd20:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 800bd22:	48a3      	ldr	r0, [pc, #652]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bd24:	f7fe feaa 	bl	800aa7c <DbgTraceGetFileName>
 800bd28:	4601      	mov	r1, r0
 800bd2a:	f240 23c5 	movw	r3, #709	; 0x2c5
 800bd2e:	4aa1      	ldr	r2, [pc, #644]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bd30:	48a1      	ldr	r0, [pc, #644]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bd32:	f001 fd93 	bl	800d85c <iprintf>
 800bd36:	48a1      	ldr	r0, [pc, #644]	; (800bfbc <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 800bd38:	f001 fdfe 	bl	800d938 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800bd3c:	f7fd feb2 	bl	8009aa4 <hci_reset>
 800bd40:	4603      	mov	r3, r0
 800bd42:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800bd44:	7dfb      	ldrb	r3, [r7, #23]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d00f      	beq.n	800bd6a <Ble_Hci_Gap_Gatt_Init+0x56>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 800bd4a:	4899      	ldr	r0, [pc, #612]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bd4c:	f7fe fe96 	bl	800aa7c <DbgTraceGetFileName>
 800bd50:	4601      	mov	r1, r0
 800bd52:	f240 23ce 	movw	r3, #718	; 0x2ce
 800bd56:	4a97      	ldr	r2, [pc, #604]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bd58:	4897      	ldr	r0, [pc, #604]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bd5a:	f001 fd7f 	bl	800d85c <iprintf>
 800bd5e:	7dfb      	ldrb	r3, [r7, #23]
 800bd60:	4619      	mov	r1, r3
 800bd62:	4897      	ldr	r0, [pc, #604]	; (800bfc0 <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 800bd64:	f001 fd7a 	bl	800d85c <iprintf>
 800bd68:	e00c      	b.n	800bd84 <Ble_Hci_Gap_Gatt_Init+0x70>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 800bd6a:	4891      	ldr	r0, [pc, #580]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bd6c:	f7fe fe86 	bl	800aa7c <DbgTraceGetFileName>
 800bd70:	4601      	mov	r1, r0
 800bd72:	f240 23d2 	movw	r3, #722	; 0x2d2
 800bd76:	4a8f      	ldr	r2, [pc, #572]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bd78:	488f      	ldr	r0, [pc, #572]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bd7a:	f001 fd6f 	bl	800d85c <iprintf>
 800bd7e:	4891      	ldr	r0, [pc, #580]	; (800bfc4 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 800bd80:	f001 fdda 	bl	800d938 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800bd84:	f000 fad8 	bl	800c338 <BleGetBdAddress>
 800bd88:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 800bd8a:	693a      	ldr	r2, [r7, #16]
 800bd8c:	2106      	movs	r1, #6
 800bd8e:	2000      	movs	r0, #0
 800bd90:	f7fd fd48 	bl	8009824 <aci_hal_write_config_data>
 800bd94:	4603      	mov	r3, r0
 800bd96:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800bd98:	7dfb      	ldrb	r3, [r7, #23]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d00f      	beq.n	800bdbe <Ble_Hci_Gap_Gatt_Init+0xaa>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 800bd9e:	4884      	ldr	r0, [pc, #528]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bda0:	f7fe fe6c 	bl	800aa7c <DbgTraceGetFileName>
 800bda4:	4601      	mov	r1, r0
 800bda6:	f44f 7337 	mov.w	r3, #732	; 0x2dc
 800bdaa:	4a82      	ldr	r2, [pc, #520]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bdac:	4882      	ldr	r0, [pc, #520]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bdae:	f001 fd55 	bl	800d85c <iprintf>
 800bdb2:	7dfb      	ldrb	r3, [r7, #23]
 800bdb4:	4619      	mov	r1, r3
 800bdb6:	4884      	ldr	r0, [pc, #528]	; (800bfc8 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 800bdb8:	f001 fd50 	bl	800d85c <iprintf>
 800bdbc:	e035      	b.n	800be2a <Ble_Hci_Gap_Gatt_Init+0x116>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 800bdbe:	487c      	ldr	r0, [pc, #496]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bdc0:	f7fe fe5c 	bl	800aa7c <DbgTraceGetFileName>
 800bdc4:	4601      	mov	r1, r0
 800bdc6:	f44f 7338 	mov.w	r3, #736	; 0x2e0
 800bdca:	4a7a      	ldr	r2, [pc, #488]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bdcc:	487a      	ldr	r0, [pc, #488]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bdce:	f001 fd45 	bl	800d85c <iprintf>
 800bdd2:	487e      	ldr	r0, [pc, #504]	; (800bfcc <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 800bdd4:	f001 fdb0 	bl	800d938 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800bdd8:	4875      	ldr	r0, [pc, #468]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bdda:	f7fe fe4f 	bl	800aa7c <DbgTraceGetFileName>
 800bdde:	4601      	mov	r1, r0
 800bde0:	f240 23e1 	movw	r3, #737	; 0x2e1
 800bde4:	4a73      	ldr	r2, [pc, #460]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bde6:	4874      	ldr	r0, [pc, #464]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bde8:	f001 fd38 	bl	800d85c <iprintf>
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	3305      	adds	r3, #5
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	4618      	mov	r0, r3
 800bdf4:	693b      	ldr	r3, [r7, #16]
 800bdf6:	3304      	adds	r3, #4
 800bdf8:	781b      	ldrb	r3, [r3, #0]
 800bdfa:	461c      	mov	r4, r3
 800bdfc:	693b      	ldr	r3, [r7, #16]
 800bdfe:	3303      	adds	r3, #3
 800be00:	781b      	ldrb	r3, [r3, #0]
 800be02:	461d      	mov	r5, r3
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	3302      	adds	r3, #2
 800be08:	781b      	ldrb	r3, [r3, #0]
 800be0a:	461a      	mov	r2, r3
 800be0c:	693b      	ldr	r3, [r7, #16]
 800be0e:	3301      	adds	r3, #1
 800be10:	781b      	ldrb	r3, [r3, #0]
 800be12:	4619      	mov	r1, r3
 800be14:	693b      	ldr	r3, [r7, #16]
 800be16:	781b      	ldrb	r3, [r3, #0]
 800be18:	9302      	str	r3, [sp, #8]
 800be1a:	9101      	str	r1, [sp, #4]
 800be1c:	9200      	str	r2, [sp, #0]
 800be1e:	462b      	mov	r3, r5
 800be20:	4622      	mov	r2, r4
 800be22:	4601      	mov	r1, r0
 800be24:	486a      	ldr	r0, [pc, #424]	; (800bfd0 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800be26:	f001 fd19 	bl	800d85c <iprintf>
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800be2a:	4a6a      	ldr	r2, [pc, #424]	; (800bfd4 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 800be2c:	2110      	movs	r1, #16
 800be2e:	2018      	movs	r0, #24
 800be30:	f7fd fcf8 	bl	8009824 <aci_hal_write_config_data>
 800be34:	4603      	mov	r3, r0
 800be36:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800be38:	7dfb      	ldrb	r3, [r7, #23]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d00f      	beq.n	800be5e <Ble_Hci_Gap_Gatt_Init+0x14a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800be3e:	485c      	ldr	r0, [pc, #368]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800be40:	f7fe fe1c 	bl	800aa7c <DbgTraceGetFileName>
 800be44:	4601      	mov	r1, r0
 800be46:	f240 332b 	movw	r3, #811	; 0x32b
 800be4a:	4a5a      	ldr	r2, [pc, #360]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800be4c:	485a      	ldr	r0, [pc, #360]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800be4e:	f001 fd05 	bl	800d85c <iprintf>
 800be52:	7dfb      	ldrb	r3, [r7, #23]
 800be54:	4619      	mov	r1, r3
 800be56:	4860      	ldr	r0, [pc, #384]	; (800bfd8 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 800be58:	f001 fd00 	bl	800d85c <iprintf>
 800be5c:	e00c      	b.n	800be78 <Ble_Hci_Gap_Gatt_Init+0x164>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800be5e:	4854      	ldr	r0, [pc, #336]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800be60:	f7fe fe0c 	bl	800aa7c <DbgTraceGetFileName>
 800be64:	4601      	mov	r1, r0
 800be66:	f240 332f 	movw	r3, #815	; 0x32f
 800be6a:	4a52      	ldr	r2, [pc, #328]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800be6c:	4852      	ldr	r0, [pc, #328]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800be6e:	f001 fcf5 	bl	800d85c <iprintf>
 800be72:	485a      	ldr	r0, [pc, #360]	; (800bfdc <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 800be74:	f001 fd60 	bl	800d938 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800be78:	4a59      	ldr	r2, [pc, #356]	; (800bfe0 <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 800be7a:	2110      	movs	r1, #16
 800be7c:	2008      	movs	r0, #8
 800be7e:	f7fd fcd1 	bl	8009824 <aci_hal_write_config_data>
 800be82:	4603      	mov	r3, r0
 800be84:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800be86:	7dfb      	ldrb	r3, [r7, #23]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d00f      	beq.n	800beac <Ble_Hci_Gap_Gatt_Init+0x198>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800be8c:	4848      	ldr	r0, [pc, #288]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800be8e:	f7fe fdf5 	bl	800aa7c <DbgTraceGetFileName>
 800be92:	4601      	mov	r1, r0
 800be94:	f44f 734e 	mov.w	r3, #824	; 0x338
 800be98:	4a46      	ldr	r2, [pc, #280]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800be9a:	4847      	ldr	r0, [pc, #284]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800be9c:	f001 fcde 	bl	800d85c <iprintf>
 800bea0:	7dfb      	ldrb	r3, [r7, #23]
 800bea2:	4619      	mov	r1, r3
 800bea4:	484f      	ldr	r0, [pc, #316]	; (800bfe4 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 800bea6:	f001 fcd9 	bl	800d85c <iprintf>
 800beaa:	e00c      	b.n	800bec6 <Ble_Hci_Gap_Gatt_Init+0x1b2>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 800beac:	4840      	ldr	r0, [pc, #256]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800beae:	f7fe fde5 	bl	800aa7c <DbgTraceGetFileName>
 800beb2:	4601      	mov	r1, r0
 800beb4:	f44f 734f 	mov.w	r3, #828	; 0x33c
 800beb8:	4a3e      	ldr	r2, [pc, #248]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800beba:	483f      	ldr	r0, [pc, #252]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bebc:	f001 fcce 	bl	800d85c <iprintf>
 800bec0:	4849      	ldr	r0, [pc, #292]	; (800bfe8 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 800bec2:	f001 fd39 	bl	800d938 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800bec6:	2118      	movs	r1, #24
 800bec8:	2001      	movs	r0, #1
 800beca:	f7fd fd30 	bl	800992e <aci_hal_set_tx_power_level>
 800bece:	4603      	mov	r3, r0
 800bed0:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800bed2:	7dfb      	ldrb	r3, [r7, #23]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	d00f      	beq.n	800bef8 <Ble_Hci_Gap_Gatt_Init+0x1e4>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 800bed8:	4835      	ldr	r0, [pc, #212]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800beda:	f7fe fdcf 	bl	800aa7c <DbgTraceGetFileName>
 800bede:	4601      	mov	r1, r0
 800bee0:	f240 3345 	movw	r3, #837	; 0x345
 800bee4:	4a33      	ldr	r2, [pc, #204]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bee6:	4834      	ldr	r0, [pc, #208]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bee8:	f001 fcb8 	bl	800d85c <iprintf>
 800beec:	7dfb      	ldrb	r3, [r7, #23]
 800beee:	4619      	mov	r1, r3
 800bef0:	483e      	ldr	r0, [pc, #248]	; (800bfec <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800bef2:	f001 fcb3 	bl	800d85c <iprintf>
 800bef6:	e00c      	b.n	800bf12 <Ble_Hci_Gap_Gatt_Init+0x1fe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 800bef8:	482d      	ldr	r0, [pc, #180]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800befa:	f7fe fdbf 	bl	800aa7c <DbgTraceGetFileName>
 800befe:	4601      	mov	r1, r0
 800bf00:	f240 3349 	movw	r3, #841	; 0x349
 800bf04:	4a2b      	ldr	r2, [pc, #172]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bf06:	482c      	ldr	r0, [pc, #176]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bf08:	f001 fca8 	bl	800d85c <iprintf>
 800bf0c:	4838      	ldr	r0, [pc, #224]	; (800bff0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800bf0e:	f001 fd13 	bl	800d938 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800bf12:	f7fd f9db 	bl	80092cc <aci_gatt_init>
 800bf16:	4603      	mov	r3, r0
 800bf18:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800bf1a:	7dfb      	ldrb	r3, [r7, #23]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d00f      	beq.n	800bf40 <Ble_Hci_Gap_Gatt_Init+0x22c>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800bf20:	4823      	ldr	r0, [pc, #140]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bf22:	f7fe fdab 	bl	800aa7c <DbgTraceGetFileName>
 800bf26:	4601      	mov	r1, r0
 800bf28:	f240 3352 	movw	r3, #850	; 0x352
 800bf2c:	4a21      	ldr	r2, [pc, #132]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bf2e:	4822      	ldr	r0, [pc, #136]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bf30:	f001 fc94 	bl	800d85c <iprintf>
 800bf34:	7dfb      	ldrb	r3, [r7, #23]
 800bf36:	4619      	mov	r1, r3
 800bf38:	482e      	ldr	r0, [pc, #184]	; (800bff4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800bf3a:	f001 fc8f 	bl	800d85c <iprintf>
 800bf3e:	e00c      	b.n	800bf5a <Ble_Hci_Gap_Gatt_Init+0x246>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 800bf40:	481b      	ldr	r0, [pc, #108]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bf42:	f7fe fd9b 	bl	800aa7c <DbgTraceGetFileName>
 800bf46:	4601      	mov	r1, r0
 800bf48:	f240 3356 	movw	r3, #854	; 0x356
 800bf4c:	4a19      	ldr	r2, [pc, #100]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bf4e:	481a      	ldr	r0, [pc, #104]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bf50:	f001 fc84 	bl	800d85c <iprintf>
 800bf54:	4828      	ldr	r0, [pc, #160]	; (800bff8 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800bf56:	f001 fcef 	bl	800d938 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800bf5e:	7bfb      	ldrb	r3, [r7, #15]
 800bf60:	f043 0301 	orr.w	r3, r3, #1
 800bf64:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800bf66:	7bfb      	ldrb	r3, [r7, #15]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	d069      	beq.n	800c040 <Ble_Hci_Gap_Gatt_Init+0x32c>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800bf6c:	4b23      	ldr	r3, [pc, #140]	; (800bffc <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800bf6e:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800bf70:	1dba      	adds	r2, r7, #6
 800bf72:	7bf8      	ldrb	r0, [r7, #15]
 800bf74:	1cbb      	adds	r3, r7, #2
 800bf76:	9301      	str	r3, [sp, #4]
 800bf78:	1d3b      	adds	r3, r7, #4
 800bf7a:	9300      	str	r3, [sp, #0]
 800bf7c:	4613      	mov	r3, r2
 800bf7e:	2209      	movs	r2, #9
 800bf80:	2100      	movs	r1, #0
 800bf82:	f7fc fff9 	bl	8008f78 <aci_gap_init>
 800bf86:	4603      	mov	r3, r0
 800bf88:	75fb      	strb	r3, [r7, #23]
                       CFG_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800bf8a:	7dfb      	ldrb	r3, [r7, #23]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d039      	beq.n	800c004 <Ble_Hci_Gap_Gatt_Init+0x2f0>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800bf90:	4807      	ldr	r0, [pc, #28]	; (800bfb0 <Ble_Hci_Gap_Gatt_Init+0x29c>)
 800bf92:	f7fe fd73 	bl	800aa7c <DbgTraceGetFileName>
 800bf96:	4601      	mov	r1, r0
 800bf98:	f240 3376 	movw	r3, #886	; 0x376
 800bf9c:	4a05      	ldr	r2, [pc, #20]	; (800bfb4 <Ble_Hci_Gap_Gatt_Init+0x2a0>)
 800bf9e:	4806      	ldr	r0, [pc, #24]	; (800bfb8 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800bfa0:	f001 fc5c 	bl	800d85c <iprintf>
 800bfa4:	7dfb      	ldrb	r3, [r7, #23]
 800bfa6:	4619      	mov	r1, r3
 800bfa8:	4815      	ldr	r0, [pc, #84]	; (800c000 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 800bfaa:	f001 fc57 	bl	800d85c <iprintf>
 800bfae:	e036      	b.n	800c01e <Ble_Hci_Gap_Gatt_Init+0x30a>
 800bfb0:	0800eaa8 	.word	0x0800eaa8
 800bfb4:	0800fe08 	.word	0x0800fe08
 800bfb8:	0800eac4 	.word	0x0800eac4
 800bfbc:	0800efec 	.word	0x0800efec
 800bfc0:	0800f018 	.word	0x0800f018
 800bfc4:	0800f048 	.word	0x0800f048
 800bfc8:	0800f068 	.word	0x0800f068
 800bfcc:	0800f0c4 	.word	0x0800f0c4
 800bfd0:	0800f110 	.word	0x0800f110
 800bfd4:	0800fdc0 	.word	0x0800fdc0
 800bfd8:	0800f14c 	.word	0x0800f14c
 800bfdc:	0800f1a4 	.word	0x0800f1a4
 800bfe0:	0800fdd0 	.word	0x0800fdd0
 800bfe4:	0800f1ec 	.word	0x0800f1ec
 800bfe8:	0800f244 	.word	0x0800f244
 800bfec:	0800f28c 	.word	0x0800f28c
 800bff0:	0800f2cc 	.word	0x0800f2cc
 800bff4:	0800f2fc 	.word	0x0800f2fc
 800bff8:	0800f330 	.word	0x0800f330
 800bffc:	0800f354 	.word	0x0800f354
 800c000:	0800f360 	.word	0x0800f360
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800c004:	487e      	ldr	r0, [pc, #504]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c006:	f7fe fd39 	bl	800aa7c <DbgTraceGetFileName>
 800c00a:	4601      	mov	r1, r0
 800c00c:	f240 337a 	movw	r3, #890	; 0x37a
 800c010:	4a7c      	ldr	r2, [pc, #496]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c012:	487d      	ldr	r0, [pc, #500]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c014:	f001 fc22 	bl	800d85c <iprintf>
 800c018:	487c      	ldr	r0, [pc, #496]	; (800c20c <Ble_Hci_Gap_Gatt_Init+0x4f8>)
 800c01a:	f001 fc8d 	bl	800d938 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800c01e:	88fc      	ldrh	r4, [r7, #6]
 800c020:	88bd      	ldrh	r5, [r7, #4]
 800c022:	68b8      	ldr	r0, [r7, #8]
 800c024:	f7f4 f8ac 	bl	8000180 <strlen>
 800c028:	4603      	mov	r3, r0
 800c02a:	b2da      	uxtb	r2, r3
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	9300      	str	r3, [sp, #0]
 800c030:	4613      	mov	r3, r2
 800c032:	2200      	movs	r2, #0
 800c034:	4629      	mov	r1, r5
 800c036:	4620      	mov	r0, r4
 800c038:	f7fd fb4b 	bl	80096d2 <aci_gatt_update_char_value>
 800c03c:	4603      	mov	r3, r0
 800c03e:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800c040:	88f8      	ldrh	r0, [r7, #6]
 800c042:	8879      	ldrh	r1, [r7, #2]
 800c044:	463b      	mov	r3, r7
 800c046:	9300      	str	r3, [sp, #0]
 800c048:	2302      	movs	r3, #2
 800c04a:	2200      	movs	r2, #0
 800c04c:	f7fd fb41 	bl	80096d2 <aci_gatt_update_char_value>
 800c050:	4603      	mov	r3, r0
 800c052:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800c054:	2202      	movs	r2, #2
 800c056:	2102      	movs	r1, #2
 800c058:	2000      	movs	r0, #0
 800c05a:	f7fd fd47 	bl	8009aec <hci_le_set_default_phy>
 800c05e:	4603      	mov	r3, r0
 800c060:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c062:	7dfb      	ldrb	r3, [r7, #23]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d00f      	beq.n	800c088 <Ble_Hci_Gap_Gatt_Init+0x374>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800c068:	4865      	ldr	r0, [pc, #404]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c06a:	f7fe fd07 	bl	800aa7c <DbgTraceGetFileName>
 800c06e:	4601      	mov	r1, r0
 800c070:	f44f 7367 	mov.w	r3, #924	; 0x39c
 800c074:	4a63      	ldr	r2, [pc, #396]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c076:	4864      	ldr	r0, [pc, #400]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c078:	f001 fbf0 	bl	800d85c <iprintf>
 800c07c:	7dfb      	ldrb	r3, [r7, #23]
 800c07e:	4619      	mov	r1, r3
 800c080:	4863      	ldr	r0, [pc, #396]	; (800c210 <Ble_Hci_Gap_Gatt_Init+0x4fc>)
 800c082:	f001 fbeb 	bl	800d85c <iprintf>
 800c086:	e00c      	b.n	800c0a2 <Ble_Hci_Gap_Gatt_Init+0x38e>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800c088:	485d      	ldr	r0, [pc, #372]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c08a:	f7fe fcf7 	bl	800aa7c <DbgTraceGetFileName>
 800c08e:	4601      	mov	r1, r0
 800c090:	f44f 7368 	mov.w	r3, #928	; 0x3a0
 800c094:	4a5b      	ldr	r2, [pc, #364]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c096:	485c      	ldr	r0, [pc, #368]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c098:	f001 fbe0 	bl	800d85c <iprintf>
 800c09c:	485d      	ldr	r0, [pc, #372]	; (800c214 <Ble_Hci_Gap_Gatt_Init+0x500>)
 800c09e:	f001 fc4b 	bl	800d938 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800c0a2:	4b5d      	ldr	r3, [pc, #372]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c0a4:	2201      	movs	r2, #1
 800c0a6:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800c0a8:	4b5b      	ldr	r3, [pc, #364]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c0aa:	781b      	ldrb	r3, [r3, #0]
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	f7fc fde4 	bl	8008c7a <aci_gap_set_io_capability>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800c0b6:	7dfb      	ldrb	r3, [r7, #23]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d00f      	beq.n	800c0dc <Ble_Hci_Gap_Gatt_Init+0x3c8>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 800c0bc:	4850      	ldr	r0, [pc, #320]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c0be:	f7fe fcdd 	bl	800aa7c <DbgTraceGetFileName>
 800c0c2:	4601      	mov	r1, r0
 800c0c4:	f240 33aa 	movw	r3, #938	; 0x3aa
 800c0c8:	4a4e      	ldr	r2, [pc, #312]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c0ca:	484f      	ldr	r0, [pc, #316]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c0cc:	f001 fbc6 	bl	800d85c <iprintf>
 800c0d0:	7dfb      	ldrb	r3, [r7, #23]
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	4851      	ldr	r0, [pc, #324]	; (800c21c <Ble_Hci_Gap_Gatt_Init+0x508>)
 800c0d6:	f001 fbc1 	bl	800d85c <iprintf>
 800c0da:	e00c      	b.n	800c0f6 <Ble_Hci_Gap_Gatt_Init+0x3e2>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 800c0dc:	4848      	ldr	r0, [pc, #288]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c0de:	f7fe fccd 	bl	800aa7c <DbgTraceGetFileName>
 800c0e2:	4601      	mov	r1, r0
 800c0e4:	f240 33ae 	movw	r3, #942	; 0x3ae
 800c0e8:	4a46      	ldr	r2, [pc, #280]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c0ea:	4847      	ldr	r0, [pc, #284]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c0ec:	f001 fbb6 	bl	800d85c <iprintf>
 800c0f0:	484b      	ldr	r0, [pc, #300]	; (800c220 <Ble_Hci_Gap_Gatt_Init+0x50c>)
 800c0f2:	f001 fc21 	bl	800d938 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800c0f6:	4b48      	ldr	r3, [pc, #288]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800c0fc:	4b46      	ldr	r3, [pc, #280]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c0fe:	2208      	movs	r2, #8
 800c100:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800c102:	4b45      	ldr	r3, [pc, #276]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c104:	2210      	movs	r2, #16
 800c106:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800c108:	4b43      	ldr	r3, [pc, #268]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c10a:	2200      	movs	r2, #0
 800c10c:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800c10e:	4b42      	ldr	r3, [pc, #264]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c110:	4a44      	ldr	r2, [pc, #272]	; (800c224 <Ble_Hci_Gap_Gatt_Init+0x510>)
 800c112:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800c114:	4b40      	ldr	r3, [pc, #256]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c116:	2200      	movs	r2, #0
 800c118:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800c11a:	4b3f      	ldr	r3, [pc, #252]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c11c:	789c      	ldrb	r4, [r3, #2]
 800c11e:	4b3e      	ldr	r3, [pc, #248]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c120:	785d      	ldrb	r5, [r3, #1]
 800c122:	4b3d      	ldr	r3, [pc, #244]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c124:	791b      	ldrb	r3, [r3, #4]
 800c126:	4a3c      	ldr	r2, [pc, #240]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c128:	7952      	ldrb	r2, [r2, #5]
 800c12a:	493b      	ldr	r1, [pc, #236]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c12c:	78c9      	ldrb	r1, [r1, #3]
 800c12e:	483a      	ldr	r0, [pc, #232]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c130:	6880      	ldr	r0, [r0, #8]
 800c132:	2600      	movs	r6, #0
 800c134:	9604      	str	r6, [sp, #16]
 800c136:	9003      	str	r0, [sp, #12]
 800c138:	9102      	str	r1, [sp, #8]
 800c13a:	9201      	str	r2, [sp, #4]
 800c13c:	9300      	str	r3, [sp, #0]
 800c13e:	2300      	movs	r3, #0
 800c140:	2201      	movs	r2, #1
 800c142:	4629      	mov	r1, r5
 800c144:	4620      	mov	r0, r4
 800c146:	f7fc fdec 	bl	8008d22 <aci_gap_set_authentication_requirement>
 800c14a:	4603      	mov	r3, r0
 800c14c:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800c14e:	7dfb      	ldrb	r3, [r7, #23]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d00f      	beq.n	800c174 <Ble_Hci_Gap_Gatt_Init+0x460>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 800c154:	482a      	ldr	r0, [pc, #168]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c156:	f7fe fc91 	bl	800aa7c <DbgTraceGetFileName>
 800c15a:	4601      	mov	r1, r0
 800c15c:	f240 33c9 	movw	r3, #969	; 0x3c9
 800c160:	4a28      	ldr	r2, [pc, #160]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c162:	4829      	ldr	r0, [pc, #164]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c164:	f001 fb7a 	bl	800d85c <iprintf>
 800c168:	7dfb      	ldrb	r3, [r7, #23]
 800c16a:	4619      	mov	r1, r3
 800c16c:	482e      	ldr	r0, [pc, #184]	; (800c228 <Ble_Hci_Gap_Gatt_Init+0x514>)
 800c16e:	f001 fb75 	bl	800d85c <iprintf>
 800c172:	e00c      	b.n	800c18e <Ble_Hci_Gap_Gatt_Init+0x47a>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800c174:	4822      	ldr	r0, [pc, #136]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c176:	f7fe fc81 	bl	800aa7c <DbgTraceGetFileName>
 800c17a:	4601      	mov	r1, r0
 800c17c:	f240 33cd 	movw	r3, #973	; 0x3cd
 800c180:	4a20      	ldr	r2, [pc, #128]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c182:	4821      	ldr	r0, [pc, #132]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c184:	f001 fb6a 	bl	800d85c <iprintf>
 800c188:	4828      	ldr	r0, [pc, #160]	; (800c22c <Ble_Hci_Gap_Gatt_Init+0x518>)
 800c18a:	f001 fbd5 	bl	800d938 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800c18e:	4b22      	ldr	r3, [pc, #136]	; (800c218 <Ble_Hci_Gap_Gatt_Init+0x504>)
 800c190:	789b      	ldrb	r3, [r3, #2]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d023      	beq.n	800c1de <Ble_Hci_Gap_Gatt_Init+0x4ca>
  {
    ret = aci_gap_configure_whitelist();
 800c196:	f7fd f80e 	bl	80091b6 <aci_gap_configure_filter_accept_list>
 800c19a:	4603      	mov	r3, r0
 800c19c:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800c19e:	7dfb      	ldrb	r3, [r7, #23]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d00f      	beq.n	800c1c4 <Ble_Hci_Gap_Gatt_Init+0x4b0>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 800c1a4:	4816      	ldr	r0, [pc, #88]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c1a6:	f7fe fc69 	bl	800aa7c <DbgTraceGetFileName>
 800c1aa:	4601      	mov	r1, r0
 800c1ac:	f44f 7376 	mov.w	r3, #984	; 0x3d8
 800c1b0:	4a14      	ldr	r2, [pc, #80]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c1b2:	4815      	ldr	r0, [pc, #84]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c1b4:	f001 fb52 	bl	800d85c <iprintf>
 800c1b8:	7dfb      	ldrb	r3, [r7, #23]
 800c1ba:	4619      	mov	r1, r3
 800c1bc:	481c      	ldr	r0, [pc, #112]	; (800c230 <Ble_Hci_Gap_Gatt_Init+0x51c>)
 800c1be:	f001 fb4d 	bl	800d85c <iprintf>
 800c1c2:	e00c      	b.n	800c1de <Ble_Hci_Gap_Gatt_Init+0x4ca>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800c1c4:	480e      	ldr	r0, [pc, #56]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c1c6:	f7fe fc59 	bl	800aa7c <DbgTraceGetFileName>
 800c1ca:	4601      	mov	r1, r0
 800c1cc:	f44f 7377 	mov.w	r3, #988	; 0x3dc
 800c1d0:	4a0c      	ldr	r2, [pc, #48]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c1d2:	480d      	ldr	r0, [pc, #52]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c1d4:	f001 fb42 	bl	800d85c <iprintf>
 800c1d8:	4816      	ldr	r0, [pc, #88]	; (800c234 <Ble_Hci_Gap_Gatt_Init+0x520>)
 800c1da:	f001 fbad 	bl	800d938 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 800c1de:	4808      	ldr	r0, [pc, #32]	; (800c200 <Ble_Hci_Gap_Gatt_Init+0x4ec>)
 800c1e0:	f7fe fc4c 	bl	800aa7c <DbgTraceGetFileName>
 800c1e4:	4601      	mov	r1, r0
 800c1e6:	f240 33df 	movw	r3, #991	; 0x3df
 800c1ea:	4a06      	ldr	r2, [pc, #24]	; (800c204 <Ble_Hci_Gap_Gatt_Init+0x4f0>)
 800c1ec:	4806      	ldr	r0, [pc, #24]	; (800c208 <Ble_Hci_Gap_Gatt_Init+0x4f4>)
 800c1ee:	f001 fb35 	bl	800d85c <iprintf>
 800c1f2:	4811      	ldr	r0, [pc, #68]	; (800c238 <Ble_Hci_Gap_Gatt_Init+0x524>)
 800c1f4:	f001 fb32 	bl	800d85c <iprintf>
}
 800c1f8:	bf00      	nop
 800c1fa:	371c      	adds	r7, #28
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c200:	0800eaa8 	.word	0x0800eaa8
 800c204:	0800fe08 	.word	0x0800fe08
 800c208:	0800eac4 	.word	0x0800eac4
 800c20c:	0800f390 	.word	0x0800f390
 800c210:	0800f3b0 	.word	0x0800f3b0
 800c214:	0800f3ec 	.word	0x0800f3ec
 800c218:	2000170c 	.word	0x2000170c
 800c21c:	0800f418 	.word	0x0800f418
 800c220:	0800f458 	.word	0x0800f458
 800c224:	0001b207 	.word	0x0001b207
 800c228:	0800f488 	.word	0x0800f488
 800c22c:	0800f4d4 	.word	0x0800f4d4
 800c230:	0800f510 	.word	0x0800f510
 800c234:	0800f550 	.word	0x0800f550
 800c238:	0800f580 	.word	0x0800f580

0800c23c <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b08c      	sub	sp, #48	; 0x30
 800c240:	af08      	add	r7, sp, #32
 800c242:	4603      	mov	r3, r0
 800c244:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c246:	2392      	movs	r3, #146	; 0x92
 800c248:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800c24a:	4a32      	ldr	r2, [pc, #200]	; (800c314 <Adv_Request+0xd8>)
 800c24c:	79fb      	ldrb	r3, [r7, #7]
 800c24e:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800c252:	2300      	movs	r3, #0
 800c254:	9306      	str	r3, [sp, #24]
 800c256:	2300      	movs	r3, #0
 800c258:	9305      	str	r3, [sp, #20]
 800c25a:	2300      	movs	r3, #0
 800c25c:	9304      	str	r3, [sp, #16]
 800c25e:	2300      	movs	r3, #0
 800c260:	9303      	str	r3, [sp, #12]
 800c262:	2300      	movs	r3, #0
 800c264:	9302      	str	r3, [sp, #8]
 800c266:	2300      	movs	r3, #0
 800c268:	9301      	str	r3, [sp, #4]
 800c26a:	2300      	movs	r3, #0
 800c26c:	9300      	str	r3, [sp, #0]
 800c26e:	2300      	movs	r3, #0
 800c270:	22a0      	movs	r2, #160	; 0xa0
 800c272:	2180      	movs	r1, #128	; 0x80
 800c274:	2000      	movs	r0, #0
 800c276:	f7fc fc06 	bl	8008a86 <aci_gap_set_discoverable>
 800c27a:	4603      	mov	r3, r0
 800c27c:	73fb      	strb	r3, [r7, #15]
                                 0,
                                 0,
                                 0,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 800c27e:	7bfb      	ldrb	r3, [r7, #15]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d00f      	beq.n	800c2a4 <Adv_Request+0x68>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 800c284:	4824      	ldr	r0, [pc, #144]	; (800c318 <Adv_Request+0xdc>)
 800c286:	f7fe fbf9 	bl	800aa7c <DbgTraceGetFileName>
 800c28a:	4601      	mov	r1, r0
 800c28c:	f240 33f5 	movw	r3, #1013	; 0x3f5
 800c290:	4a22      	ldr	r2, [pc, #136]	; (800c31c <Adv_Request+0xe0>)
 800c292:	4823      	ldr	r0, [pc, #140]	; (800c320 <Adv_Request+0xe4>)
 800c294:	f001 fae2 	bl	800d85c <iprintf>
 800c298:	7bfb      	ldrb	r3, [r7, #15]
 800c29a:	4619      	mov	r1, r3
 800c29c:	4821      	ldr	r0, [pc, #132]	; (800c324 <Adv_Request+0xe8>)
 800c29e:	f001 fadd 	bl	800d85c <iprintf>
 800c2a2:	e00c      	b.n	800c2be <Adv_Request+0x82>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 800c2a4:	481c      	ldr	r0, [pc, #112]	; (800c318 <Adv_Request+0xdc>)
 800c2a6:	f7fe fbe9 	bl	800aa7c <DbgTraceGetFileName>
 800c2aa:	4601      	mov	r1, r0
 800c2ac:	f240 33f9 	movw	r3, #1017	; 0x3f9
 800c2b0:	4a1a      	ldr	r2, [pc, #104]	; (800c31c <Adv_Request+0xe0>)
 800c2b2:	481b      	ldr	r0, [pc, #108]	; (800c320 <Adv_Request+0xe4>)
 800c2b4:	f001 fad2 	bl	800d85c <iprintf>
 800c2b8:	481b      	ldr	r0, [pc, #108]	; (800c328 <Adv_Request+0xec>)
 800c2ba:	f001 fb3d 	bl	800d938 <puts>
/* USER CODE BEGIN Adv_Request_1*/

/* USER CODE END Adv_Request_1*/

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800c2be:	491b      	ldr	r1, [pc, #108]	; (800c32c <Adv_Request+0xf0>)
 800c2c0:	2019      	movs	r0, #25
 800c2c2:	f7fc ff06 	bl	80090d2 <aci_gap_update_adv_data>
 800c2c6:	4603      	mov	r3, r0
 800c2c8:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS)
 800c2ca:	7bfb      	ldrb	r3, [r7, #15]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d00f      	beq.n	800c2f0 <Adv_Request+0xb4>
  {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800c2d0:	4811      	ldr	r0, [pc, #68]	; (800c318 <Adv_Request+0xdc>)
 800c2d2:	f7fe fbd3 	bl	800aa7c <DbgTraceGetFileName>
 800c2d6:	4601      	mov	r1, r0
 800c2d8:	f240 4304 	movw	r3, #1028	; 0x404
 800c2dc:	4a0f      	ldr	r2, [pc, #60]	; (800c31c <Adv_Request+0xe0>)
 800c2de:	4810      	ldr	r0, [pc, #64]	; (800c320 <Adv_Request+0xe4>)
 800c2e0:	f001 fabc 	bl	800d85c <iprintf>
 800c2e4:	7bfb      	ldrb	r3, [r7, #15]
 800c2e6:	4619      	mov	r1, r3
 800c2e8:	4811      	ldr	r0, [pc, #68]	; (800c330 <Adv_Request+0xf4>)
 800c2ea:	f001 fab7 	bl	800d85c <iprintf>
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800c2ee:	e00d      	b.n	800c30c <Adv_Request+0xd0>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 800c2f0:	4809      	ldr	r0, [pc, #36]	; (800c318 <Adv_Request+0xdc>)
 800c2f2:	f7fe fbc3 	bl	800aa7c <DbgTraceGetFileName>
 800c2f6:	4601      	mov	r1, r0
 800c2f8:	f44f 6381 	mov.w	r3, #1032	; 0x408
 800c2fc:	4a07      	ldr	r2, [pc, #28]	; (800c31c <Adv_Request+0xe0>)
 800c2fe:	4808      	ldr	r0, [pc, #32]	; (800c320 <Adv_Request+0xe4>)
 800c300:	f001 faac 	bl	800d85c <iprintf>
 800c304:	480b      	ldr	r0, [pc, #44]	; (800c334 <Adv_Request+0xf8>)
 800c306:	f001 faa9 	bl	800d85c <iprintf>
  return;
 800c30a:	bf00      	nop
}
 800c30c:	3710      	adds	r7, #16
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}
 800c312:	bf00      	nop
 800c314:	2000170c 	.word	0x2000170c
 800c318:	0800eaa8 	.word	0x0800eaa8
 800c31c:	0800fe20 	.word	0x0800fe20
 800c320:	0800eac4 	.word	0x0800eac4
 800c324:	0800f5ac 	.word	0x0800f5ac
 800c328:	0800f5e4 	.word	0x0800f5e4
 800c32c:	20000014 	.word	0x20000014
 800c330:	0800f60c 	.word	0x0800f60c
 800c334:	0800f640 	.word	0x0800f640

0800c338 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800c338:	b580      	push	{r7, lr}
 800c33a:	b086      	sub	sp, #24
 800c33c:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800c33e:	f7ff f963 	bl	800b608 <LL_FLASH_GetUDN>
 800c342:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c34a:	d023      	beq.n	800c394 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800c34c:	f7ff f974 	bl	800b638 <LL_FLASH_GetSTCompanyID>
 800c350:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800c352:	f7ff f965 	bl	800b620 <LL_FLASH_GetDeviceID>
 800c356:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	b2da      	uxtb	r2, r3
 800c35c:	4b16      	ldr	r3, [pc, #88]	; (800c3b8 <BleGetBdAddress+0x80>)
 800c35e:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	0a1b      	lsrs	r3, r3, #8
 800c364:	b2da      	uxtb	r2, r3
 800c366:	4b14      	ldr	r3, [pc, #80]	; (800c3b8 <BleGetBdAddress+0x80>)
 800c368:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	b2da      	uxtb	r2, r3
 800c36e:	4b12      	ldr	r3, [pc, #72]	; (800c3b8 <BleGetBdAddress+0x80>)
 800c370:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	b2da      	uxtb	r2, r3
 800c376:	4b10      	ldr	r3, [pc, #64]	; (800c3b8 <BleGetBdAddress+0x80>)
 800c378:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	0a1b      	lsrs	r3, r3, #8
 800c37e:	b2da      	uxtb	r2, r3
 800c380:	4b0d      	ldr	r3, [pc, #52]	; (800c3b8 <BleGetBdAddress+0x80>)
 800c382:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800c384:	68bb      	ldr	r3, [r7, #8]
 800c386:	0c1b      	lsrs	r3, r3, #16
 800c388:	b2da      	uxtb	r2, r3
 800c38a:	4b0b      	ldr	r3, [pc, #44]	; (800c3b8 <BleGetBdAddress+0x80>)
 800c38c:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800c38e:	4b0a      	ldr	r3, [pc, #40]	; (800c3b8 <BleGetBdAddress+0x80>)
 800c390:	617b      	str	r3, [r7, #20]
 800c392:	e00b      	b.n	800c3ac <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800c394:	2000      	movs	r0, #0
 800c396:	f7fe fc4f 	bl	800ac38 <OTP_Read>
 800c39a:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d002      	beq.n	800c3a8 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	617b      	str	r3, [r7, #20]
 800c3a6:	e001      	b.n	800c3ac <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800c3a8:	4b04      	ldr	r3, [pc, #16]	; (800c3bc <BleGetBdAddress+0x84>)
 800c3aa:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800c3ac:	697b      	ldr	r3, [r7, #20]
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3718      	adds	r7, #24
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	bd80      	pop	{r7, pc}
 800c3b6:	bf00      	nop
 800c3b8:	20001704 	.word	0x20001704
 800c3bc:	0800fdb8 	.word	0x0800fdb8

0800c3c0 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	b082      	sub	sp, #8
 800c3c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800c3c6:	4b1f      	ldr	r3, [pc, #124]	; (800c444 <Adv_Cancel+0x84>)
 800c3c8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800c3cc:	2b05      	cmp	r3, #5
 800c3ce:	d035      	beq.n	800c43c <Adv_Cancel+0x7c>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c3d0:	2392      	movs	r3, #146	; 0x92
 800c3d2:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800c3d4:	f7fc fb33 	bl	8008a3e <aci_gap_set_non_discoverable>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800c3dc:	4b19      	ldr	r3, [pc, #100]	; (800c444 <Adv_Cancel+0x84>)
 800c3de:	2200      	movs	r2, #0
 800c3e0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if (ret != BLE_STATUS_SUCCESS)
 800c3e4:	79fb      	ldrb	r3, [r7, #7]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d00d      	beq.n	800c406 <Adv_Cancel+0x46>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800c3ea:	4817      	ldr	r0, [pc, #92]	; (800c448 <Adv_Cancel+0x88>)
 800c3ec:	f7fe fb46 	bl	800aa7c <DbgTraceGetFileName>
 800c3f0:	4601      	mov	r1, r0
 800c3f2:	f240 4356 	movw	r3, #1110	; 0x456
 800c3f6:	4a15      	ldr	r2, [pc, #84]	; (800c44c <Adv_Cancel+0x8c>)
 800c3f8:	4815      	ldr	r0, [pc, #84]	; (800c450 <Adv_Cancel+0x90>)
 800c3fa:	f001 fa2f 	bl	800d85c <iprintf>
 800c3fe:	4815      	ldr	r0, [pc, #84]	; (800c454 <Adv_Cancel+0x94>)
 800c400:	f001 fa2c 	bl	800d85c <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800c404:	e01a      	b.n	800c43c <Adv_Cancel+0x7c>
      APP_DBG_MSG("  \r\n\r");
 800c406:	4810      	ldr	r0, [pc, #64]	; (800c448 <Adv_Cancel+0x88>)
 800c408:	f7fe fb38 	bl	800aa7c <DbgTraceGetFileName>
 800c40c:	4601      	mov	r1, r0
 800c40e:	f240 435a 	movw	r3, #1114	; 0x45a
 800c412:	4a0e      	ldr	r2, [pc, #56]	; (800c44c <Adv_Cancel+0x8c>)
 800c414:	480e      	ldr	r0, [pc, #56]	; (800c450 <Adv_Cancel+0x90>)
 800c416:	f001 fa21 	bl	800d85c <iprintf>
 800c41a:	480f      	ldr	r0, [pc, #60]	; (800c458 <Adv_Cancel+0x98>)
 800c41c:	f001 fa1e 	bl	800d85c <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800c420:	4809      	ldr	r0, [pc, #36]	; (800c448 <Adv_Cancel+0x88>)
 800c422:	f7fe fb2b 	bl	800aa7c <DbgTraceGetFileName>
 800c426:	4601      	mov	r1, r0
 800c428:	f240 435b 	movw	r3, #1115	; 0x45b
 800c42c:	4a07      	ldr	r2, [pc, #28]	; (800c44c <Adv_Cancel+0x8c>)
 800c42e:	4808      	ldr	r0, [pc, #32]	; (800c450 <Adv_Cancel+0x90>)
 800c430:	f001 fa14 	bl	800d85c <iprintf>
 800c434:	4809      	ldr	r0, [pc, #36]	; (800c45c <Adv_Cancel+0x9c>)
 800c436:	f001 fa11 	bl	800d85c <iprintf>
  return;
 800c43a:	bf00      	nop
 800c43c:	bf00      	nop
}
 800c43e:	3708      	adds	r7, #8
 800c440:	46bd      	mov	sp, r7
 800c442:	bd80      	pop	{r7, pc}
 800c444:	2000170c 	.word	0x2000170c
 800c448:	0800eaa8 	.word	0x0800eaa8
 800c44c:	0800fe2c 	.word	0x0800fe2c
 800c450:	0800eac4 	.word	0x0800eac4
 800c454:	0800f668 	.word	0x0800f668
 800c458:	0800f68c 	.word	0x0800f68c
 800c45c:	0800f694 	.word	0x0800f694

0800c460 <APP_BLE_Key_Button1_Action>:
}
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

/* USER CODE BEGIN FD_SPECIFIC_FUNCTIONS */
void APP_BLE_Key_Button1_Action(void)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	af00      	add	r7, sp, #0
  P2PS_APP_B1_Button_Action();
 800c464:	f000 fa06 	bl	800c874 <P2PS_APP_B1_Button_Action>
}
 800c468:	bf00      	nop
 800c46a:	bd80      	pop	{r7, pc}

0800c46c <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	af00      	add	r7, sp, #0
  P2PS_APP_B2_Button_Action();
 800c470:	f000 fa07 	bl	800c882 <P2PS_APP_B2_Button_Action>
}
 800c474:	bf00      	nop
 800c476:	bd80      	pop	{r7, pc}

0800c478 <APP_BLE_Key_Button3_Action>:

void APP_BLE_Key_Button3_Action(void)
{
 800c478:	b580      	push	{r7, lr}
 800c47a:	af00      	add	r7, sp, #0
  P2PS_APP_B3_Button_Action();
 800c47c:	f000 fa08 	bl	800c890 <P2PS_APP_B3_Button_Action>
}
 800c480:	bf00      	nop
 800c482:	bd80      	pop	{r7, pc}

0800c484 <APP_BLE_Key_Motor_Stopped_Action>:

void APP_BLE_Key_Motor_Stopped_Action(void)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	af00      	add	r7, sp, #0
  P2PS_APP_Motor_Stopped_Action();
 800c488:	f000 fa0a 	bl	800c8a0 <P2PS_APP_Motor_Stopped_Action>
}
 800c48c:	bf00      	nop
 800c48e:	bd80      	pop	{r7, pc}

0800c490 <APP_BLE_Key_Motor_Done_Action>:
{
  P2PS_APP_Motor_Pending_Action();
}

void APP_BLE_Key_Motor_Done_Action(void)
{
 800c490:	b580      	push	{r7, lr}
 800c492:	af00      	add	r7, sp, #0
  P2PS_APP_Motor_Done_Action();
 800c494:	f000 fa12 	bl	800c8bc <P2PS_APP_Motor_Done_Action>
}
 800c498:	bf00      	nop
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b082      	sub	sp, #8
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800c4a4:	2100      	movs	r1, #0
 800c4a6:	2002      	movs	r0, #2
 800c4a8:	f000 fff6 	bl	800d498 <UTIL_SEQ_SetTask>

  return;
 800c4ac:	bf00      	nop
}
 800c4ae:	3708      	adds	r7, #8
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	bd80      	pop	{r7, pc}

0800c4b4 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800c4b4:	b580      	push	{r7, lr}
 800c4b6:	b082      	sub	sp, #8
 800c4b8:	af00      	add	r7, sp, #0
 800c4ba:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800c4bc:	2001      	movs	r0, #1
 800c4be:	f001 f857 	bl	800d570 <UTIL_SEQ_SetEvt>

  return;
 800c4c2:	bf00      	nop
}
 800c4c4:	3708      	adds	r7, #8
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	bd80      	pop	{r7, pc}

0800c4ca <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800c4ca:	b580      	push	{r7, lr}
 800c4cc:	b082      	sub	sp, #8
 800c4ce:	af00      	add	r7, sp, #0
 800c4d0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800c4d2:	2001      	movs	r0, #1
 800c4d4:	f001 f86c 	bl	800d5b0 <UTIL_SEQ_WaitEvt>

  return;
 800c4d8:	bf00      	nop
}
 800c4da:	3708      	adds	r7, #8
 800c4dc:	46bd      	mov	sp, r7
 800c4de:	bd80      	pop	{r7, pc}

0800c4e0 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b084      	sub	sp, #16
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	685b      	ldr	r3, [r3, #4]
 800c4f0:	3308      	adds	r3, #8
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	f7fd fc60 	bl	8009db8 <SVCCTL_UserEvtRx>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800c4fc:	7afb      	ldrb	r3, [r7, #11]
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d003      	beq.n	800c50a <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	2201      	movs	r2, #1
 800c506:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800c508:	e003      	b.n	800c512 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	2200      	movs	r2, #0
 800c50e:	701a      	strb	r2, [r3, #0]
  return;
 800c510:	bf00      	nop
}
 800c512:	3710      	adds	r7, #16
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	4603      	mov	r3, r0
 800c520:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800c522:	79fb      	ldrb	r3, [r7, #7]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d002      	beq.n	800c52e <BLE_StatusNot+0x16>
 800c528:	2b01      	cmp	r3, #1
 800c52a:	d006      	beq.n	800c53a <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800c52c:	e00b      	b.n	800c546 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800c52e:	23ff      	movs	r3, #255	; 0xff
 800c530:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800c532:	68f8      	ldr	r0, [r7, #12]
 800c534:	f000 ffdc 	bl	800d4f0 <UTIL_SEQ_PauseTask>
      break;
 800c538:	e005      	b.n	800c546 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800c53a:	23ff      	movs	r3, #255	; 0xff
 800c53c:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800c53e:	68f8      	ldr	r0, [r7, #12]
 800c540:	f000 fff6 	bl	800d530 <UTIL_SEQ_ResumeTask>
      break;
 800c544:	bf00      	nop
  }

  return;
 800c546:	bf00      	nop
}
 800c548:	3710      	adds	r7, #16
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
	...

0800c550 <Custom_STM_App_Notification>:
uint16_t Payload_To_Speed(uint8_t, uint8_t);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void Custom_STM_App_Notification(Custom_STM_App_Notification_evt_t *pNotification)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b084      	sub	sp, #16
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_1 */

  /* USER CODE END CUSTOM_STM_App_Notification_1 */
  switch (pNotification->Custom_Evt_Opcode)
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	2b03      	cmp	r3, #3
 800c55e:	d876      	bhi.n	800c64e <Custom_STM_App_Notification+0xfe>
 800c560:	a201      	add	r2, pc, #4	; (adr r2, 800c568 <Custom_STM_App_Notification+0x18>)
 800c562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c566:	bf00      	nop
 800c568:	0800c64f 	.word	0x0800c64f
 800c56c:	0800c579 	.word	0x0800c579
 800c570:	0800c60f 	.word	0x0800c60f
 800c574:	0800c62f 	.word	0x0800c62f
      /* USER CODE END CUSTOM_STM_GOAL_C_READ_EVT */
      break;

    case CUSTOM_STM_GOAL_C_WRITE_NO_RESP_EVT:
      /* USER CODE BEGIN CUSTOM_STM_GOAL_C_WRITE_NO_RESP_EVT */
        APP_DBG_MSG("\r\n\r** CUSTOM_STM_GOAL_C_WRITE_NO_RESP_EVT \n");
 800c578:	4837      	ldr	r0, [pc, #220]	; (800c658 <Custom_STM_App_Notification+0x108>)
 800c57a:	f7fe fa7f 	bl	800aa7c <DbgTraceGetFileName>
 800c57e:	4601      	mov	r1, r0
 800c580:	236e      	movs	r3, #110	; 0x6e
 800c582:	4a36      	ldr	r2, [pc, #216]	; (800c65c <Custom_STM_App_Notification+0x10c>)
 800c584:	4836      	ldr	r0, [pc, #216]	; (800c660 <Custom_STM_App_Notification+0x110>)
 800c586:	f001 f969 	bl	800d85c <iprintf>
 800c58a:	4836      	ldr	r0, [pc, #216]	; (800c664 <Custom_STM_App_Notification+0x114>)
 800c58c:	f001 f9d4 	bl	800d938 <puts>
        APP_DBG_MSG("\r\n\r** Write Data: 0x%02X %02X \n", pNotification->DataTransfered.pPayload[0], pNotification->DataTransfered.pPayload[1]);
 800c590:	4831      	ldr	r0, [pc, #196]	; (800c658 <Custom_STM_App_Notification+0x108>)
 800c592:	f7fe fa73 	bl	800aa7c <DbgTraceGetFileName>
 800c596:	4601      	mov	r1, r0
 800c598:	236f      	movs	r3, #111	; 0x6f
 800c59a:	4a30      	ldr	r2, [pc, #192]	; (800c65c <Custom_STM_App_Notification+0x10c>)
 800c59c:	4830      	ldr	r0, [pc, #192]	; (800c660 <Custom_STM_App_Notification+0x110>)
 800c59e:	f001 f95d 	bl	800d85c <iprintf>
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	685b      	ldr	r3, [r3, #4]
 800c5a6:	781b      	ldrb	r3, [r3, #0]
 800c5a8:	4619      	mov	r1, r3
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	685b      	ldr	r3, [r3, #4]
 800c5ae:	3301      	adds	r3, #1
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	461a      	mov	r2, r3
 800c5b4:	482c      	ldr	r0, [pc, #176]	; (800c668 <Custom_STM_App_Notification+0x118>)
 800c5b6:	f001 f951 	bl	800d85c <iprintf>
        uint16_t goal_speed = Payload_To_Speed(pNotification->DataTransfered.pPayload[0], pNotification->DataTransfered.pPayload[1]);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	781a      	ldrb	r2, [r3, #0]
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	685b      	ldr	r3, [r3, #4]
 800c5c4:	3301      	adds	r3, #1
 800c5c6:	781b      	ldrb	r3, [r3, #0]
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	4610      	mov	r0, r2
 800c5cc:	f000 f984 	bl	800c8d8 <Payload_To_Speed>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	81fb      	strh	r3, [r7, #14]

        if(goal_speed == 0)
 800c5d4:	89fb      	ldrh	r3, [r7, #14]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d108      	bne.n	800c5ec <Custom_STM_App_Notification+0x9c>
        {
        	//if pending action is put here the motor stops too fast before notification is sent, so STOPPED notification is sent twice
        	//APP_DBG_MSG("\r\n\r** Before stop \n");
        	Stop_Motor();
 800c5da:	f7f5 f8ef 	bl	80017bc <Stop_Motor>
        	//APP_DBG_MSG("\r\n\r** After stop \n");

        	Blue_On();
 800c5de:	f7f5 f993 	bl	8001908 <Blue_On>
        	Green_Off();
 800c5e2:	f7f5 f985 	bl	80018f0 <Green_Off>
        	Red_Off();
 800c5e6:	f7f5 f96b 	bl	80018c0 <Red_Off>
        	HAL_GPIO_WritePin(Blue_Led_GPIO_Port, Blue_Led_Pin, GPIO_PIN_RESET);
        	HAL_GPIO_WritePin(Green_Led_GPIO_Port, Green_Led_Pin, GPIO_PIN_RESET);
        	HAL_GPIO_WritePin(Red_Led_GPIO_Port, Red_Led_Pin, GPIO_PIN_SET);
        }*/
      /* USER CODE END CUSTOM_STM_GOAL_C_WRITE_NO_RESP_EVT */
      break;
 800c5ea:	e031      	b.n	800c650 <Custom_STM_App_Notification+0x100>
        	Blue_Off();
 800c5ec:	f7f5 f998 	bl	8001920 <Blue_Off>
        	Green_On();
 800c5f0:	f7f5 f972 	bl	80018d8 <Green_On>
        	Red_Off();
 800c5f4:	f7f5 f964 	bl	80018c0 <Red_Off>
        	Set_Speed(goal_speed);
 800c5f8:	89fb      	ldrh	r3, [r7, #14]
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	f7f5 f8e8 	bl	80017d0 <Set_Speed>
        	Blue_Off();
 800c600:	f7f5 f98e 	bl	8001920 <Blue_Off>
        	Green_Off();
 800c604:	f7f5 f974 	bl	80018f0 <Green_Off>
        	Red_On();
 800c608:	f7f5 f94e 	bl	80018a8 <Red_On>
      break;
 800c60c:	e020      	b.n	800c650 <Custom_STM_App_Notification+0x100>

    case CUSTOM_STM_STATE_C_NOTIFY_ENABLED_EVT:
      /* USER CODE BEGIN CUSTOM_STM_STATE_C_NOTIFY_ENABLED_EVT */
        APP_DBG_MSG("\r\n\r** CUSTOM_STM_STATE_C_NOTIFY_ENABLED_EVT \n");
 800c60e:	4812      	ldr	r0, [pc, #72]	; (800c658 <Custom_STM_App_Notification+0x108>)
 800c610:	f7fe fa34 	bl	800aa7c <DbgTraceGetFileName>
 800c614:	4601      	mov	r1, r0
 800c616:	23a5      	movs	r3, #165	; 0xa5
 800c618:	4a10      	ldr	r2, [pc, #64]	; (800c65c <Custom_STM_App_Notification+0x10c>)
 800c61a:	4811      	ldr	r0, [pc, #68]	; (800c660 <Custom_STM_App_Notification+0x110>)
 800c61c:	f001 f91e 	bl	800d85c <iprintf>
 800c620:	4812      	ldr	r0, [pc, #72]	; (800c66c <Custom_STM_App_Notification+0x11c>)
 800c622:	f001 f989 	bl	800d938 <puts>

        Custom_App_Context.State_c_Notification_Status = 1;
 800c626:	4b12      	ldr	r3, [pc, #72]	; (800c670 <Custom_STM_App_Notification+0x120>)
 800c628:	2201      	movs	r2, #1
 800c62a:	701a      	strb	r2, [r3, #0]
      /* USER CODE END CUSTOM_STM_STATE_C_NOTIFY_ENABLED_EVT */
      break;
 800c62c:	e010      	b.n	800c650 <Custom_STM_App_Notification+0x100>

    case CUSTOM_STM_STATE_C_NOTIFY_DISABLED_EVT:
      /* USER CODE BEGIN CUSTOM_STM_STATE_C_NOTIFY_DISABLED_EVT */
        APP_DBG_MSG("\r\n\r** CUSTOM_STM_STATE_C_NOTIFY_DISABLED_EVT \n");
 800c62e:	480a      	ldr	r0, [pc, #40]	; (800c658 <Custom_STM_App_Notification+0x108>)
 800c630:	f7fe fa24 	bl	800aa7c <DbgTraceGetFileName>
 800c634:	4601      	mov	r1, r0
 800c636:	23ad      	movs	r3, #173	; 0xad
 800c638:	4a08      	ldr	r2, [pc, #32]	; (800c65c <Custom_STM_App_Notification+0x10c>)
 800c63a:	4809      	ldr	r0, [pc, #36]	; (800c660 <Custom_STM_App_Notification+0x110>)
 800c63c:	f001 f90e 	bl	800d85c <iprintf>
 800c640:	480c      	ldr	r0, [pc, #48]	; (800c674 <Custom_STM_App_Notification+0x124>)
 800c642:	f001 f979 	bl	800d938 <puts>

        Custom_App_Context.State_c_Notification_Status = 0;
 800c646:	4b0a      	ldr	r3, [pc, #40]	; (800c670 <Custom_STM_App_Notification+0x120>)
 800c648:	2200      	movs	r2, #0
 800c64a:	701a      	strb	r2, [r3, #0]
      /* USER CODE END CUSTOM_STM_STATE_C_NOTIFY_DISABLED_EVT */
      break;
 800c64c:	e000      	b.n	800c650 <Custom_STM_App_Notification+0x100>

    default:
      /* USER CODE BEGIN CUSTOM_STM_App_Notification_default */

      /* USER CODE END CUSTOM_STM_App_Notification_default */
      break;
 800c64e:	bf00      	nop
  }
  /* USER CODE BEGIN CUSTOM_STM_App_Notification_2 */

  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
 800c650:	bf00      	nop
}
 800c652:	3710      	adds	r7, #16
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}
 800c658:	0800f6b0 	.word	0x0800f6b0
 800c65c:	0800fe38 	.word	0x0800fe38
 800c660:	0800f6d0 	.word	0x0800f6d0
 800c664:	0800f6e4 	.word	0x0800f6e4
 800c668:	0800f710 	.word	0x0800f710
 800c66c:	0800f730 	.word	0x0800f730
 800c670:	20001794 	.word	0x20001794
 800c674:	0800f760 	.word	0x0800f760

0800c678 <Custom_APP_Notification>:

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800c678:	b480      	push	{r7}
 800c67a:	b083      	sub	sp, #12
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	781b      	ldrb	r3, [r3, #0]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d002      	beq.n	800c68e <Custom_APP_Notification+0x16>
 800c688:	2b01      	cmp	r3, #1
 800c68a:	d002      	beq.n	800c692 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 800c68c:	e002      	b.n	800c694 <Custom_APP_Notification+0x1c>
      break;
 800c68e:	bf00      	nop
 800c690:	e000      	b.n	800c694 <Custom_APP_Notification+0x1c>
      break;
 800c692:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 800c694:	bf00      	nop
}
 800c696:	370c      	adds	r7, #12
 800c698:	46bd      	mov	sp, r7
 800c69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69e:	4770      	bx	lr

0800c6a0 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800c6a0:	b580      	push	{r7, lr}
 800c6a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */
	  /*UTIL_SEQ_RegTask(1<< CFG_TASK_B1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, Custom_State_c_Send_Notification);
	  UTIL_SEQ_RegTask(1<< CFG_TASK_B2_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, Custom_State_c_Send_Notification);
	  UTIL_SEQ_RegTask(1<< CFG_TASK_B3_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, Custom_State_c_Send_Notification);*/

	  UTIL_SEQ_RegTask(1<< CFG_TASK_MOTOR_STOPPED_ID, UTIL_SEQ_RFU, Custom_State_c_Send_Notification);
 800c6a4:	4a0b      	ldr	r2, [pc, #44]	; (800c6d4 <Custom_APP_Init+0x34>)
 800c6a6:	2100      	movs	r1, #0
 800c6a8:	2020      	movs	r0, #32
 800c6aa:	f000 fed3 	bl	800d454 <UTIL_SEQ_RegTask>
	  UTIL_SEQ_RegTask(1<< CFG_TASK_MOTOR_PENDING_ID, UTIL_SEQ_RFU, Custom_State_c_Send_Notification);
 800c6ae:	4a09      	ldr	r2, [pc, #36]	; (800c6d4 <Custom_APP_Init+0x34>)
 800c6b0:	2100      	movs	r1, #0
 800c6b2:	2040      	movs	r0, #64	; 0x40
 800c6b4:	f000 fece 	bl	800d454 <UTIL_SEQ_RegTask>
	  UTIL_SEQ_RegTask(1<< CFG_TASK_MOTOR_DONE_ID, UTIL_SEQ_RFU, Custom_State_c_Send_Notification);
 800c6b8:	4a06      	ldr	r2, [pc, #24]	; (800c6d4 <Custom_APP_Init+0x34>)
 800c6ba:	2100      	movs	r1, #0
 800c6bc:	2080      	movs	r0, #128	; 0x80
 800c6be:	f000 fec9 	bl	800d454 <UTIL_SEQ_RegTask>

	  Custom_App_Context.State_c_Notification_Status = 0;
 800c6c2:	4b05      	ldr	r3, [pc, #20]	; (800c6d8 <Custom_APP_Init+0x38>)
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	701a      	strb	r2, [r3, #0]
	  Custom_App_Context.State_Status = STOPPED;
 800c6c8:	4b03      	ldr	r3, [pc, #12]	; (800c6d8 <Custom_APP_Init+0x38>)
 800c6ca:	2200      	movs	r2, #0
 800c6cc:	705a      	strb	r2, [r3, #1]
  /* USER CODE END CUSTOM_APP_Init */
  return;
 800c6ce:	bf00      	nop
}
 800c6d0:	bd80      	pop	{r7, pc}
 800c6d2:	bf00      	nop
 800c6d4:	0800c6dd 	.word	0x0800c6dd
 800c6d8:	20001794 	.word	0x20001794

0800c6dc <Custom_State_c_Send_Notification>:
  /* USER CODE END State_c_UC_Last*/
  return;
}

void Custom_State_c_Send_Notification(void) /* Property Notification */
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b082      	sub	sp, #8
 800c6e0:	af00      	add	r7, sp, #0
  uint8_t updateflag = 0;
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN State_c_NS_1*/
  if(Custom_App_Context.State_c_Notification_Status)
 800c6e6:	4b58      	ldr	r3, [pc, #352]	; (800c848 <Custom_State_c_Send_Notification+0x16c>)
 800c6e8:	781b      	ldrb	r3, [r3, #0]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	f000 8092 	beq.w	800c814 <Custom_State_c_Send_Notification+0x138>
  {
	  updateflag = 1;
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	71fb      	strb	r3, [r7, #7]

	  if(Custom_App_Context.State_Status == STOPPED)
 800c6f4:	4b54      	ldr	r3, [pc, #336]	; (800c848 <Custom_State_c_Send_Notification+0x16c>)
 800c6f6:	785b      	ldrb	r3, [r3, #1]
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d120      	bne.n	800c73e <Custom_State_c_Send_Notification+0x62>
	  {
		  NotifyCharData[0] = 0x00; //Big Endian
 800c6fc:	4b53      	ldr	r3, [pc, #332]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c6fe:	2200      	movs	r2, #0
 800c700:	701a      	strb	r2, [r3, #0]
		  NotifyCharData[1] = 0x00;
 800c702:	4b52      	ldr	r3, [pc, #328]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c704:	2200      	movs	r2, #0
 800c706:	705a      	strb	r2, [r3, #1]
		  APP_DBG_MSG("-- CUSTOM APPLICATION SERVER  : INFORM CLIENT MOTOR STOPPED \n");
 800c708:	4851      	ldr	r0, [pc, #324]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c70a:	f7fe f9b7 	bl	800aa7c <DbgTraceGetFileName>
 800c70e:	4601      	mov	r1, r0
 800c710:	f44f 7390 	mov.w	r3, #288	; 0x120
 800c714:	4a4f      	ldr	r2, [pc, #316]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c716:	4850      	ldr	r0, [pc, #320]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c718:	f001 f8a0 	bl	800d85c <iprintf>
 800c71c:	484f      	ldr	r0, [pc, #316]	; (800c85c <Custom_State_c_Send_Notification+0x180>)
 800c71e:	f001 f90b 	bl	800d938 <puts>
		  APP_DBG_MSG(" \n\r");
 800c722:	484b      	ldr	r0, [pc, #300]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c724:	f7fe f9aa 	bl	800aa7c <DbgTraceGetFileName>
 800c728:	4601      	mov	r1, r0
 800c72a:	f240 1321 	movw	r3, #289	; 0x121
 800c72e:	4a49      	ldr	r2, [pc, #292]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c730:	4849      	ldr	r0, [pc, #292]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c732:	f001 f893 	bl	800d85c <iprintf>
 800c736:	484a      	ldr	r0, [pc, #296]	; (800c860 <Custom_State_c_Send_Notification+0x184>)
 800c738:	f001 f890 	bl	800d85c <iprintf>
 800c73c:	e077      	b.n	800c82e <Custom_State_c_Send_Notification+0x152>
	  }
	  else if (Custom_App_Context.State_Status == PENDING)
 800c73e:	4b42      	ldr	r3, [pc, #264]	; (800c848 <Custom_State_c_Send_Notification+0x16c>)
 800c740:	785b      	ldrb	r3, [r3, #1]
 800c742:	2b01      	cmp	r3, #1
 800c744:	d120      	bne.n	800c788 <Custom_State_c_Send_Notification+0xac>
	  {
		  NotifyCharData[0] = 0x00;
 800c746:	4b41      	ldr	r3, [pc, #260]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c748:	2200      	movs	r2, #0
 800c74a:	701a      	strb	r2, [r3, #0]
		  NotifyCharData[1] = 0x01;
 800c74c:	4b3f      	ldr	r3, [pc, #252]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c74e:	2201      	movs	r2, #1
 800c750:	705a      	strb	r2, [r3, #1]
		  APP_DBG_MSG("-- CUSTOM APPLICATION SERVER  : INFORM CLIENT MOTOR PENDING \n");
 800c752:	483f      	ldr	r0, [pc, #252]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c754:	f7fe f992 	bl	800aa7c <DbgTraceGetFileName>
 800c758:	4601      	mov	r1, r0
 800c75a:	f240 1327 	movw	r3, #295	; 0x127
 800c75e:	4a3d      	ldr	r2, [pc, #244]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c760:	483d      	ldr	r0, [pc, #244]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c762:	f001 f87b 	bl	800d85c <iprintf>
 800c766:	483f      	ldr	r0, [pc, #252]	; (800c864 <Custom_State_c_Send_Notification+0x188>)
 800c768:	f001 f8e6 	bl	800d938 <puts>
		  APP_DBG_MSG(" \n\r");
 800c76c:	4838      	ldr	r0, [pc, #224]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c76e:	f7fe f985 	bl	800aa7c <DbgTraceGetFileName>
 800c772:	4601      	mov	r1, r0
 800c774:	f44f 7394 	mov.w	r3, #296	; 0x128
 800c778:	4a36      	ldr	r2, [pc, #216]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c77a:	4837      	ldr	r0, [pc, #220]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c77c:	f001 f86e 	bl	800d85c <iprintf>
 800c780:	4837      	ldr	r0, [pc, #220]	; (800c860 <Custom_State_c_Send_Notification+0x184>)
 800c782:	f001 f86b 	bl	800d85c <iprintf>
 800c786:	e052      	b.n	800c82e <Custom_State_c_Send_Notification+0x152>
	  }
	  else if (Custom_App_Context.State_Status == DONE)
 800c788:	4b2f      	ldr	r3, [pc, #188]	; (800c848 <Custom_State_c_Send_Notification+0x16c>)
 800c78a:	785b      	ldrb	r3, [r3, #1]
 800c78c:	2b02      	cmp	r3, #2
 800c78e:	d120      	bne.n	800c7d2 <Custom_State_c_Send_Notification+0xf6>
	  {
		  NotifyCharData[0] = 0x00;
 800c790:	4b2e      	ldr	r3, [pc, #184]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c792:	2200      	movs	r2, #0
 800c794:	701a      	strb	r2, [r3, #0]
		  NotifyCharData[1] = 0x02;
 800c796:	4b2d      	ldr	r3, [pc, #180]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c798:	2202      	movs	r2, #2
 800c79a:	705a      	strb	r2, [r3, #1]
		  APP_DBG_MSG("-- CUSTOM APPLICATION SERVER  : INFORM CLIENT MOTOR DONE \n");
 800c79c:	482c      	ldr	r0, [pc, #176]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c79e:	f7fe f96d 	bl	800aa7c <DbgTraceGetFileName>
 800c7a2:	4601      	mov	r1, r0
 800c7a4:	f44f 7397 	mov.w	r3, #302	; 0x12e
 800c7a8:	4a2a      	ldr	r2, [pc, #168]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c7aa:	482b      	ldr	r0, [pc, #172]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c7ac:	f001 f856 	bl	800d85c <iprintf>
 800c7b0:	482d      	ldr	r0, [pc, #180]	; (800c868 <Custom_State_c_Send_Notification+0x18c>)
 800c7b2:	f001 f8c1 	bl	800d938 <puts>
		  APP_DBG_MSG(" \n\r");
 800c7b6:	4826      	ldr	r0, [pc, #152]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c7b8:	f7fe f960 	bl	800aa7c <DbgTraceGetFileName>
 800c7bc:	4601      	mov	r1, r0
 800c7be:	f240 132f 	movw	r3, #303	; 0x12f
 800c7c2:	4a24      	ldr	r2, [pc, #144]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c7c4:	4824      	ldr	r0, [pc, #144]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c7c6:	f001 f849 	bl	800d85c <iprintf>
 800c7ca:	4825      	ldr	r0, [pc, #148]	; (800c860 <Custom_State_c_Send_Notification+0x184>)
 800c7cc:	f001 f846 	bl	800d85c <iprintf>
 800c7d0:	e02d      	b.n	800c82e <Custom_State_c_Send_Notification+0x152>
	  }
	  else
	  {
		  NotifyCharData[0] = 0x00;
 800c7d2:	4b1e      	ldr	r3, [pc, #120]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	701a      	strb	r2, [r3, #0]
		  NotifyCharData[1] = 0x03;
 800c7d8:	4b1c      	ldr	r3, [pc, #112]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c7da:	2203      	movs	r2, #3
 800c7dc:	705a      	strb	r2, [r3, #1]
		  APP_DBG_MSG("-- CUSTOM APPLICATION SERVER  : INFORM CLIENT MOTOR WRONG STATE \n");
 800c7de:	481c      	ldr	r0, [pc, #112]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c7e0:	f7fe f94c 	bl	800aa7c <DbgTraceGetFileName>
 800c7e4:	4601      	mov	r1, r0
 800c7e6:	f240 1335 	movw	r3, #309	; 0x135
 800c7ea:	4a1a      	ldr	r2, [pc, #104]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c7ec:	481a      	ldr	r0, [pc, #104]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c7ee:	f001 f835 	bl	800d85c <iprintf>
 800c7f2:	481e      	ldr	r0, [pc, #120]	; (800c86c <Custom_State_c_Send_Notification+0x190>)
 800c7f4:	f001 f8a0 	bl	800d938 <puts>
		  APP_DBG_MSG(" \n\r");
 800c7f8:	4815      	ldr	r0, [pc, #84]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c7fa:	f7fe f93f 	bl	800aa7c <DbgTraceGetFileName>
 800c7fe:	4601      	mov	r1, r0
 800c800:	f44f 739b 	mov.w	r3, #310	; 0x136
 800c804:	4a13      	ldr	r2, [pc, #76]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c806:	4814      	ldr	r0, [pc, #80]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c808:	f001 f828 	bl	800d85c <iprintf>
 800c80c:	4814      	ldr	r0, [pc, #80]	; (800c860 <Custom_State_c_Send_Notification+0x184>)
 800c80e:	f001 f825 	bl	800d85c <iprintf>
 800c812:	e00c      	b.n	800c82e <Custom_State_c_Send_Notification+0x152>
	  }
  }
  else
  {
	  APP_DBG_MSG("-- CUSTOM APPLICATION : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n");
 800c814:	480e      	ldr	r0, [pc, #56]	; (800c850 <Custom_State_c_Send_Notification+0x174>)
 800c816:	f7fe f931 	bl	800aa7c <DbgTraceGetFileName>
 800c81a:	4601      	mov	r1, r0
 800c81c:	f240 133b 	movw	r3, #315	; 0x13b
 800c820:	4a0c      	ldr	r2, [pc, #48]	; (800c854 <Custom_State_c_Send_Notification+0x178>)
 800c822:	480d      	ldr	r0, [pc, #52]	; (800c858 <Custom_State_c_Send_Notification+0x17c>)
 800c824:	f001 f81a 	bl	800d85c <iprintf>
 800c828:	4811      	ldr	r0, [pc, #68]	; (800c870 <Custom_State_c_Send_Notification+0x194>)
 800c82a:	f001 f885 	bl	800d938 <puts>
  }
  /* USER CODE END State_c_NS_1*/

  if (updateflag != 0)
 800c82e:	79fb      	ldrb	r3, [r7, #7]
 800c830:	2b00      	cmp	r3, #0
 800c832:	d004      	beq.n	800c83e <Custom_State_c_Send_Notification+0x162>
  {
    Custom_STM_App_Update_Char(CUSTOM_STM_STATE_C, (uint8_t *)NotifyCharData);
 800c834:	4905      	ldr	r1, [pc, #20]	; (800c84c <Custom_State_c_Send_Notification+0x170>)
 800c836:	2001      	movs	r0, #1
 800c838:	f000 fa00 	bl	800cc3c <Custom_STM_App_Update_Char>

  /* USER CODE BEGIN State_c_NS_Last*/

  /* USER CODE END State_c_NS_Last*/

  return;
 800c83c:	bf00      	nop
 800c83e:	bf00      	nop
}
 800c840:	3708      	adds	r7, #8
 800c842:	46bd      	mov	sp, r7
 800c844:	bd80      	pop	{r7, pc}
 800c846:	bf00      	nop
 800c848:	20001794 	.word	0x20001794
 800c84c:	20001798 	.word	0x20001798
 800c850:	0800f6b0 	.word	0x0800f6b0
 800c854:	0800fe54 	.word	0x0800fe54
 800c858:	0800f6d0 	.word	0x0800f6d0
 800c85c:	0800f790 	.word	0x0800f790
 800c860:	0800f7d0 	.word	0x0800f7d0
 800c864:	0800f7d4 	.word	0x0800f7d4
 800c868:	0800f814 	.word	0x0800f814
 800c86c:	0800f850 	.word	0x0800f850
 800c870:	0800f894 	.word	0x0800f894

0800c874 <P2PS_APP_B1_Button_Action>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
void P2PS_APP_B1_Button_Action(void)
{
 800c874:	b480      	push	{r7}
 800c876:	af00      	add	r7, sp, #0
	//Custom_App_Context.State_Status = STOPPED;
  //UTIL_SEQ_SetTask(1<<CFG_TASK_B1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);

  return;
 800c878:	bf00      	nop
}
 800c87a:	46bd      	mov	sp, r7
 800c87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c880:	4770      	bx	lr

0800c882 <P2PS_APP_B2_Button_Action>:

void P2PS_APP_B2_Button_Action(void)
{
 800c882:	b480      	push	{r7}
 800c884:	af00      	add	r7, sp, #0
	//Custom_App_Context.State_Status = PENDING;
  //UTIL_SEQ_SetTask(1<<CFG_TASK_B2_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);

  return;
 800c886:	bf00      	nop
}
 800c888:	46bd      	mov	sp, r7
 800c88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88e:	4770      	bx	lr

0800c890 <P2PS_APP_B3_Button_Action>:

void P2PS_APP_B3_Button_Action(void)
{
 800c890:	b480      	push	{r7}
 800c892:	af00      	add	r7, sp, #0
	//Custom_App_Context.State_Status = DONE;
  //UTIL_SEQ_SetTask(1<<CFG_TASK_B3_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);

  return;
 800c894:	bf00      	nop
}
 800c896:	46bd      	mov	sp, r7
 800c898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89c:	4770      	bx	lr
	...

0800c8a0 <P2PS_APP_Motor_Stopped_Action>:

void P2PS_APP_Motor_Stopped_Action(void)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	af00      	add	r7, sp, #0
	Custom_App_Context.State_Status = STOPPED;
 800c8a4:	4b04      	ldr	r3, [pc, #16]	; (800c8b8 <P2PS_APP_Motor_Stopped_Action+0x18>)
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	705a      	strb	r2, [r3, #1]
    UTIL_SEQ_SetTask(1<<CFG_TASK_MOTOR_STOPPED_ID, CFG_SCH_PRIO_0);
 800c8aa:	2100      	movs	r1, #0
 800c8ac:	2020      	movs	r0, #32
 800c8ae:	f000 fdf3 	bl	800d498 <UTIL_SEQ_SetTask>

    return;
 800c8b2:	bf00      	nop
}
 800c8b4:	bd80      	pop	{r7, pc}
 800c8b6:	bf00      	nop
 800c8b8:	20001794 	.word	0x20001794

0800c8bc <P2PS_APP_Motor_Done_Action>:

    return;
}

void P2PS_APP_Motor_Done_Action(void)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	af00      	add	r7, sp, #0
	Custom_App_Context.State_Status = DONE;
 800c8c0:	4b04      	ldr	r3, [pc, #16]	; (800c8d4 <P2PS_APP_Motor_Done_Action+0x18>)
 800c8c2:	2202      	movs	r2, #2
 800c8c4:	705a      	strb	r2, [r3, #1]
    UTIL_SEQ_SetTask(1<<CFG_TASK_MOTOR_DONE_ID, CFG_SCH_PRIO_0);
 800c8c6:	2100      	movs	r1, #0
 800c8c8:	2080      	movs	r0, #128	; 0x80
 800c8ca:	f000 fde5 	bl	800d498 <UTIL_SEQ_SetTask>

    return;
 800c8ce:	bf00      	nop
}
 800c8d0:	bd80      	pop	{r7, pc}
 800c8d2:	bf00      	nop
 800c8d4:	20001794 	.word	0x20001794

0800c8d8 <Payload_To_Speed>:

uint16_t Payload_To_Speed(uint8_t p0, uint8_t p1)
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b085      	sub	sp, #20
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	4603      	mov	r3, r0
 800c8e0:	460a      	mov	r2, r1
 800c8e2:	71fb      	strb	r3, [r7, #7]
 800c8e4:	4613      	mov	r3, r2
 800c8e6:	71bb      	strb	r3, [r7, #6]
    uint16_t result = (p0 << 8) + p1;
 800c8e8:	79fb      	ldrb	r3, [r7, #7]
 800c8ea:	b29b      	uxth	r3, r3
 800c8ec:	021b      	lsls	r3, r3, #8
 800c8ee:	b29a      	uxth	r2, r3
 800c8f0:	79bb      	ldrb	r3, [r7, #6]
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	4413      	add	r3, r2
 800c8f6:	81fb      	strh	r3, [r7, #14]
    return result;
 800c8f8:	89fb      	ldrh	r3, [r7, #14]
}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	3714      	adds	r7, #20
 800c8fe:	46bd      	mov	sp, r7
 800c900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c904:	4770      	bx	lr
	...

0800c908 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b08a      	sub	sp, #40	; 0x28
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 800c910:	2300      	movs	r3, #0
 800c912:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	3301      	adds	r3, #1
 800c91a:	623b      	str	r3, [r7, #32]

  switch (event_pckt->evt)
 800c91c:	6a3b      	ldr	r3, [r7, #32]
 800c91e:	781b      	ldrb	r3, [r3, #0]
 800c920:	2bff      	cmp	r3, #255	; 0xff
 800c922:	d15e      	bne.n	800c9e2 <Custom_STM_Event_Handler+0xda>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800c924:	6a3b      	ldr	r3, [r7, #32]
 800c926:	3302      	adds	r3, #2
 800c928:	61fb      	str	r3, [r7, #28]
      switch (blecore_evt->ecode)
 800c92a:	69fb      	ldr	r3, [r7, #28]
 800c92c:	881b      	ldrh	r3, [r3, #0]
 800c92e:	b29b      	uxth	r3, r3
 800c930:	f640 4214 	movw	r2, #3092	; 0xc14
 800c934:	4293      	cmp	r3, r2
 800c936:	d04e      	beq.n	800c9d6 <Custom_STM_Event_Handler+0xce>
 800c938:	f640 4214 	movw	r2, #3092	; 0xc14
 800c93c:	4293      	cmp	r3, r2
 800c93e:	dc4c      	bgt.n	800c9da <Custom_STM_Event_Handler+0xd2>
 800c940:	f640 4201 	movw	r2, #3073	; 0xc01
 800c944:	4293      	cmp	r3, r2
 800c946:	d003      	beq.n	800c950 <Custom_STM_Event_Handler+0x48>
 800c948:	f640 4213 	movw	r2, #3091	; 0xc13
 800c94c:	4293      	cmp	r3, r2

          /* USER CODE END EVT_BLUE_GATT_WRITE_PERMIT_REQ_BEGIN */
          /* USER CODE BEGIN EVT_BLUE_GATT_WRITE_PERMIT_REQ_END */

          /* USER CODE END EVT_BLUE_GATT_WRITE_PERMIT_REQ_END */
          break;
 800c94e:	e047      	b.n	800c9e0 <Custom_STM_Event_Handler+0xd8>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800c950:	69fb      	ldr	r3, [r7, #28]
 800c952:	3302      	adds	r3, #2
 800c954:	61bb      	str	r3, [r7, #24]
          if (attribute_modified->Attr_Handle == (CustomContext.CustomState_CHdle + CHARACTERISTIC_DESCRIPTOR_ATTRIBUTE_OFFSET))
 800c956:	69bb      	ldr	r3, [r7, #24]
 800c958:	885b      	ldrh	r3, [r3, #2]
 800c95a:	b29b      	uxth	r3, r3
 800c95c:	461a      	mov	r2, r3
 800c95e:	4b24      	ldr	r3, [pc, #144]	; (800c9f0 <Custom_STM_Event_Handler+0xe8>)
 800c960:	889b      	ldrh	r3, [r3, #4]
 800c962:	3302      	adds	r3, #2
 800c964:	429a      	cmp	r2, r3
 800c966:	d119      	bne.n	800c99c <Custom_STM_Event_Handler+0x94>
            return_value = SVCCTL_EvtAckFlowEnable;
 800c968:	2301      	movs	r3, #1
 800c96a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            switch (attribute_modified->Attr_Data[0])
 800c96e:	69bb      	ldr	r3, [r7, #24]
 800c970:	7a1b      	ldrb	r3, [r3, #8]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d002      	beq.n	800c97c <Custom_STM_Event_Handler+0x74>
 800c976:	2b01      	cmp	r3, #1
 800c978:	d008      	beq.n	800c98c <Custom_STM_Event_Handler+0x84>
              break;
 800c97a:	e02b      	b.n	800c9d4 <Custom_STM_Event_Handler+0xcc>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_STATE_C_NOTIFY_DISABLED_EVT;
 800c97c:	2303      	movs	r3, #3
 800c97e:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 800c980:	f107 0308 	add.w	r3, r7, #8
 800c984:	4618      	mov	r0, r3
 800c986:	f7ff fde3 	bl	800c550 <Custom_STM_App_Notification>
                break;
 800c98a:	e023      	b.n	800c9d4 <Custom_STM_Event_Handler+0xcc>
                Notification.Custom_Evt_Opcode = CUSTOM_STM_STATE_C_NOTIFY_ENABLED_EVT;
 800c98c:	2302      	movs	r3, #2
 800c98e:	723b      	strb	r3, [r7, #8]
                Custom_STM_App_Notification(&Notification);
 800c990:	f107 0308 	add.w	r3, r7, #8
 800c994:	4618      	mov	r0, r3
 800c996:	f7ff fddb 	bl	800c550 <Custom_STM_App_Notification>
                break;
 800c99a:	e01b      	b.n	800c9d4 <Custom_STM_Event_Handler+0xcc>
          else if (attribute_modified->Attr_Handle == (CustomContext.CustomGoal_CHdle + CHARACTERISTIC_VALUE_ATTRIBUTE_OFFSET))
 800c99c:	69bb      	ldr	r3, [r7, #24]
 800c99e:	885b      	ldrh	r3, [r3, #2]
 800c9a0:	b29b      	uxth	r3, r3
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	4b12      	ldr	r3, [pc, #72]	; (800c9f0 <Custom_STM_Event_Handler+0xe8>)
 800c9a6:	885b      	ldrh	r3, [r3, #2]
 800c9a8:	3301      	adds	r3, #1
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d117      	bne.n	800c9de <Custom_STM_Event_Handler+0xd6>
            return_value = SVCCTL_EvtAckFlowEnable;
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            Notification.Custom_Evt_Opcode = CUSTOM_STM_GOAL_C_WRITE_NO_RESP_EVT;
 800c9b4:	2301      	movs	r3, #1
 800c9b6:	723b      	strb	r3, [r7, #8]
            Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 800c9b8:	69bb      	ldr	r3, [r7, #24]
 800c9ba:	88db      	ldrh	r3, [r3, #6]
 800c9bc:	b29b      	uxth	r3, r3
 800c9be:	b2db      	uxtb	r3, r3
 800c9c0:	743b      	strb	r3, [r7, #16]
            Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 800c9c2:	69bb      	ldr	r3, [r7, #24]
 800c9c4:	3308      	adds	r3, #8
 800c9c6:	60fb      	str	r3, [r7, #12]
            Custom_STM_App_Notification(&Notification);
 800c9c8:	f107 0308 	add.w	r3, r7, #8
 800c9cc:	4618      	mov	r0, r3
 800c9ce:	f7ff fdbf 	bl	800c550 <Custom_STM_App_Notification>
          break;
 800c9d2:	e004      	b.n	800c9de <Custom_STM_Event_Handler+0xd6>
 800c9d4:	e003      	b.n	800c9de <Custom_STM_Event_Handler+0xd6>
          break;
 800c9d6:	bf00      	nop
 800c9d8:	e004      	b.n	800c9e4 <Custom_STM_Event_Handler+0xdc>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 800c9da:	bf00      	nop
 800c9dc:	e002      	b.n	800c9e4 <Custom_STM_Event_Handler+0xdc>
          break;
 800c9de:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800c9e0:	e000      	b.n	800c9e4 <Custom_STM_Event_Handler+0xdc>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 800c9e2:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 800c9e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end Custom_STM_Event_Handler */
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	3728      	adds	r7, #40	; 0x28
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}
 800c9f0:	20001890 	.word	0x20001890

0800c9f4 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b08c      	sub	sp, #48	; 0x30
 800c9f8:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c9fa:	2392      	movs	r3, #146	; 0x92
 800c9fc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800c9fe:	4880      	ldr	r0, [pc, #512]	; (800cc00 <SVCCTL_InitCustomSvc+0x20c>)
 800ca00:	f7fd f9c0 	bl	8009d84 <SVCCTL_RegisterSvcHandler>
   *                              = 6
   *
   * This value doesn't take into account number of descriptors manually added
   * In case of descriptors added, please update the max_attr_record value accordingly in the next SVCCTL_InitService User Section
   */
  max_attr_record = 6;
 800ca04:	2306      	movs	r3, #6
 800ca06:	75bb      	strb	r3, [r7, #22]
  /* USER CODE BEGIN SVCCTL_InitService */
  /* max_attr_record to be updated if descriptors have been added */

  /* USER CODE END SVCCTL_InitService */

  COPY_SERVER_ARM_UUID(uuid.Char_UUID_128);
 800ca08:	238f      	movs	r3, #143	; 0x8f
 800ca0a:	713b      	strb	r3, [r7, #4]
 800ca0c:	23e5      	movs	r3, #229	; 0xe5
 800ca0e:	717b      	strb	r3, [r7, #5]
 800ca10:	23b3      	movs	r3, #179	; 0xb3
 800ca12:	71bb      	strb	r3, [r7, #6]
 800ca14:	23d5      	movs	r3, #213	; 0xd5
 800ca16:	71fb      	strb	r3, [r7, #7]
 800ca18:	232e      	movs	r3, #46	; 0x2e
 800ca1a:	723b      	strb	r3, [r7, #8]
 800ca1c:	237f      	movs	r3, #127	; 0x7f
 800ca1e:	727b      	strb	r3, [r7, #9]
 800ca20:	234a      	movs	r3, #74	; 0x4a
 800ca22:	72bb      	strb	r3, [r7, #10]
 800ca24:	2398      	movs	r3, #152	; 0x98
 800ca26:	72fb      	strb	r3, [r7, #11]
 800ca28:	232a      	movs	r3, #42	; 0x2a
 800ca2a:	733b      	strb	r3, [r7, #12]
 800ca2c:	2348      	movs	r3, #72	; 0x48
 800ca2e:	737b      	strb	r3, [r7, #13]
 800ca30:	237a      	movs	r3, #122	; 0x7a
 800ca32:	73bb      	strb	r3, [r7, #14]
 800ca34:	23cc      	movs	r3, #204	; 0xcc
 800ca36:	73fb      	strb	r3, [r7, #15]
 800ca38:	2340      	movs	r3, #64	; 0x40
 800ca3a:	743b      	strb	r3, [r7, #16]
 800ca3c:	23fe      	movs	r3, #254	; 0xfe
 800ca3e:	747b      	strb	r3, [r7, #17]
 800ca40:	2300      	movs	r3, #0
 800ca42:	74bb      	strb	r3, [r7, #18]
 800ca44:	2300      	movs	r3, #0
 800ca46:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 800ca48:	7dbb      	ldrb	r3, [r7, #22]
 800ca4a:	1d39      	adds	r1, r7, #4
 800ca4c:	4a6d      	ldr	r2, [pc, #436]	; (800cc04 <SVCCTL_InitCustomSvc+0x210>)
 800ca4e:	9200      	str	r2, [sp, #0]
 800ca50:	2201      	movs	r2, #1
 800ca52:	2002      	movs	r0, #2
 800ca54:	f7fc fc5f 	bl	8009316 <aci_gatt_add_service>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	75fb      	strb	r3, [r7, #23]
                             (Service_UUID_t *) &uuid,
                             PRIMARY_SERVICE,
                             max_attr_record,
                             &(CustomContext.CustomArmHdle));
  if (ret != BLE_STATUS_SUCCESS)
 800ca5c:	7dfb      	ldrb	r3, [r7, #23]
 800ca5e:	2b00      	cmp	r3, #0
 800ca60:	d00f      	beq.n	800ca82 <SVCCTL_InitCustomSvc+0x8e>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_add_service command: Arm, error code: 0x%x \n\r", ret);
 800ca62:	4869      	ldr	r0, [pc, #420]	; (800cc08 <SVCCTL_InitCustomSvc+0x214>)
 800ca64:	f7fe f80a 	bl	800aa7c <DbgTraceGetFileName>
 800ca68:	4601      	mov	r1, r0
 800ca6a:	f44f 739b 	mov.w	r3, #310	; 0x136
 800ca6e:	4a67      	ldr	r2, [pc, #412]	; (800cc0c <SVCCTL_InitCustomSvc+0x218>)
 800ca70:	4867      	ldr	r0, [pc, #412]	; (800cc10 <SVCCTL_InitCustomSvc+0x21c>)
 800ca72:	f000 fef3 	bl	800d85c <iprintf>
 800ca76:	7dfb      	ldrb	r3, [r7, #23]
 800ca78:	4619      	mov	r1, r3
 800ca7a:	4866      	ldr	r0, [pc, #408]	; (800cc14 <SVCCTL_InitCustomSvc+0x220>)
 800ca7c:	f000 feee 	bl	800d85c <iprintf>
 800ca80:	e00c      	b.n	800ca9c <SVCCTL_InitCustomSvc+0xa8>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_add_service command: Arm \n\r");
 800ca82:	4861      	ldr	r0, [pc, #388]	; (800cc08 <SVCCTL_InitCustomSvc+0x214>)
 800ca84:	f7fd fffa 	bl	800aa7c <DbgTraceGetFileName>
 800ca88:	4601      	mov	r1, r0
 800ca8a:	f44f 739d 	mov.w	r3, #314	; 0x13a
 800ca8e:	4a5f      	ldr	r2, [pc, #380]	; (800cc0c <SVCCTL_InitCustomSvc+0x218>)
 800ca90:	485f      	ldr	r0, [pc, #380]	; (800cc10 <SVCCTL_InitCustomSvc+0x21c>)
 800ca92:	f000 fee3 	bl	800d85c <iprintf>
 800ca96:	4860      	ldr	r0, [pc, #384]	; (800cc18 <SVCCTL_InitCustomSvc+0x224>)
 800ca98:	f000 fee0 	bl	800d85c <iprintf>
  }

  /**
   *  Goal_Char
   */
  COPY_GOAL_CHAR_UUID(uuid.Char_UUID_128);
 800ca9c:	2319      	movs	r3, #25
 800ca9e:	713b      	strb	r3, [r7, #4]
 800caa0:	23ed      	movs	r3, #237	; 0xed
 800caa2:	717b      	strb	r3, [r7, #5]
 800caa4:	2382      	movs	r3, #130	; 0x82
 800caa6:	71bb      	strb	r3, [r7, #6]
 800caa8:	23ae      	movs	r3, #174	; 0xae
 800caaa:	71fb      	strb	r3, [r7, #7]
 800caac:	23ed      	movs	r3, #237	; 0xed
 800caae:	723b      	strb	r3, [r7, #8]
 800cab0:	2321      	movs	r3, #33	; 0x21
 800cab2:	727b      	strb	r3, [r7, #9]
 800cab4:	234c      	movs	r3, #76	; 0x4c
 800cab6:	72bb      	strb	r3, [r7, #10]
 800cab8:	239d      	movs	r3, #157	; 0x9d
 800caba:	72fb      	strb	r3, [r7, #11]
 800cabc:	2341      	movs	r3, #65	; 0x41
 800cabe:	733b      	strb	r3, [r7, #12]
 800cac0:	2345      	movs	r3, #69	; 0x45
 800cac2:	737b      	strb	r3, [r7, #13]
 800cac4:	2322      	movs	r3, #34	; 0x22
 800cac6:	73bb      	strb	r3, [r7, #14]
 800cac8:	238e      	movs	r3, #142	; 0x8e
 800caca:	73fb      	strb	r3, [r7, #15]
 800cacc:	2341      	movs	r3, #65	; 0x41
 800cace:	743b      	strb	r3, [r7, #16]
 800cad0:	23fe      	movs	r3, #254	; 0xfe
 800cad2:	747b      	strb	r3, [r7, #17]
 800cad4:	2300      	movs	r3, #0
 800cad6:	74bb      	strb	r3, [r7, #18]
 800cad8:	2300      	movs	r3, #0
 800cada:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomArmHdle,
 800cadc:	4b49      	ldr	r3, [pc, #292]	; (800cc04 <SVCCTL_InitCustomSvc+0x210>)
 800cade:	8818      	ldrh	r0, [r3, #0]
 800cae0:	4b4e      	ldr	r3, [pc, #312]	; (800cc1c <SVCCTL_InitCustomSvc+0x228>)
 800cae2:	781b      	ldrb	r3, [r3, #0]
 800cae4:	b29b      	uxth	r3, r3
 800cae6:	1d3a      	adds	r2, r7, #4
 800cae8:	494d      	ldr	r1, [pc, #308]	; (800cc20 <SVCCTL_InitCustomSvc+0x22c>)
 800caea:	9105      	str	r1, [sp, #20]
 800caec:	2101      	movs	r1, #1
 800caee:	9104      	str	r1, [sp, #16]
 800caf0:	2110      	movs	r1, #16
 800caf2:	9103      	str	r1, [sp, #12]
 800caf4:	2101      	movs	r1, #1
 800caf6:	9102      	str	r1, [sp, #8]
 800caf8:	2100      	movs	r1, #0
 800cafa:	9101      	str	r1, [sp, #4]
 800cafc:	2106      	movs	r1, #6
 800cafe:	9100      	str	r1, [sp, #0]
 800cb00:	2102      	movs	r1, #2
 800cb02:	f7fc fcde 	bl	80094c2 <aci_gatt_add_char>
 800cb06:	4603      	mov	r3, r0
 800cb08:	75fb      	strb	r3, [r7, #23]
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE,
                          0x10,
                          CHAR_VALUE_LEN_VARIABLE,
                          &(CustomContext.CustomGoal_CHdle));
  if (ret != BLE_STATUS_SUCCESS)
 800cb0a:	7dfb      	ldrb	r3, [r7, #23]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d00f      	beq.n	800cb30 <SVCCTL_InitCustomSvc+0x13c>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : GOAL_C, error code: 0x%x \n\r", ret);
 800cb10:	483d      	ldr	r0, [pc, #244]	; (800cc08 <SVCCTL_InitCustomSvc+0x214>)
 800cb12:	f7fd ffb3 	bl	800aa7c <DbgTraceGetFileName>
 800cb16:	4601      	mov	r1, r0
 800cb18:	f44f 73a6 	mov.w	r3, #332	; 0x14c
 800cb1c:	4a3b      	ldr	r2, [pc, #236]	; (800cc0c <SVCCTL_InitCustomSvc+0x218>)
 800cb1e:	483c      	ldr	r0, [pc, #240]	; (800cc10 <SVCCTL_InitCustomSvc+0x21c>)
 800cb20:	f000 fe9c 	bl	800d85c <iprintf>
 800cb24:	7dfb      	ldrb	r3, [r7, #23]
 800cb26:	4619      	mov	r1, r3
 800cb28:	483e      	ldr	r0, [pc, #248]	; (800cc24 <SVCCTL_InitCustomSvc+0x230>)
 800cb2a:	f000 fe97 	bl	800d85c <iprintf>
 800cb2e:	e00c      	b.n	800cb4a <SVCCTL_InitCustomSvc+0x156>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_add_char command   : GOAL_C \n\r");
 800cb30:	4835      	ldr	r0, [pc, #212]	; (800cc08 <SVCCTL_InitCustomSvc+0x214>)
 800cb32:	f7fd ffa3 	bl	800aa7c <DbgTraceGetFileName>
 800cb36:	4601      	mov	r1, r0
 800cb38:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800cb3c:	4a33      	ldr	r2, [pc, #204]	; (800cc0c <SVCCTL_InitCustomSvc+0x218>)
 800cb3e:	4834      	ldr	r0, [pc, #208]	; (800cc10 <SVCCTL_InitCustomSvc+0x21c>)
 800cb40:	f000 fe8c 	bl	800d85c <iprintf>
 800cb44:	4838      	ldr	r0, [pc, #224]	; (800cc28 <SVCCTL_InitCustomSvc+0x234>)
 800cb46:	f000 fe89 	bl	800d85c <iprintf>

  /* USER CODE END SVCCTL_Init_Service1_Char1 */
  /**
   *  State_Char
   */
  COPY_STATE_CHAR_UUID(uuid.Char_UUID_128);
 800cb4a:	2319      	movs	r3, #25
 800cb4c:	713b      	strb	r3, [r7, #4]
 800cb4e:	23ed      	movs	r3, #237	; 0xed
 800cb50:	717b      	strb	r3, [r7, #5]
 800cb52:	2382      	movs	r3, #130	; 0x82
 800cb54:	71bb      	strb	r3, [r7, #6]
 800cb56:	23ae      	movs	r3, #174	; 0xae
 800cb58:	71fb      	strb	r3, [r7, #7]
 800cb5a:	23ed      	movs	r3, #237	; 0xed
 800cb5c:	723b      	strb	r3, [r7, #8]
 800cb5e:	2321      	movs	r3, #33	; 0x21
 800cb60:	727b      	strb	r3, [r7, #9]
 800cb62:	234c      	movs	r3, #76	; 0x4c
 800cb64:	72bb      	strb	r3, [r7, #10]
 800cb66:	239d      	movs	r3, #157	; 0x9d
 800cb68:	72fb      	strb	r3, [r7, #11]
 800cb6a:	2341      	movs	r3, #65	; 0x41
 800cb6c:	733b      	strb	r3, [r7, #12]
 800cb6e:	2345      	movs	r3, #69	; 0x45
 800cb70:	737b      	strb	r3, [r7, #13]
 800cb72:	2322      	movs	r3, #34	; 0x22
 800cb74:	73bb      	strb	r3, [r7, #14]
 800cb76:	238e      	movs	r3, #142	; 0x8e
 800cb78:	73fb      	strb	r3, [r7, #15]
 800cb7a:	2342      	movs	r3, #66	; 0x42
 800cb7c:	743b      	strb	r3, [r7, #16]
 800cb7e:	23fe      	movs	r3, #254	; 0xfe
 800cb80:	747b      	strb	r3, [r7, #17]
 800cb82:	2300      	movs	r3, #0
 800cb84:	74bb      	strb	r3, [r7, #18]
 800cb86:	2300      	movs	r3, #0
 800cb88:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomArmHdle,
 800cb8a:	4b1e      	ldr	r3, [pc, #120]	; (800cc04 <SVCCTL_InitCustomSvc+0x210>)
 800cb8c:	8818      	ldrh	r0, [r3, #0]
 800cb8e:	4b27      	ldr	r3, [pc, #156]	; (800cc2c <SVCCTL_InitCustomSvc+0x238>)
 800cb90:	781b      	ldrb	r3, [r3, #0]
 800cb92:	b29b      	uxth	r3, r3
 800cb94:	1d3a      	adds	r2, r7, #4
 800cb96:	4926      	ldr	r1, [pc, #152]	; (800cc30 <SVCCTL_InitCustomSvc+0x23c>)
 800cb98:	9105      	str	r1, [sp, #20]
 800cb9a:	2101      	movs	r1, #1
 800cb9c:	9104      	str	r1, [sp, #16]
 800cb9e:	2110      	movs	r1, #16
 800cba0:	9103      	str	r1, [sp, #12]
 800cba2:	2101      	movs	r1, #1
 800cba4:	9102      	str	r1, [sp, #8]
 800cba6:	2100      	movs	r1, #0
 800cba8:	9101      	str	r1, [sp, #4]
 800cbaa:	2110      	movs	r1, #16
 800cbac:	9100      	str	r1, [sp, #0]
 800cbae:	2102      	movs	r1, #2
 800cbb0:	f7fc fc87 	bl	80094c2 <aci_gatt_add_char>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	75fb      	strb	r3, [r7, #23]
                          ATTR_PERMISSION_NONE,
                          GATT_NOTIFY_ATTRIBUTE_WRITE,
                          0x10,
                          CHAR_VALUE_LEN_VARIABLE,
                          &(CustomContext.CustomState_CHdle));
  if (ret != BLE_STATUS_SUCCESS)
 800cbb8:	7dfb      	ldrb	r3, [r7, #23]
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	d00f      	beq.n	800cbde <SVCCTL_InitCustomSvc+0x1ea>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : STATE_C, error code: 0x%x \n\r", ret);
 800cbbe:	4812      	ldr	r0, [pc, #72]	; (800cc08 <SVCCTL_InitCustomSvc+0x214>)
 800cbc0:	f7fd ff5c 	bl	800aa7c <DbgTraceGetFileName>
 800cbc4:	4601      	mov	r1, r0
 800cbc6:	f44f 73b3 	mov.w	r3, #358	; 0x166
 800cbca:	4a10      	ldr	r2, [pc, #64]	; (800cc0c <SVCCTL_InitCustomSvc+0x218>)
 800cbcc:	4810      	ldr	r0, [pc, #64]	; (800cc10 <SVCCTL_InitCustomSvc+0x21c>)
 800cbce:	f000 fe45 	bl	800d85c <iprintf>
 800cbd2:	7dfb      	ldrb	r3, [r7, #23]
 800cbd4:	4619      	mov	r1, r3
 800cbd6:	4817      	ldr	r0, [pc, #92]	; (800cc34 <SVCCTL_InitCustomSvc+0x240>)
 800cbd8:	f000 fe40 	bl	800d85c <iprintf>

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 800cbdc:	e00d      	b.n	800cbfa <SVCCTL_InitCustomSvc+0x206>
    APP_DBG_MSG("  Success: aci_gatt_add_char command   : STATE_C \n\r");
 800cbde:	480a      	ldr	r0, [pc, #40]	; (800cc08 <SVCCTL_InitCustomSvc+0x214>)
 800cbe0:	f7fd ff4c 	bl	800aa7c <DbgTraceGetFileName>
 800cbe4:	4601      	mov	r1, r0
 800cbe6:	f44f 73b5 	mov.w	r3, #362	; 0x16a
 800cbea:	4a08      	ldr	r2, [pc, #32]	; (800cc0c <SVCCTL_InitCustomSvc+0x218>)
 800cbec:	4808      	ldr	r0, [pc, #32]	; (800cc10 <SVCCTL_InitCustomSvc+0x21c>)
 800cbee:	f000 fe35 	bl	800d85c <iprintf>
 800cbf2:	4811      	ldr	r0, [pc, #68]	; (800cc38 <SVCCTL_InitCustomSvc+0x244>)
 800cbf4:	f000 fe32 	bl	800d85c <iprintf>
  return;
 800cbf8:	bf00      	nop
}
 800cbfa:	3718      	adds	r7, #24
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	bd80      	pop	{r7, pc}
 800cc00:	0800c909 	.word	0x0800c909
 800cc04:	20001890 	.word	0x20001890
 800cc08:	0800f8dc 	.word	0x0800f8dc
 800cc0c:	0800fe78 	.word	0x0800fe78
 800cc10:	0800f8fc 	.word	0x0800f8fc
 800cc14:	0800f910 	.word	0x0800f910
 800cc18:	0800f954 	.word	0x0800f954
 800cc1c:	2000002d 	.word	0x2000002d
 800cc20:	20001892 	.word	0x20001892
 800cc24:	0800f984 	.word	0x0800f984
 800cc28:	0800f9cc 	.word	0x0800f9cc
 800cc2c:	2000002e 	.word	0x2000002e
 800cc30:	20001894 	.word	0x20001894
 800cc34:	0800fa00 	.word	0x0800fa00
 800cc38:	0800fa48 	.word	0x0800fa48

0800cc3c <Custom_STM_App_Update_Char>:
 * @param  CharOpcode: Characteristic identifier
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 *
 */
tBleStatus Custom_STM_App_Update_Char(Custom_STM_Char_Opcode_t CharOpcode, uint8_t *pPayload)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b086      	sub	sp, #24
 800cc40:	af02      	add	r7, sp, #8
 800cc42:	4603      	mov	r3, r0
 800cc44:	6039      	str	r1, [r7, #0]
 800cc46:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800cc48:	2392      	movs	r3, #146	; 0x92
 800cc4a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN Custom_STM_App_Update_Char_1 */

  /* USER CODE END Custom_STM_App_Update_Char_1 */

  switch (CharOpcode)
 800cc4c:	79fb      	ldrb	r3, [r7, #7]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d002      	beq.n	800cc58 <Custom_STM_App_Update_Char+0x1c>
 800cc52:	2b01      	cmp	r3, #1
 800cc54:	d02f      	beq.n	800ccb6 <Custom_STM_App_Update_Char+0x7a>

      /* USER CODE END CUSTOM_STM_App_Update_Service_1_Char_2*/
      break;

    default:
      break;
 800cc56:	e05d      	b.n	800cd14 <Custom_STM_App_Update_Char+0xd8>
      ret = aci_gatt_update_char_value(CustomContext.CustomArmHdle,
 800cc58:	4b31      	ldr	r3, [pc, #196]	; (800cd20 <Custom_STM_App_Update_Char+0xe4>)
 800cc5a:	8818      	ldrh	r0, [r3, #0]
 800cc5c:	4b30      	ldr	r3, [pc, #192]	; (800cd20 <Custom_STM_App_Update_Char+0xe4>)
 800cc5e:	8859      	ldrh	r1, [r3, #2]
 800cc60:	4b30      	ldr	r3, [pc, #192]	; (800cd24 <Custom_STM_App_Update_Char+0xe8>)
 800cc62:	781a      	ldrb	r2, [r3, #0]
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	9300      	str	r3, [sp, #0]
 800cc68:	4613      	mov	r3, r2
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	f7fc fd31 	bl	80096d2 <aci_gatt_update_char_value>
 800cc70:	4603      	mov	r3, r0
 800cc72:	73fb      	strb	r3, [r7, #15]
      if (ret != BLE_STATUS_SUCCESS)
 800cc74:	7bfb      	ldrb	r3, [r7, #15]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d00f      	beq.n	800cc9a <Custom_STM_App_Update_Char+0x5e>
        APP_DBG_MSG("  Fail   : aci_gatt_update_char_value GOAL_C command, result : 0x%x \n\r", ret);
 800cc7a:	482b      	ldr	r0, [pc, #172]	; (800cd28 <Custom_STM_App_Update_Char+0xec>)
 800cc7c:	f7fd fefe 	bl	800aa7c <DbgTraceGetFileName>
 800cc80:	4601      	mov	r1, r0
 800cc82:	f240 1391 	movw	r3, #401	; 0x191
 800cc86:	4a29      	ldr	r2, [pc, #164]	; (800cd2c <Custom_STM_App_Update_Char+0xf0>)
 800cc88:	4829      	ldr	r0, [pc, #164]	; (800cd30 <Custom_STM_App_Update_Char+0xf4>)
 800cc8a:	f000 fde7 	bl	800d85c <iprintf>
 800cc8e:	7bfb      	ldrb	r3, [r7, #15]
 800cc90:	4619      	mov	r1, r3
 800cc92:	4828      	ldr	r0, [pc, #160]	; (800cd34 <Custom_STM_App_Update_Char+0xf8>)
 800cc94:	f000 fde2 	bl	800d85c <iprintf>
      break;
 800cc98:	e03c      	b.n	800cd14 <Custom_STM_App_Update_Char+0xd8>
        APP_DBG_MSG("  Success: aci_gatt_update_char_value GOAL_C command\n\r");
 800cc9a:	4823      	ldr	r0, [pc, #140]	; (800cd28 <Custom_STM_App_Update_Char+0xec>)
 800cc9c:	f7fd feee 	bl	800aa7c <DbgTraceGetFileName>
 800cca0:	4601      	mov	r1, r0
 800cca2:	f240 1395 	movw	r3, #405	; 0x195
 800cca6:	4a21      	ldr	r2, [pc, #132]	; (800cd2c <Custom_STM_App_Update_Char+0xf0>)
 800cca8:	4821      	ldr	r0, [pc, #132]	; (800cd30 <Custom_STM_App_Update_Char+0xf4>)
 800ccaa:	f000 fdd7 	bl	800d85c <iprintf>
 800ccae:	4822      	ldr	r0, [pc, #136]	; (800cd38 <Custom_STM_App_Update_Char+0xfc>)
 800ccb0:	f000 fdd4 	bl	800d85c <iprintf>
      break;
 800ccb4:	e02e      	b.n	800cd14 <Custom_STM_App_Update_Char+0xd8>
      ret = aci_gatt_update_char_value(CustomContext.CustomArmHdle,
 800ccb6:	4b1a      	ldr	r3, [pc, #104]	; (800cd20 <Custom_STM_App_Update_Char+0xe4>)
 800ccb8:	8818      	ldrh	r0, [r3, #0]
 800ccba:	4b19      	ldr	r3, [pc, #100]	; (800cd20 <Custom_STM_App_Update_Char+0xe4>)
 800ccbc:	8899      	ldrh	r1, [r3, #4]
 800ccbe:	4b1f      	ldr	r3, [pc, #124]	; (800cd3c <Custom_STM_App_Update_Char+0x100>)
 800ccc0:	781a      	ldrb	r2, [r3, #0]
 800ccc2:	683b      	ldr	r3, [r7, #0]
 800ccc4:	9300      	str	r3, [sp, #0]
 800ccc6:	4613      	mov	r3, r2
 800ccc8:	2200      	movs	r2, #0
 800ccca:	f7fc fd02 	bl	80096d2 <aci_gatt_update_char_value>
 800ccce:	4603      	mov	r3, r0
 800ccd0:	73fb      	strb	r3, [r7, #15]
      if (ret != BLE_STATUS_SUCCESS)
 800ccd2:	7bfb      	ldrb	r3, [r7, #15]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d00f      	beq.n	800ccf8 <Custom_STM_App_Update_Char+0xbc>
        APP_DBG_MSG("  Fail   : aci_gatt_update_char_value STATE_C command, result : 0x%x \n\r", ret);
 800ccd8:	4813      	ldr	r0, [pc, #76]	; (800cd28 <Custom_STM_App_Update_Char+0xec>)
 800ccda:	f7fd fecf 	bl	800aa7c <DbgTraceGetFileName>
 800ccde:	4601      	mov	r1, r0
 800cce0:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 800cce4:	4a11      	ldr	r2, [pc, #68]	; (800cd2c <Custom_STM_App_Update_Char+0xf0>)
 800cce6:	4812      	ldr	r0, [pc, #72]	; (800cd30 <Custom_STM_App_Update_Char+0xf4>)
 800cce8:	f000 fdb8 	bl	800d85c <iprintf>
 800ccec:	7bfb      	ldrb	r3, [r7, #15]
 800ccee:	4619      	mov	r1, r3
 800ccf0:	4813      	ldr	r0, [pc, #76]	; (800cd40 <Custom_STM_App_Update_Char+0x104>)
 800ccf2:	f000 fdb3 	bl	800d85c <iprintf>
      break;
 800ccf6:	e00c      	b.n	800cd12 <Custom_STM_App_Update_Char+0xd6>
        APP_DBG_MSG("  Success: aci_gatt_update_char_value STATE_C command\n\r");
 800ccf8:	480b      	ldr	r0, [pc, #44]	; (800cd28 <Custom_STM_App_Update_Char+0xec>)
 800ccfa:	f7fd febf 	bl	800aa7c <DbgTraceGetFileName>
 800ccfe:	4601      	mov	r1, r0
 800cd00:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
 800cd04:	4a09      	ldr	r2, [pc, #36]	; (800cd2c <Custom_STM_App_Update_Char+0xf0>)
 800cd06:	480a      	ldr	r0, [pc, #40]	; (800cd30 <Custom_STM_App_Update_Char+0xf4>)
 800cd08:	f000 fda8 	bl	800d85c <iprintf>
 800cd0c:	480d      	ldr	r0, [pc, #52]	; (800cd44 <Custom_STM_App_Update_Char+0x108>)
 800cd0e:	f000 fda5 	bl	800d85c <iprintf>
      break;
 800cd12:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_App_Update_Char_2 */

  /* USER CODE END Custom_STM_App_Update_Char_2 */

  return ret;
 800cd14:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd16:	4618      	mov	r0, r3
 800cd18:	3710      	adds	r7, #16
 800cd1a:	46bd      	mov	sp, r7
 800cd1c:	bd80      	pop	{r7, pc}
 800cd1e:	bf00      	nop
 800cd20:	20001890 	.word	0x20001890
 800cd24:	2000002d 	.word	0x2000002d
 800cd28:	0800f8dc 	.word	0x0800f8dc
 800cd2c:	0800fe90 	.word	0x0800fe90
 800cd30:	0800f8fc 	.word	0x0800f8fc
 800cd34:	0800fa7c 	.word	0x0800fa7c
 800cd38:	0800fac4 	.word	0x0800fac4
 800cd3c:	2000002e 	.word	0x2000002e
 800cd40:	0800fafc 	.word	0x0800fafc
 800cd44:	0800fb44 	.word	0x0800fb44

0800cd48 <LL_PWR_EnableBootC2>:
{
 800cd48:	b480      	push	{r7}
 800cd4a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800cd4c:	4b05      	ldr	r3, [pc, #20]	; (800cd64 <LL_PWR_EnableBootC2+0x1c>)
 800cd4e:	68db      	ldr	r3, [r3, #12]
 800cd50:	4a04      	ldr	r2, [pc, #16]	; (800cd64 <LL_PWR_EnableBootC2+0x1c>)
 800cd52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cd56:	60d3      	str	r3, [r2, #12]
}
 800cd58:	bf00      	nop
 800cd5a:	46bd      	mov	sp, r7
 800cd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd60:	4770      	bx	lr
 800cd62:	bf00      	nop
 800cd64:	58000400 	.word	0x58000400

0800cd68 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b083      	sub	sp, #12
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800cd70:	4b06      	ldr	r3, [pc, #24]	; (800cd8c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800cd72:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800cd76:	4905      	ldr	r1, [pc, #20]	; (800cd8c <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	4313      	orrs	r3, r2
 800cd7c:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 800cd80:	bf00      	nop
 800cd82:	370c      	adds	r7, #12
 800cd84:	46bd      	mov	sp, r7
 800cd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8a:	4770      	bx	lr
 800cd8c:	58000800 	.word	0x58000800

0800cd90 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800cd90:	b480      	push	{r7}
 800cd92:	b083      	sub	sp, #12
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800cd98:	4b05      	ldr	r3, [pc, #20]	; (800cdb0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800cd9a:	6a1a      	ldr	r2, [r3, #32]
 800cd9c:	4904      	ldr	r1, [pc, #16]	; (800cdb0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	4313      	orrs	r3, r2
 800cda2:	620b      	str	r3, [r1, #32]
}
 800cda4:	bf00      	nop
 800cda6:	370c      	adds	r7, #12
 800cda8:	46bd      	mov	sp, r7
 800cdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdae:	4770      	bx	lr
 800cdb0:	58000800 	.word	0x58000800

0800cdb4 <LL_AHB3_GRP1_EnableClock>:
{
 800cdb4:	b480      	push	{r7}
 800cdb6:	b085      	sub	sp, #20
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800cdbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800cdc0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800cdc2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	4313      	orrs	r3, r2
 800cdca:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800cdcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800cdd0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	4013      	ands	r3, r2
 800cdd6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800cdd8:	68fb      	ldr	r3, [r7, #12]
}
 800cdda:	bf00      	nop
 800cddc:	3714      	adds	r7, #20
 800cdde:	46bd      	mov	sp, r7
 800cde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde4:	4770      	bx	lr

0800cde6 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800cde6:	b480      	push	{r7}
 800cde8:	b085      	sub	sp, #20
 800cdea:	af00      	add	r7, sp, #0
 800cdec:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800cdee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800cdf2:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800cdf6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	4313      	orrs	r3, r2
 800cdfe:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800ce02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800ce06:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	4013      	ands	r3, r2
 800ce0e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800ce10:	68fb      	ldr	r3, [r7, #12]
}
 800ce12:	bf00      	nop
 800ce14:	3714      	adds	r7, #20
 800ce16:	46bd      	mov	sp, r7
 800ce18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1c:	4770      	bx	lr

0800ce1e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800ce1e:	b480      	push	{r7}
 800ce20:	b083      	sub	sp, #12
 800ce22:	af00      	add	r7, sp, #0
 800ce24:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	601a      	str	r2, [r3, #0]
}
 800ce32:	bf00      	nop
 800ce34:	370c      	adds	r7, #12
 800ce36:	46bd      	mov	sp, r7
 800ce38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3c:	4770      	bx	lr

0800ce3e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800ce3e:	b480      	push	{r7}
 800ce40:	b083      	sub	sp, #12
 800ce42:	af00      	add	r7, sp, #0
 800ce44:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	681b      	ldr	r3, [r3, #0]
 800ce4a:	f043 0201 	orr.w	r2, r3, #1
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	601a      	str	r2, [r3, #0]
}
 800ce52:	bf00      	nop
 800ce54:	370c      	adds	r7, #12
 800ce56:	46bd      	mov	sp, r7
 800ce58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce5c:	4770      	bx	lr

0800ce5e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800ce5e:	b480      	push	{r7}
 800ce60:	b083      	sub	sp, #12
 800ce62:	af00      	add	r7, sp, #0
 800ce64:	6078      	str	r0, [r7, #4]
 800ce66:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	685a      	ldr	r2, [r3, #4]
 800ce6c:	683b      	ldr	r3, [r7, #0]
 800ce6e:	041b      	lsls	r3, r3, #16
 800ce70:	43db      	mvns	r3, r3
 800ce72:	401a      	ands	r2, r3
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	605a      	str	r2, [r3, #4]
}
 800ce78:	bf00      	nop
 800ce7a:	370c      	adds	r7, #12
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce82:	4770      	bx	lr

0800ce84 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800ce84:	b480      	push	{r7}
 800ce86:	b083      	sub	sp, #12
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
 800ce8c:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	685a      	ldr	r2, [r3, #4]
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	041b      	lsls	r3, r3, #16
 800ce96:	431a      	orrs	r2, r3
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	605a      	str	r2, [r3, #4]
}
 800ce9c:	bf00      	nop
 800ce9e:	370c      	adds	r7, #12
 800cea0:	46bd      	mov	sp, r7
 800cea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea6:	4770      	bx	lr

0800cea8 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800cea8:	b480      	push	{r7}
 800ceaa:	b083      	sub	sp, #12
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	6078      	str	r0, [r7, #4]
 800ceb0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	685a      	ldr	r2, [r3, #4]
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	43db      	mvns	r3, r3
 800ceba:	401a      	ands	r2, r3
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	605a      	str	r2, [r3, #4]
}
 800cec0:	bf00      	nop
 800cec2:	370c      	adds	r7, #12
 800cec4:	46bd      	mov	sp, r7
 800cec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceca:	4770      	bx	lr

0800cecc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800cecc:	b480      	push	{r7}
 800cece:	b083      	sub	sp, #12
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	683a      	ldr	r2, [r7, #0]
 800ceda:	609a      	str	r2, [r3, #8]
}
 800cedc:	bf00      	nop
 800cede:	370c      	adds	r7, #12
 800cee0:	46bd      	mov	sp, r7
 800cee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee6:	4770      	bx	lr

0800cee8 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800cee8:	b480      	push	{r7}
 800ceea:	b083      	sub	sp, #12
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
 800cef0:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	041a      	lsls	r2, r3, #16
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	609a      	str	r2, [r3, #8]
}
 800cefa:	bf00      	nop
 800cefc:	370c      	adds	r7, #12
 800cefe:	46bd      	mov	sp, r7
 800cf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf04:	4770      	bx	lr

0800cf06 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800cf06:	b480      	push	{r7}
 800cf08:	b083      	sub	sp, #12
 800cf0a:	af00      	add	r7, sp, #0
 800cf0c:	6078      	str	r0, [r7, #4]
 800cf0e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	68da      	ldr	r2, [r3, #12]
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	4013      	ands	r3, r2
 800cf18:	683a      	ldr	r2, [r7, #0]
 800cf1a:	429a      	cmp	r2, r3
 800cf1c:	d101      	bne.n	800cf22 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800cf1e:	2301      	movs	r3, #1
 800cf20:	e000      	b.n	800cf24 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800cf22:	2300      	movs	r3, #0
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	370c      	adds	r7, #12
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf2e:	4770      	bx	lr

0800cf30 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800cf30:	b480      	push	{r7}
 800cf32:	b083      	sub	sp, #12
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
 800cf38:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	69da      	ldr	r2, [r3, #28]
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	4013      	ands	r3, r2
 800cf42:	683a      	ldr	r2, [r7, #0]
 800cf44:	429a      	cmp	r2, r3
 800cf46:	d101      	bne.n	800cf4c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800cf48:	2301      	movs	r3, #1
 800cf4a:	e000      	b.n	800cf4e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800cf4c:	2300      	movs	r3, #0
}
 800cf4e:	4618      	mov	r0, r3
 800cf50:	370c      	adds	r7, #12
 800cf52:	46bd      	mov	sp, r7
 800cf54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf58:	4770      	bx	lr
	...

0800cf5c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800cf60:	2102      	movs	r1, #2
 800cf62:	4818      	ldr	r0, [pc, #96]	; (800cfc4 <HW_IPCC_Rx_Handler+0x68>)
 800cf64:	f7ff ffe4 	bl	800cf30 <LL_C2_IPCC_IsActiveFlag_CHx>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d008      	beq.n	800cf80 <HW_IPCC_Rx_Handler+0x24>
 800cf6e:	4b15      	ldr	r3, [pc, #84]	; (800cfc4 <HW_IPCC_Rx_Handler+0x68>)
 800cf70:	685b      	ldr	r3, [r3, #4]
 800cf72:	f003 0302 	and.w	r3, r3, #2
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d102      	bne.n	800cf80 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800cf7a:	f000 f8d5 	bl	800d128 <HW_IPCC_SYS_EvtHandler>
 800cf7e:	e01e      	b.n	800cfbe <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800cf80:	2101      	movs	r1, #1
 800cf82:	4810      	ldr	r0, [pc, #64]	; (800cfc4 <HW_IPCC_Rx_Handler+0x68>)
 800cf84:	f7ff ffd4 	bl	800cf30 <LL_C2_IPCC_IsActiveFlag_CHx>
 800cf88:	4603      	mov	r3, r0
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d008      	beq.n	800cfa0 <HW_IPCC_Rx_Handler+0x44>
 800cf8e:	4b0d      	ldr	r3, [pc, #52]	; (800cfc4 <HW_IPCC_Rx_Handler+0x68>)
 800cf90:	685b      	ldr	r3, [r3, #4]
 800cf92:	f003 0301 	and.w	r3, r3, #1
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d102      	bne.n	800cfa0 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800cf9a:	f000 f889 	bl	800d0b0 <HW_IPCC_BLE_EvtHandler>
 800cf9e:	e00e      	b.n	800cfbe <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800cfa0:	2108      	movs	r1, #8
 800cfa2:	4808      	ldr	r0, [pc, #32]	; (800cfc4 <HW_IPCC_Rx_Handler+0x68>)
 800cfa4:	f7ff ffc4 	bl	800cf30 <LL_C2_IPCC_IsActiveFlag_CHx>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d008      	beq.n	800cfc0 <HW_IPCC_Rx_Handler+0x64>
 800cfae:	4b05      	ldr	r3, [pc, #20]	; (800cfc4 <HW_IPCC_Rx_Handler+0x68>)
 800cfb0:	685b      	ldr	r3, [r3, #4]
 800cfb2:	f003 0308 	and.w	r3, r3, #8
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d102      	bne.n	800cfc0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800cfba:	f000 f901 	bl	800d1c0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800cfbe:	bf00      	nop
 800cfc0:	bf00      	nop
}
 800cfc2:	bd80      	pop	{r7, pc}
 800cfc4:	58000c00 	.word	0x58000c00

0800cfc8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800cfcc:	2102      	movs	r1, #2
 800cfce:	4818      	ldr	r0, [pc, #96]	; (800d030 <HW_IPCC_Tx_Handler+0x68>)
 800cfd0:	f7ff ff99 	bl	800cf06 <LL_C1_IPCC_IsActiveFlag_CHx>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d108      	bne.n	800cfec <HW_IPCC_Tx_Handler+0x24>
 800cfda:	4b15      	ldr	r3, [pc, #84]	; (800d030 <HW_IPCC_Tx_Handler+0x68>)
 800cfdc:	685b      	ldr	r3, [r3, #4]
 800cfde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d102      	bne.n	800cfec <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800cfe6:	f000 f893 	bl	800d110 <HW_IPCC_SYS_CmdEvtHandler>
 800cfea:	e01e      	b.n	800d02a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800cfec:	2108      	movs	r1, #8
 800cfee:	4810      	ldr	r0, [pc, #64]	; (800d030 <HW_IPCC_Tx_Handler+0x68>)
 800cff0:	f7ff ff89 	bl	800cf06 <LL_C1_IPCC_IsActiveFlag_CHx>
 800cff4:	4603      	mov	r3, r0
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d108      	bne.n	800d00c <HW_IPCC_Tx_Handler+0x44>
 800cffa:	4b0d      	ldr	r3, [pc, #52]	; (800d030 <HW_IPCC_Tx_Handler+0x68>)
 800cffc:	685b      	ldr	r3, [r3, #4]
 800cffe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d002:	2b00      	cmp	r3, #0
 800d004:	d102      	bne.n	800d00c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800d006:	f000 f8bd 	bl	800d184 <HW_IPCC_MM_FreeBufHandler>
 800d00a:	e00e      	b.n	800d02a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800d00c:	2120      	movs	r1, #32
 800d00e:	4808      	ldr	r0, [pc, #32]	; (800d030 <HW_IPCC_Tx_Handler+0x68>)
 800d010:	f7ff ff79 	bl	800cf06 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d014:	4603      	mov	r3, r0
 800d016:	2b00      	cmp	r3, #0
 800d018:	d108      	bne.n	800d02c <HW_IPCC_Tx_Handler+0x64>
 800d01a:	4b05      	ldr	r3, [pc, #20]	; (800d030 <HW_IPCC_Tx_Handler+0x68>)
 800d01c:	685b      	ldr	r3, [r3, #4]
 800d01e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d022:	2b00      	cmp	r3, #0
 800d024:	d102      	bne.n	800d02c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800d026:	f000 f84f 	bl	800d0c8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800d02a:	bf00      	nop
 800d02c:	bf00      	nop
}
 800d02e:	bd80      	pop	{r7, pc}
 800d030:	58000c00 	.word	0x58000c00

0800d034 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800d034:	b580      	push	{r7, lr}
 800d036:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800d038:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800d03c:	f7ff fed3 	bl	800cde6 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800d040:	f44f 7000 	mov.w	r0, #512	; 0x200
 800d044:	f7ff fea4 	bl	800cd90 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800d048:	f44f 7000 	mov.w	r0, #512	; 0x200
 800d04c:	f7ff fe8c 	bl	800cd68 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800d050:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800d052:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800d054:	f7ff fe78 	bl	800cd48 <LL_PWR_EnableBootC2>

  return;
 800d058:	bf00      	nop
}
 800d05a:	bd80      	pop	{r7, pc}

0800d05c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800d060:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800d064:	f7ff fea6 	bl	800cdb4 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800d068:	4806      	ldr	r0, [pc, #24]	; (800d084 <HW_IPCC_Init+0x28>)
 800d06a:	f7ff fee8 	bl	800ce3e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800d06e:	4805      	ldr	r0, [pc, #20]	; (800d084 <HW_IPCC_Init+0x28>)
 800d070:	f7ff fed5 	bl	800ce1e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800d074:	202c      	movs	r0, #44	; 0x2c
 800d076:	f7f6 fbc4 	bl	8003802 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800d07a:	202d      	movs	r0, #45	; 0x2d
 800d07c:	f7f6 fbc1 	bl	8003802 <HAL_NVIC_EnableIRQ>

  return;
 800d080:	bf00      	nop
}
 800d082:	bd80      	pop	{r7, pc}
 800d084:	58000c00 	.word	0x58000c00

0800d088 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800d08c:	2101      	movs	r1, #1
 800d08e:	4802      	ldr	r0, [pc, #8]	; (800d098 <HW_IPCC_BLE_Init+0x10>)
 800d090:	f7ff ff0a 	bl	800cea8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d094:	bf00      	nop
}
 800d096:	bd80      	pop	{r7, pc}
 800d098:	58000c00 	.word	0x58000c00

0800d09c <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800d0a0:	2101      	movs	r1, #1
 800d0a2:	4802      	ldr	r0, [pc, #8]	; (800d0ac <HW_IPCC_BLE_SendCmd+0x10>)
 800d0a4:	f7ff ff20 	bl	800cee8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800d0a8:	bf00      	nop
}
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	58000c00 	.word	0x58000c00

0800d0b0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800d0b4:	f7fd fb2a 	bl	800a70c <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800d0b8:	2101      	movs	r1, #1
 800d0ba:	4802      	ldr	r0, [pc, #8]	; (800d0c4 <HW_IPCC_BLE_EvtHandler+0x14>)
 800d0bc:	f7ff ff06 	bl	800cecc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d0c0:	bf00      	nop
}
 800d0c2:	bd80      	pop	{r7, pc}
 800d0c4:	58000c00 	.word	0x58000c00

0800d0c8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800d0cc:	2120      	movs	r1, #32
 800d0ce:	4803      	ldr	r0, [pc, #12]	; (800d0dc <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800d0d0:	f7ff fed8 	bl	800ce84 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800d0d4:	f7fd fb4a 	bl	800a76c <HW_IPCC_BLE_AclDataAckNot>

  return;
 800d0d8:	bf00      	nop
}
 800d0da:	bd80      	pop	{r7, pc}
 800d0dc:	58000c00 	.word	0x58000c00

0800d0e0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800d0e4:	2102      	movs	r1, #2
 800d0e6:	4802      	ldr	r0, [pc, #8]	; (800d0f0 <HW_IPCC_SYS_Init+0x10>)
 800d0e8:	f7ff fede 	bl	800cea8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d0ec:	bf00      	nop
}
 800d0ee:	bd80      	pop	{r7, pc}
 800d0f0:	58000c00 	.word	0x58000c00

0800d0f4 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d0f8:	2102      	movs	r1, #2
 800d0fa:	4804      	ldr	r0, [pc, #16]	; (800d10c <HW_IPCC_SYS_SendCmd+0x18>)
 800d0fc:	f7ff fef4 	bl	800cee8 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d100:	2102      	movs	r1, #2
 800d102:	4802      	ldr	r0, [pc, #8]	; (800d10c <HW_IPCC_SYS_SendCmd+0x18>)
 800d104:	f7ff feab 	bl	800ce5e <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800d108:	bf00      	nop
}
 800d10a:	bd80      	pop	{r7, pc}
 800d10c:	58000c00 	.word	0x58000c00

0800d110 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800d110:	b580      	push	{r7, lr}
 800d112:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800d114:	2102      	movs	r1, #2
 800d116:	4803      	ldr	r0, [pc, #12]	; (800d124 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800d118:	f7ff feb4 	bl	800ce84 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800d11c:	f7fd fb76 	bl	800a80c <HW_IPCC_SYS_CmdEvtNot>

  return;
 800d120:	bf00      	nop
}
 800d122:	bd80      	pop	{r7, pc}
 800d124:	58000c00 	.word	0x58000c00

0800d128 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800d12c:	f7fd fb84 	bl	800a838 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800d130:	2102      	movs	r1, #2
 800d132:	4802      	ldr	r0, [pc, #8]	; (800d13c <HW_IPCC_SYS_EvtHandler+0x14>)
 800d134:	f7ff feca 	bl	800cecc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d138:	bf00      	nop
}
 800d13a:	bd80      	pop	{r7, pc}
 800d13c:	58000c00 	.word	0x58000c00

0800d140 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b082      	sub	sp, #8
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800d148:	2108      	movs	r1, #8
 800d14a:	480c      	ldr	r0, [pc, #48]	; (800d17c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d14c:	f7ff fedb 	bl	800cf06 <LL_C1_IPCC_IsActiveFlag_CHx>
 800d150:	4603      	mov	r3, r0
 800d152:	2b00      	cmp	r3, #0
 800d154:	d007      	beq.n	800d166 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800d156:	4a0a      	ldr	r2, [pc, #40]	; (800d180 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d15c:	2108      	movs	r1, #8
 800d15e:	4807      	ldr	r0, [pc, #28]	; (800d17c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d160:	f7ff fe7d 	bl	800ce5e <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800d164:	e006      	b.n	800d174 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d16a:	2108      	movs	r1, #8
 800d16c:	4803      	ldr	r0, [pc, #12]	; (800d17c <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800d16e:	f7ff febb 	bl	800cee8 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800d172:	bf00      	nop
}
 800d174:	3708      	adds	r7, #8
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}
 800d17a:	bf00      	nop
 800d17c:	58000c00 	.word	0x58000c00
 800d180:	20001898 	.word	0x20001898

0800d184 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800d184:	b580      	push	{r7, lr}
 800d186:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d188:	2108      	movs	r1, #8
 800d18a:	4806      	ldr	r0, [pc, #24]	; (800d1a4 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800d18c:	f7ff fe7a 	bl	800ce84 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800d190:	4b05      	ldr	r3, [pc, #20]	; (800d1a8 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800d196:	2108      	movs	r1, #8
 800d198:	4802      	ldr	r0, [pc, #8]	; (800d1a4 <HW_IPCC_MM_FreeBufHandler+0x20>)
 800d19a:	f7ff fea5 	bl	800cee8 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800d19e:	bf00      	nop
}
 800d1a0:	bd80      	pop	{r7, pc}
 800d1a2:	bf00      	nop
 800d1a4:	58000c00 	.word	0x58000c00
 800d1a8:	20001898 	.word	0x20001898

0800d1ac <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800d1ac:	b580      	push	{r7, lr}
 800d1ae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800d1b0:	2108      	movs	r1, #8
 800d1b2:	4802      	ldr	r0, [pc, #8]	; (800d1bc <HW_IPCC_TRACES_Init+0x10>)
 800d1b4:	f7ff fe78 	bl	800cea8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800d1b8:	bf00      	nop
}
 800d1ba:	bd80      	pop	{r7, pc}
 800d1bc:	58000c00 	.word	0x58000c00

0800d1c0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800d1c4:	f7fd fbe0 	bl	800a988 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800d1c8:	2108      	movs	r1, #8
 800d1ca:	4802      	ldr	r0, [pc, #8]	; (800d1d4 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800d1cc:	f7ff fe7e 	bl	800cecc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800d1d0:	bf00      	nop
}
 800d1d2:	bd80      	pop	{r7, pc}
 800d1d4:	58000c00 	.word	0x58000c00

0800d1d8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800d1d8:	b480      	push	{r7}
 800d1da:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800d1dc:	4b05      	ldr	r3, [pc, #20]	; (800d1f4 <UTIL_LPM_Init+0x1c>)
 800d1de:	2200      	movs	r2, #0
 800d1e0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800d1e2:	4b05      	ldr	r3, [pc, #20]	; (800d1f8 <UTIL_LPM_Init+0x20>)
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800d1e8:	bf00      	nop
 800d1ea:	46bd      	mov	sp, r7
 800d1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f0:	4770      	bx	lr
 800d1f2:	bf00      	nop
 800d1f4:	2000189c 	.word	0x2000189c
 800d1f8:	200018a0 	.word	0x200018a0

0800d1fc <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800d1fc:	b480      	push	{r7}
 800d1fe:	b087      	sub	sp, #28
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
 800d204:	460b      	mov	r3, r1
 800d206:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d208:	f3ef 8310 	mrs	r3, PRIMASK
 800d20c:	613b      	str	r3, [r7, #16]
  return(result);
 800d20e:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800d210:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d212:	b672      	cpsid	i
}
 800d214:	bf00      	nop
  
  switch(state)
 800d216:	78fb      	ldrb	r3, [r7, #3]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d008      	beq.n	800d22e <UTIL_LPM_SetOffMode+0x32>
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d10e      	bne.n	800d23e <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800d220:	4b0d      	ldr	r3, [pc, #52]	; (800d258 <UTIL_LPM_SetOffMode+0x5c>)
 800d222:	681a      	ldr	r2, [r3, #0]
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	4313      	orrs	r3, r2
 800d228:	4a0b      	ldr	r2, [pc, #44]	; (800d258 <UTIL_LPM_SetOffMode+0x5c>)
 800d22a:	6013      	str	r3, [r2, #0]
      break;
 800d22c:	e008      	b.n	800d240 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	43da      	mvns	r2, r3
 800d232:	4b09      	ldr	r3, [pc, #36]	; (800d258 <UTIL_LPM_SetOffMode+0x5c>)
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	4013      	ands	r3, r2
 800d238:	4a07      	ldr	r2, [pc, #28]	; (800d258 <UTIL_LPM_SetOffMode+0x5c>)
 800d23a:	6013      	str	r3, [r2, #0]
      break;
 800d23c:	e000      	b.n	800d240 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800d23e:	bf00      	nop
 800d240:	697b      	ldr	r3, [r7, #20]
 800d242:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	f383 8810 	msr	PRIMASK, r3
}
 800d24a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800d24c:	bf00      	nop
 800d24e:	371c      	adds	r7, #28
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr
 800d258:	200018a0 	.word	0x200018a0

0800d25c <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800d25c:	b580      	push	{r7, lr}
 800d25e:	b090      	sub	sp, #64	; 0x40
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800d264:	4b73      	ldr	r3, [pc, #460]	; (800d434 <UTIL_SEQ_Run+0x1d8>)
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800d26a:	4b72      	ldr	r3, [pc, #456]	; (800d434 <UTIL_SEQ_Run+0x1d8>)
 800d26c:	681a      	ldr	r2, [r3, #0]
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	4013      	ands	r3, r2
 800d272:	4a70      	ldr	r2, [pc, #448]	; (800d434 <UTIL_SEQ_Run+0x1d8>)
 800d274:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800d276:	4b70      	ldr	r3, [pc, #448]	; (800d438 <UTIL_SEQ_Run+0x1dc>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800d27c:	4b6f      	ldr	r3, [pc, #444]	; (800d43c <UTIL_SEQ_Run+0x1e0>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800d282:	4b6f      	ldr	r3, [pc, #444]	; (800d440 <UTIL_SEQ_Run+0x1e4>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	633b      	str	r3, [r7, #48]	; 0x30
  local_evtwaited =  EvtWaited;
 800d288:	4b6e      	ldr	r3, [pc, #440]	; (800d444 <UTIL_SEQ_Run+0x1e8>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800d28e:	e08d      	b.n	800d3ac <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800d290:	2300      	movs	r3, #0
 800d292:	63fb      	str	r3, [r7, #60]	; 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800d294:	e002      	b.n	800d29c <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800d296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d298:	3301      	adds	r3, #1
 800d29a:	63fb      	str	r3, [r7, #60]	; 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800d29c:	4a6a      	ldr	r2, [pc, #424]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d29e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2a0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d2a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2a6:	401a      	ands	r2, r3
 800d2a8:	4b62      	ldr	r3, [pc, #392]	; (800d434 <UTIL_SEQ_Run+0x1d8>)
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4013      	ands	r3, r2
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d0f1      	beq.n	800d296 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800d2b2:	4a65      	ldr	r2, [pc, #404]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d2b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2b6:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d2ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2bc:	401a      	ands	r2, r3
 800d2be:	4b5d      	ldr	r3, [pc, #372]	; (800d434 <UTIL_SEQ_Run+0x1d8>)
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	4013      	ands	r3, r2
 800d2c4:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800d2c6:	4a60      	ldr	r2, [pc, #384]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d2c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2ca:	00db      	lsls	r3, r3, #3
 800d2cc:	4413      	add	r3, r2
 800d2ce:	685a      	ldr	r2, [r3, #4]
 800d2d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2d2:	4013      	ands	r3, r2
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d106      	bne.n	800d2e6 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800d2d8:	4a5b      	ldr	r2, [pc, #364]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d2da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2dc:	00db      	lsls	r3, r3, #3
 800d2de:	4413      	add	r3, r2
 800d2e0:	f04f 32ff 	mov.w	r2, #4294967295
 800d2e4:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800d2e6:	4a58      	ldr	r2, [pc, #352]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d2e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2ea:	00db      	lsls	r3, r3, #3
 800d2ec:	4413      	add	r3, r2
 800d2ee:	685a      	ldr	r2, [r3, #4]
 800d2f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2f2:	4013      	ands	r3, r2
 800d2f4:	4618      	mov	r0, r3
 800d2f6:	f000 f9b3 	bl	800d660 <SEQ_BitPosition>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	461a      	mov	r2, r3
 800d2fe:	4b53      	ldr	r3, [pc, #332]	; (800d44c <UTIL_SEQ_Run+0x1f0>)
 800d300:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800d302:	4a51      	ldr	r2, [pc, #324]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d304:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d306:	00db      	lsls	r3, r3, #3
 800d308:	4413      	add	r3, r2
 800d30a:	685a      	ldr	r2, [r3, #4]
 800d30c:	4b4f      	ldr	r3, [pc, #316]	; (800d44c <UTIL_SEQ_Run+0x1f0>)
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	2101      	movs	r1, #1
 800d312:	fa01 f303 	lsl.w	r3, r1, r3
 800d316:	43db      	mvns	r3, r3
 800d318:	401a      	ands	r2, r3
 800d31a:	494b      	ldr	r1, [pc, #300]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d31c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d31e:	00db      	lsls	r3, r3, #3
 800d320:	440b      	add	r3, r1
 800d322:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d324:	f3ef 8310 	mrs	r3, PRIMASK
 800d328:	61bb      	str	r3, [r7, #24]
  return(result);
 800d32a:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d32c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800d32e:	b672      	cpsid	i
}
 800d330:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800d332:	4b46      	ldr	r3, [pc, #280]	; (800d44c <UTIL_SEQ_Run+0x1f0>)
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	2201      	movs	r2, #1
 800d338:	fa02 f303 	lsl.w	r3, r2, r3
 800d33c:	43da      	mvns	r2, r3
 800d33e:	4b3e      	ldr	r3, [pc, #248]	; (800d438 <UTIL_SEQ_Run+0x1dc>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	4013      	ands	r3, r2
 800d344:	4a3c      	ldr	r2, [pc, #240]	; (800d438 <UTIL_SEQ_Run+0x1dc>)
 800d346:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800d348:	2302      	movs	r3, #2
 800d34a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d34c:	e013      	b.n	800d376 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800d34e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d350:	3b01      	subs	r3, #1
 800d352:	4a3d      	ldr	r2, [pc, #244]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d354:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800d358:	4b3c      	ldr	r3, [pc, #240]	; (800d44c <UTIL_SEQ_Run+0x1f0>)
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	2201      	movs	r2, #1
 800d35e:	fa02 f303 	lsl.w	r3, r2, r3
 800d362:	43da      	mvns	r2, r3
 800d364:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d366:	3b01      	subs	r3, #1
 800d368:	400a      	ands	r2, r1
 800d36a:	4937      	ldr	r1, [pc, #220]	; (800d448 <UTIL_SEQ_Run+0x1ec>)
 800d36c:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800d370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d372:	3b01      	subs	r3, #1
 800d374:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d1e8      	bne.n	800d34e <UTIL_SEQ_Run+0xf2>
 800d37c:	6a3b      	ldr	r3, [r7, #32]
 800d37e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d380:	697b      	ldr	r3, [r7, #20]
 800d382:	f383 8810 	msr	PRIMASK, r3
}
 800d386:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800d388:	4b30      	ldr	r3, [pc, #192]	; (800d44c <UTIL_SEQ_Run+0x1f0>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	4a30      	ldr	r2, [pc, #192]	; (800d450 <UTIL_SEQ_Run+0x1f4>)
 800d38e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d392:	4798      	blx	r3

    local_taskset = TaskSet;
 800d394:	4b28      	ldr	r3, [pc, #160]	; (800d438 <UTIL_SEQ_Run+0x1dc>)
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	63bb      	str	r3, [r7, #56]	; 0x38
    local_evtset = EvtSet;
 800d39a:	4b28      	ldr	r3, [pc, #160]	; (800d43c <UTIL_SEQ_Run+0x1e0>)
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	637b      	str	r3, [r7, #52]	; 0x34
    local_taskmask = TaskMask;
 800d3a0:	4b27      	ldr	r3, [pc, #156]	; (800d440 <UTIL_SEQ_Run+0x1e4>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	633b      	str	r3, [r7, #48]	; 0x30
    local_evtwaited = EvtWaited;
 800d3a6:	4b27      	ldr	r3, [pc, #156]	; (800d444 <UTIL_SEQ_Run+0x1e8>)
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800d3ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d3ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3b0:	401a      	ands	r2, r3
 800d3b2:	4b20      	ldr	r3, [pc, #128]	; (800d434 <UTIL_SEQ_Run+0x1d8>)
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	4013      	ands	r3, r2
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d005      	beq.n	800d3c8 <UTIL_SEQ_Run+0x16c>
 800d3bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d3be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3c0:	4013      	ands	r3, r2
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	f43f af64 	beq.w	800d290 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800d3c8:	4b20      	ldr	r3, [pc, #128]	; (800d44c <UTIL_SEQ_Run+0x1f0>)
 800d3ca:	f04f 32ff 	mov.w	r2, #4294967295
 800d3ce:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800d3d0:	f000 f938 	bl	800d644 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d3d4:	f3ef 8310 	mrs	r3, PRIMASK
 800d3d8:	613b      	str	r3, [r7, #16]
  return(result);
 800d3da:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800d3dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d3de:	b672      	cpsid	i
}
 800d3e0:	bf00      	nop
  local_taskset = TaskSet;
 800d3e2:	4b15      	ldr	r3, [pc, #84]	; (800d438 <UTIL_SEQ_Run+0x1dc>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800d3e8:	4b14      	ldr	r3, [pc, #80]	; (800d43c <UTIL_SEQ_Run+0x1e0>)
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800d3ee:	4b14      	ldr	r3, [pc, #80]	; (800d440 <UTIL_SEQ_Run+0x1e4>)
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	633b      	str	r3, [r7, #48]	; 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800d3f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d3f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3f8:	401a      	ands	r2, r3
 800d3fa:	4b0e      	ldr	r3, [pc, #56]	; (800d434 <UTIL_SEQ_Run+0x1d8>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	4013      	ands	r3, r2
 800d400:	2b00      	cmp	r3, #0
 800d402:	d107      	bne.n	800d414 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800d404:	4b0f      	ldr	r3, [pc, #60]	; (800d444 <UTIL_SEQ_Run+0x1e8>)
 800d406:	681a      	ldr	r2, [r3, #0]
 800d408:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d40a:	4013      	ands	r3, r2
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d101      	bne.n	800d414 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800d410:	f7f4 f957 	bl	80016c2 <UTIL_SEQ_Idle>
 800d414:	69fb      	ldr	r3, [r7, #28]
 800d416:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	f383 8810 	msr	PRIMASK, r3
}
 800d41e:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800d420:	f000 f917 	bl	800d652 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800d424:	4a03      	ldr	r2, [pc, #12]	; (800d434 <UTIL_SEQ_Run+0x1d8>)
 800d426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d428:	6013      	str	r3, [r2, #0]

  return;
 800d42a:	bf00      	nop
}
 800d42c:	3740      	adds	r7, #64	; 0x40
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	bf00      	nop
 800d434:	20000034 	.word	0x20000034
 800d438:	200018a4 	.word	0x200018a4
 800d43c:	200018a8 	.word	0x200018a8
 800d440:	20000030 	.word	0x20000030
 800d444:	200018ac 	.word	0x200018ac
 800d448:	20001934 	.word	0x20001934
 800d44c:	200018b0 	.word	0x200018b0
 800d450:	200018b4 	.word	0x200018b4

0800d454 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800d454:	b580      	push	{r7, lr}
 800d456:	b088      	sub	sp, #32
 800d458:	af00      	add	r7, sp, #0
 800d45a:	60f8      	str	r0, [r7, #12]
 800d45c:	60b9      	str	r1, [r7, #8]
 800d45e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d460:	f3ef 8310 	mrs	r3, PRIMASK
 800d464:	617b      	str	r3, [r7, #20]
  return(result);
 800d466:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800d468:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800d46a:	b672      	cpsid	i
}
 800d46c:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800d46e:	68f8      	ldr	r0, [r7, #12]
 800d470:	f000 f8f6 	bl	800d660 <SEQ_BitPosition>
 800d474:	4603      	mov	r3, r0
 800d476:	4619      	mov	r1, r3
 800d478:	4a06      	ldr	r2, [pc, #24]	; (800d494 <UTIL_SEQ_RegTask+0x40>)
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d480:	69fb      	ldr	r3, [r7, #28]
 800d482:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d484:	69bb      	ldr	r3, [r7, #24]
 800d486:	f383 8810 	msr	PRIMASK, r3
}
 800d48a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800d48c:	bf00      	nop
}
 800d48e:	3720      	adds	r7, #32
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}
 800d494:	200018b4 	.word	0x200018b4

0800d498 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800d498:	b480      	push	{r7}
 800d49a:	b087      	sub	sp, #28
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
 800d4a0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d4a2:	f3ef 8310 	mrs	r3, PRIMASK
 800d4a6:	60fb      	str	r3, [r7, #12]
  return(result);
 800d4a8:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d4aa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d4ac:	b672      	cpsid	i
}
 800d4ae:	bf00      	nop

  TaskSet |= TaskId_bm;
 800d4b0:	4b0d      	ldr	r3, [pc, #52]	; (800d4e8 <UTIL_SEQ_SetTask+0x50>)
 800d4b2:	681a      	ldr	r2, [r3, #0]
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	4313      	orrs	r3, r2
 800d4b8:	4a0b      	ldr	r2, [pc, #44]	; (800d4e8 <UTIL_SEQ_SetTask+0x50>)
 800d4ba:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800d4bc:	4a0b      	ldr	r2, [pc, #44]	; (800d4ec <UTIL_SEQ_SetTask+0x54>)
 800d4be:	683b      	ldr	r3, [r7, #0]
 800d4c0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	431a      	orrs	r2, r3
 800d4c8:	4908      	ldr	r1, [pc, #32]	; (800d4ec <UTIL_SEQ_SetTask+0x54>)
 800d4ca:	683b      	ldr	r3, [r7, #0]
 800d4cc:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800d4d0:	697b      	ldr	r3, [r7, #20]
 800d4d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4d4:	693b      	ldr	r3, [r7, #16]
 800d4d6:	f383 8810 	msr	PRIMASK, r3
}
 800d4da:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800d4dc:	bf00      	nop
}
 800d4de:	371c      	adds	r7, #28
 800d4e0:	46bd      	mov	sp, r7
 800d4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e6:	4770      	bx	lr
 800d4e8:	200018a4 	.word	0x200018a4
 800d4ec:	20001934 	.word	0x20001934

0800d4f0 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b087      	sub	sp, #28
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d4f8:	f3ef 8310 	mrs	r3, PRIMASK
 800d4fc:	60fb      	str	r3, [r7, #12]
  return(result);
 800d4fe:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d500:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d502:	b672      	cpsid	i
}
 800d504:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	43da      	mvns	r2, r3
 800d50a:	4b08      	ldr	r3, [pc, #32]	; (800d52c <UTIL_SEQ_PauseTask+0x3c>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	4013      	ands	r3, r2
 800d510:	4a06      	ldr	r2, [pc, #24]	; (800d52c <UTIL_SEQ_PauseTask+0x3c>)
 800d512:	6013      	str	r3, [r2, #0]
 800d514:	697b      	ldr	r3, [r7, #20]
 800d516:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d518:	693b      	ldr	r3, [r7, #16]
 800d51a:	f383 8810 	msr	PRIMASK, r3
}
 800d51e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800d520:	bf00      	nop
}
 800d522:	371c      	adds	r7, #28
 800d524:	46bd      	mov	sp, r7
 800d526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52a:	4770      	bx	lr
 800d52c:	20000030 	.word	0x20000030

0800d530 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800d530:	b480      	push	{r7}
 800d532:	b087      	sub	sp, #28
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d538:	f3ef 8310 	mrs	r3, PRIMASK
 800d53c:	60fb      	str	r3, [r7, #12]
  return(result);
 800d53e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d540:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d542:	b672      	cpsid	i
}
 800d544:	bf00      	nop

  TaskMask |= TaskId_bm;
 800d546:	4b09      	ldr	r3, [pc, #36]	; (800d56c <UTIL_SEQ_ResumeTask+0x3c>)
 800d548:	681a      	ldr	r2, [r3, #0]
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	4313      	orrs	r3, r2
 800d54e:	4a07      	ldr	r2, [pc, #28]	; (800d56c <UTIL_SEQ_ResumeTask+0x3c>)
 800d550:	6013      	str	r3, [r2, #0]
 800d552:	697b      	ldr	r3, [r7, #20]
 800d554:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d556:	693b      	ldr	r3, [r7, #16]
 800d558:	f383 8810 	msr	PRIMASK, r3
}
 800d55c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800d55e:	bf00      	nop
}
 800d560:	371c      	adds	r7, #28
 800d562:	46bd      	mov	sp, r7
 800d564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d568:	4770      	bx	lr
 800d56a:	bf00      	nop
 800d56c:	20000030 	.word	0x20000030

0800d570 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800d570:	b480      	push	{r7}
 800d572:	b087      	sub	sp, #28
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d578:	f3ef 8310 	mrs	r3, PRIMASK
 800d57c:	60fb      	str	r3, [r7, #12]
  return(result);
 800d57e:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d580:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800d582:	b672      	cpsid	i
}
 800d584:	bf00      	nop

  EvtSet |= EvtId_bm;
 800d586:	4b09      	ldr	r3, [pc, #36]	; (800d5ac <UTIL_SEQ_SetEvt+0x3c>)
 800d588:	681a      	ldr	r2, [r3, #0]
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	4313      	orrs	r3, r2
 800d58e:	4a07      	ldr	r2, [pc, #28]	; (800d5ac <UTIL_SEQ_SetEvt+0x3c>)
 800d590:	6013      	str	r3, [r2, #0]
 800d592:	697b      	ldr	r3, [r7, #20]
 800d594:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d596:	693b      	ldr	r3, [r7, #16]
 800d598:	f383 8810 	msr	PRIMASK, r3
}
 800d59c:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800d59e:	bf00      	nop
}
 800d5a0:	371c      	adds	r7, #28
 800d5a2:	46bd      	mov	sp, r7
 800d5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a8:	4770      	bx	lr
 800d5aa:	bf00      	nop
 800d5ac:	200018a8 	.word	0x200018a8

0800d5b0 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b088      	sub	sp, #32
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800d5b8:	4b1f      	ldr	r3, [pc, #124]	; (800d638 <UTIL_SEQ_WaitEvt+0x88>)
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800d5be:	4b1e      	ldr	r3, [pc, #120]	; (800d638 <UTIL_SEQ_WaitEvt+0x88>)
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5c6:	d102      	bne.n	800d5ce <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	61fb      	str	r3, [r7, #28]
 800d5cc:	e005      	b.n	800d5da <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800d5ce:	4b1a      	ldr	r3, [pc, #104]	; (800d638 <UTIL_SEQ_WaitEvt+0x88>)
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	2201      	movs	r2, #1
 800d5d4:	fa02 f303 	lsl.w	r3, r2, r3
 800d5d8:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800d5da:	4b18      	ldr	r3, [pc, #96]	; (800d63c <UTIL_SEQ_WaitEvt+0x8c>)
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800d5e0:	4a16      	ldr	r2, [pc, #88]	; (800d63c <UTIL_SEQ_WaitEvt+0x8c>)
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800d5e6:	e003      	b.n	800d5f0 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800d5e8:	6879      	ldr	r1, [r7, #4]
 800d5ea:	69f8      	ldr	r0, [r7, #28]
 800d5ec:	f7f4 f870 	bl	80016d0 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800d5f0:	4b13      	ldr	r3, [pc, #76]	; (800d640 <UTIL_SEQ_WaitEvt+0x90>)
 800d5f2:	681a      	ldr	r2, [r3, #0]
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	4013      	ands	r3, r2
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d0f5      	beq.n	800d5e8 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800d5fc:	4a0e      	ldr	r2, [pc, #56]	; (800d638 <UTIL_SEQ_WaitEvt+0x88>)
 800d5fe:	69bb      	ldr	r3, [r7, #24]
 800d600:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d602:	f3ef 8310 	mrs	r3, PRIMASK
 800d606:	60bb      	str	r3, [r7, #8]
  return(result);
 800d608:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800d60a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800d60c:	b672      	cpsid	i
}
 800d60e:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	43da      	mvns	r2, r3
 800d614:	4b0a      	ldr	r3, [pc, #40]	; (800d640 <UTIL_SEQ_WaitEvt+0x90>)
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	4013      	ands	r3, r2
 800d61a:	4a09      	ldr	r2, [pc, #36]	; (800d640 <UTIL_SEQ_WaitEvt+0x90>)
 800d61c:	6013      	str	r3, [r2, #0]
 800d61e:	693b      	ldr	r3, [r7, #16]
 800d620:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	f383 8810 	msr	PRIMASK, r3
}
 800d628:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800d62a:	4a04      	ldr	r2, [pc, #16]	; (800d63c <UTIL_SEQ_WaitEvt+0x8c>)
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	6013      	str	r3, [r2, #0]
  return;
 800d630:	bf00      	nop
}
 800d632:	3720      	adds	r7, #32
 800d634:	46bd      	mov	sp, r7
 800d636:	bd80      	pop	{r7, pc}
 800d638:	200018b0 	.word	0x200018b0
 800d63c:	200018ac 	.word	0x200018ac
 800d640:	200018a8 	.word	0x200018a8

0800d644 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800d644:	b480      	push	{r7}
 800d646:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800d648:	bf00      	nop
}
 800d64a:	46bd      	mov	sp, r7
 800d64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d650:	4770      	bx	lr

0800d652 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800d652:	b480      	push	{r7}
 800d654:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800d656:	bf00      	nop
}
 800d658:	46bd      	mov	sp, r7
 800d65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65e:	4770      	bx	lr

0800d660 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800d660:	b480      	push	{r7}
 800d662:	b085      	sub	sp, #20
 800d664:	af00      	add	r7, sp, #0
 800d666:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800d668:	2300      	movs	r3, #0
 800d66a:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800d670:	68bb      	ldr	r3, [r7, #8]
 800d672:	0c1b      	lsrs	r3, r3, #16
 800d674:	041b      	lsls	r3, r3, #16
 800d676:	2b00      	cmp	r3, #0
 800d678:	d104      	bne.n	800d684 <SEQ_BitPosition+0x24>
 800d67a:	2310      	movs	r3, #16
 800d67c:	73fb      	strb	r3, [r7, #15]
 800d67e:	68bb      	ldr	r3, [r7, #8]
 800d680:	041b      	lsls	r3, r3, #16
 800d682:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800d684:	68bb      	ldr	r3, [r7, #8]
 800d686:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d105      	bne.n	800d69a <SEQ_BitPosition+0x3a>
 800d68e:	7bfb      	ldrb	r3, [r7, #15]
 800d690:	3308      	adds	r3, #8
 800d692:	73fb      	strb	r3, [r7, #15]
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	021b      	lsls	r3, r3, #8
 800d698:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800d69a:	68bb      	ldr	r3, [r7, #8]
 800d69c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d105      	bne.n	800d6b0 <SEQ_BitPosition+0x50>
 800d6a4:	7bfb      	ldrb	r3, [r7, #15]
 800d6a6:	3304      	adds	r3, #4
 800d6a8:	73fb      	strb	r3, [r7, #15]
 800d6aa:	68bb      	ldr	r3, [r7, #8]
 800d6ac:	011b      	lsls	r3, r3, #4
 800d6ae:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800d6b0:	68bb      	ldr	r3, [r7, #8]
 800d6b2:	0f1b      	lsrs	r3, r3, #28
 800d6b4:	4a07      	ldr	r2, [pc, #28]	; (800d6d4 <SEQ_BitPosition+0x74>)
 800d6b6:	5cd2      	ldrb	r2, [r2, r3]
 800d6b8:	7bfb      	ldrb	r3, [r7, #15]
 800d6ba:	4413      	add	r3, r2
 800d6bc:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800d6be:	7bfb      	ldrb	r3, [r7, #15]
 800d6c0:	f1c3 031f 	rsb	r3, r3, #31
 800d6c4:	b2db      	uxtb	r3, r3
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	3714      	adds	r7, #20
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d0:	4770      	bx	lr
 800d6d2:	bf00      	nop
 800d6d4:	0800feac 	.word	0x0800feac

0800d6d8 <std>:
 800d6d8:	2300      	movs	r3, #0
 800d6da:	b510      	push	{r4, lr}
 800d6dc:	4604      	mov	r4, r0
 800d6de:	e9c0 3300 	strd	r3, r3, [r0]
 800d6e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d6e6:	6083      	str	r3, [r0, #8]
 800d6e8:	8181      	strh	r1, [r0, #12]
 800d6ea:	6643      	str	r3, [r0, #100]	; 0x64
 800d6ec:	81c2      	strh	r2, [r0, #14]
 800d6ee:	6183      	str	r3, [r0, #24]
 800d6f0:	4619      	mov	r1, r3
 800d6f2:	2208      	movs	r2, #8
 800d6f4:	305c      	adds	r0, #92	; 0x5c
 800d6f6:	f000 f9ff 	bl	800daf8 <memset>
 800d6fa:	4b0d      	ldr	r3, [pc, #52]	; (800d730 <std+0x58>)
 800d6fc:	6263      	str	r3, [r4, #36]	; 0x24
 800d6fe:	4b0d      	ldr	r3, [pc, #52]	; (800d734 <std+0x5c>)
 800d700:	62a3      	str	r3, [r4, #40]	; 0x28
 800d702:	4b0d      	ldr	r3, [pc, #52]	; (800d738 <std+0x60>)
 800d704:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d706:	4b0d      	ldr	r3, [pc, #52]	; (800d73c <std+0x64>)
 800d708:	6323      	str	r3, [r4, #48]	; 0x30
 800d70a:	4b0d      	ldr	r3, [pc, #52]	; (800d740 <std+0x68>)
 800d70c:	6224      	str	r4, [r4, #32]
 800d70e:	429c      	cmp	r4, r3
 800d710:	d006      	beq.n	800d720 <std+0x48>
 800d712:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800d716:	4294      	cmp	r4, r2
 800d718:	d002      	beq.n	800d720 <std+0x48>
 800d71a:	33d0      	adds	r3, #208	; 0xd0
 800d71c:	429c      	cmp	r4, r3
 800d71e:	d105      	bne.n	800d72c <std+0x54>
 800d720:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d728:	f000 ba76 	b.w	800dc18 <__retarget_lock_init_recursive>
 800d72c:	bd10      	pop	{r4, pc}
 800d72e:	bf00      	nop
 800d730:	0800d949 	.word	0x0800d949
 800d734:	0800d96b 	.word	0x0800d96b
 800d738:	0800d9a3 	.word	0x0800d9a3
 800d73c:	0800d9c7 	.word	0x0800d9c7
 800d740:	20001944 	.word	0x20001944

0800d744 <stdio_exit_handler>:
 800d744:	4a02      	ldr	r2, [pc, #8]	; (800d750 <stdio_exit_handler+0xc>)
 800d746:	4903      	ldr	r1, [pc, #12]	; (800d754 <stdio_exit_handler+0x10>)
 800d748:	4803      	ldr	r0, [pc, #12]	; (800d758 <stdio_exit_handler+0x14>)
 800d74a:	f000 b869 	b.w	800d820 <_fwalk_sglue>
 800d74e:	bf00      	nop
 800d750:	20000038 	.word	0x20000038
 800d754:	0800e4e1 	.word	0x0800e4e1
 800d758:	20000044 	.word	0x20000044

0800d75c <cleanup_stdio>:
 800d75c:	6841      	ldr	r1, [r0, #4]
 800d75e:	4b0c      	ldr	r3, [pc, #48]	; (800d790 <cleanup_stdio+0x34>)
 800d760:	4299      	cmp	r1, r3
 800d762:	b510      	push	{r4, lr}
 800d764:	4604      	mov	r4, r0
 800d766:	d001      	beq.n	800d76c <cleanup_stdio+0x10>
 800d768:	f000 feba 	bl	800e4e0 <_fflush_r>
 800d76c:	68a1      	ldr	r1, [r4, #8]
 800d76e:	4b09      	ldr	r3, [pc, #36]	; (800d794 <cleanup_stdio+0x38>)
 800d770:	4299      	cmp	r1, r3
 800d772:	d002      	beq.n	800d77a <cleanup_stdio+0x1e>
 800d774:	4620      	mov	r0, r4
 800d776:	f000 feb3 	bl	800e4e0 <_fflush_r>
 800d77a:	68e1      	ldr	r1, [r4, #12]
 800d77c:	4b06      	ldr	r3, [pc, #24]	; (800d798 <cleanup_stdio+0x3c>)
 800d77e:	4299      	cmp	r1, r3
 800d780:	d004      	beq.n	800d78c <cleanup_stdio+0x30>
 800d782:	4620      	mov	r0, r4
 800d784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d788:	f000 beaa 	b.w	800e4e0 <_fflush_r>
 800d78c:	bd10      	pop	{r4, pc}
 800d78e:	bf00      	nop
 800d790:	20001944 	.word	0x20001944
 800d794:	200019ac 	.word	0x200019ac
 800d798:	20001a14 	.word	0x20001a14

0800d79c <global_stdio_init.part.0>:
 800d79c:	b510      	push	{r4, lr}
 800d79e:	4b0b      	ldr	r3, [pc, #44]	; (800d7cc <global_stdio_init.part.0+0x30>)
 800d7a0:	4c0b      	ldr	r4, [pc, #44]	; (800d7d0 <global_stdio_init.part.0+0x34>)
 800d7a2:	4a0c      	ldr	r2, [pc, #48]	; (800d7d4 <global_stdio_init.part.0+0x38>)
 800d7a4:	601a      	str	r2, [r3, #0]
 800d7a6:	4620      	mov	r0, r4
 800d7a8:	2200      	movs	r2, #0
 800d7aa:	2104      	movs	r1, #4
 800d7ac:	f7ff ff94 	bl	800d6d8 <std>
 800d7b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d7b4:	2201      	movs	r2, #1
 800d7b6:	2109      	movs	r1, #9
 800d7b8:	f7ff ff8e 	bl	800d6d8 <std>
 800d7bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d7c0:	2202      	movs	r2, #2
 800d7c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d7c6:	2112      	movs	r1, #18
 800d7c8:	f7ff bf86 	b.w	800d6d8 <std>
 800d7cc:	20001a7c 	.word	0x20001a7c
 800d7d0:	20001944 	.word	0x20001944
 800d7d4:	0800d745 	.word	0x0800d745

0800d7d8 <__sfp_lock_acquire>:
 800d7d8:	4801      	ldr	r0, [pc, #4]	; (800d7e0 <__sfp_lock_acquire+0x8>)
 800d7da:	f000 ba1e 	b.w	800dc1a <__retarget_lock_acquire_recursive>
 800d7de:	bf00      	nop
 800d7e0:	20001a85 	.word	0x20001a85

0800d7e4 <__sfp_lock_release>:
 800d7e4:	4801      	ldr	r0, [pc, #4]	; (800d7ec <__sfp_lock_release+0x8>)
 800d7e6:	f000 ba19 	b.w	800dc1c <__retarget_lock_release_recursive>
 800d7ea:	bf00      	nop
 800d7ec:	20001a85 	.word	0x20001a85

0800d7f0 <__sinit>:
 800d7f0:	b510      	push	{r4, lr}
 800d7f2:	4604      	mov	r4, r0
 800d7f4:	f7ff fff0 	bl	800d7d8 <__sfp_lock_acquire>
 800d7f8:	6a23      	ldr	r3, [r4, #32]
 800d7fa:	b11b      	cbz	r3, 800d804 <__sinit+0x14>
 800d7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d800:	f7ff bff0 	b.w	800d7e4 <__sfp_lock_release>
 800d804:	4b04      	ldr	r3, [pc, #16]	; (800d818 <__sinit+0x28>)
 800d806:	6223      	str	r3, [r4, #32]
 800d808:	4b04      	ldr	r3, [pc, #16]	; (800d81c <__sinit+0x2c>)
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d1f5      	bne.n	800d7fc <__sinit+0xc>
 800d810:	f7ff ffc4 	bl	800d79c <global_stdio_init.part.0>
 800d814:	e7f2      	b.n	800d7fc <__sinit+0xc>
 800d816:	bf00      	nop
 800d818:	0800d75d 	.word	0x0800d75d
 800d81c:	20001a7c 	.word	0x20001a7c

0800d820 <_fwalk_sglue>:
 800d820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d824:	4607      	mov	r7, r0
 800d826:	4688      	mov	r8, r1
 800d828:	4614      	mov	r4, r2
 800d82a:	2600      	movs	r6, #0
 800d82c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d830:	f1b9 0901 	subs.w	r9, r9, #1
 800d834:	d505      	bpl.n	800d842 <_fwalk_sglue+0x22>
 800d836:	6824      	ldr	r4, [r4, #0]
 800d838:	2c00      	cmp	r4, #0
 800d83a:	d1f7      	bne.n	800d82c <_fwalk_sglue+0xc>
 800d83c:	4630      	mov	r0, r6
 800d83e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d842:	89ab      	ldrh	r3, [r5, #12]
 800d844:	2b01      	cmp	r3, #1
 800d846:	d907      	bls.n	800d858 <_fwalk_sglue+0x38>
 800d848:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d84c:	3301      	adds	r3, #1
 800d84e:	d003      	beq.n	800d858 <_fwalk_sglue+0x38>
 800d850:	4629      	mov	r1, r5
 800d852:	4638      	mov	r0, r7
 800d854:	47c0      	blx	r8
 800d856:	4306      	orrs	r6, r0
 800d858:	3568      	adds	r5, #104	; 0x68
 800d85a:	e7e9      	b.n	800d830 <_fwalk_sglue+0x10>

0800d85c <iprintf>:
 800d85c:	b40f      	push	{r0, r1, r2, r3}
 800d85e:	b507      	push	{r0, r1, r2, lr}
 800d860:	4906      	ldr	r1, [pc, #24]	; (800d87c <iprintf+0x20>)
 800d862:	ab04      	add	r3, sp, #16
 800d864:	6808      	ldr	r0, [r1, #0]
 800d866:	f853 2b04 	ldr.w	r2, [r3], #4
 800d86a:	6881      	ldr	r1, [r0, #8]
 800d86c:	9301      	str	r3, [sp, #4]
 800d86e:	f000 fb07 	bl	800de80 <_vfiprintf_r>
 800d872:	b003      	add	sp, #12
 800d874:	f85d eb04 	ldr.w	lr, [sp], #4
 800d878:	b004      	add	sp, #16
 800d87a:	4770      	bx	lr
 800d87c:	20000090 	.word	0x20000090

0800d880 <putchar>:
 800d880:	4b02      	ldr	r3, [pc, #8]	; (800d88c <putchar+0xc>)
 800d882:	4601      	mov	r1, r0
 800d884:	6818      	ldr	r0, [r3, #0]
 800d886:	6882      	ldr	r2, [r0, #8]
 800d888:	f000 beb4 	b.w	800e5f4 <_putc_r>
 800d88c:	20000090 	.word	0x20000090

0800d890 <_puts_r>:
 800d890:	6a03      	ldr	r3, [r0, #32]
 800d892:	b570      	push	{r4, r5, r6, lr}
 800d894:	6884      	ldr	r4, [r0, #8]
 800d896:	4605      	mov	r5, r0
 800d898:	460e      	mov	r6, r1
 800d89a:	b90b      	cbnz	r3, 800d8a0 <_puts_r+0x10>
 800d89c:	f7ff ffa8 	bl	800d7f0 <__sinit>
 800d8a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d8a2:	07db      	lsls	r3, r3, #31
 800d8a4:	d405      	bmi.n	800d8b2 <_puts_r+0x22>
 800d8a6:	89a3      	ldrh	r3, [r4, #12]
 800d8a8:	0598      	lsls	r0, r3, #22
 800d8aa:	d402      	bmi.n	800d8b2 <_puts_r+0x22>
 800d8ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8ae:	f000 f9b4 	bl	800dc1a <__retarget_lock_acquire_recursive>
 800d8b2:	89a3      	ldrh	r3, [r4, #12]
 800d8b4:	0719      	lsls	r1, r3, #28
 800d8b6:	d513      	bpl.n	800d8e0 <_puts_r+0x50>
 800d8b8:	6923      	ldr	r3, [r4, #16]
 800d8ba:	b18b      	cbz	r3, 800d8e0 <_puts_r+0x50>
 800d8bc:	3e01      	subs	r6, #1
 800d8be:	68a3      	ldr	r3, [r4, #8]
 800d8c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d8c4:	3b01      	subs	r3, #1
 800d8c6:	60a3      	str	r3, [r4, #8]
 800d8c8:	b9e9      	cbnz	r1, 800d906 <_puts_r+0x76>
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	da2e      	bge.n	800d92c <_puts_r+0x9c>
 800d8ce:	4622      	mov	r2, r4
 800d8d0:	210a      	movs	r1, #10
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	f000 f87b 	bl	800d9ce <__swbuf_r>
 800d8d8:	3001      	adds	r0, #1
 800d8da:	d007      	beq.n	800d8ec <_puts_r+0x5c>
 800d8dc:	250a      	movs	r5, #10
 800d8de:	e007      	b.n	800d8f0 <_puts_r+0x60>
 800d8e0:	4621      	mov	r1, r4
 800d8e2:	4628      	mov	r0, r5
 800d8e4:	f000 f8b0 	bl	800da48 <__swsetup_r>
 800d8e8:	2800      	cmp	r0, #0
 800d8ea:	d0e7      	beq.n	800d8bc <_puts_r+0x2c>
 800d8ec:	f04f 35ff 	mov.w	r5, #4294967295
 800d8f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d8f2:	07da      	lsls	r2, r3, #31
 800d8f4:	d405      	bmi.n	800d902 <_puts_r+0x72>
 800d8f6:	89a3      	ldrh	r3, [r4, #12]
 800d8f8:	059b      	lsls	r3, r3, #22
 800d8fa:	d402      	bmi.n	800d902 <_puts_r+0x72>
 800d8fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d8fe:	f000 f98d 	bl	800dc1c <__retarget_lock_release_recursive>
 800d902:	4628      	mov	r0, r5
 800d904:	bd70      	pop	{r4, r5, r6, pc}
 800d906:	2b00      	cmp	r3, #0
 800d908:	da04      	bge.n	800d914 <_puts_r+0x84>
 800d90a:	69a2      	ldr	r2, [r4, #24]
 800d90c:	429a      	cmp	r2, r3
 800d90e:	dc06      	bgt.n	800d91e <_puts_r+0x8e>
 800d910:	290a      	cmp	r1, #10
 800d912:	d004      	beq.n	800d91e <_puts_r+0x8e>
 800d914:	6823      	ldr	r3, [r4, #0]
 800d916:	1c5a      	adds	r2, r3, #1
 800d918:	6022      	str	r2, [r4, #0]
 800d91a:	7019      	strb	r1, [r3, #0]
 800d91c:	e7cf      	b.n	800d8be <_puts_r+0x2e>
 800d91e:	4622      	mov	r2, r4
 800d920:	4628      	mov	r0, r5
 800d922:	f000 f854 	bl	800d9ce <__swbuf_r>
 800d926:	3001      	adds	r0, #1
 800d928:	d1c9      	bne.n	800d8be <_puts_r+0x2e>
 800d92a:	e7df      	b.n	800d8ec <_puts_r+0x5c>
 800d92c:	6823      	ldr	r3, [r4, #0]
 800d92e:	250a      	movs	r5, #10
 800d930:	1c5a      	adds	r2, r3, #1
 800d932:	6022      	str	r2, [r4, #0]
 800d934:	701d      	strb	r5, [r3, #0]
 800d936:	e7db      	b.n	800d8f0 <_puts_r+0x60>

0800d938 <puts>:
 800d938:	4b02      	ldr	r3, [pc, #8]	; (800d944 <puts+0xc>)
 800d93a:	4601      	mov	r1, r0
 800d93c:	6818      	ldr	r0, [r3, #0]
 800d93e:	f7ff bfa7 	b.w	800d890 <_puts_r>
 800d942:	bf00      	nop
 800d944:	20000090 	.word	0x20000090

0800d948 <__sread>:
 800d948:	b510      	push	{r4, lr}
 800d94a:	460c      	mov	r4, r1
 800d94c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d950:	f000 f914 	bl	800db7c <_read_r>
 800d954:	2800      	cmp	r0, #0
 800d956:	bfab      	itete	ge
 800d958:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d95a:	89a3      	ldrhlt	r3, [r4, #12]
 800d95c:	181b      	addge	r3, r3, r0
 800d95e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d962:	bfac      	ite	ge
 800d964:	6563      	strge	r3, [r4, #84]	; 0x54
 800d966:	81a3      	strhlt	r3, [r4, #12]
 800d968:	bd10      	pop	{r4, pc}

0800d96a <__swrite>:
 800d96a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d96e:	461f      	mov	r7, r3
 800d970:	898b      	ldrh	r3, [r1, #12]
 800d972:	05db      	lsls	r3, r3, #23
 800d974:	4605      	mov	r5, r0
 800d976:	460c      	mov	r4, r1
 800d978:	4616      	mov	r6, r2
 800d97a:	d505      	bpl.n	800d988 <__swrite+0x1e>
 800d97c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d980:	2302      	movs	r3, #2
 800d982:	2200      	movs	r2, #0
 800d984:	f000 f8e8 	bl	800db58 <_lseek_r>
 800d988:	89a3      	ldrh	r3, [r4, #12]
 800d98a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d98e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d992:	81a3      	strh	r3, [r4, #12]
 800d994:	4632      	mov	r2, r6
 800d996:	463b      	mov	r3, r7
 800d998:	4628      	mov	r0, r5
 800d99a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d99e:	f000 b8ff 	b.w	800dba0 <_write_r>

0800d9a2 <__sseek>:
 800d9a2:	b510      	push	{r4, lr}
 800d9a4:	460c      	mov	r4, r1
 800d9a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9aa:	f000 f8d5 	bl	800db58 <_lseek_r>
 800d9ae:	1c43      	adds	r3, r0, #1
 800d9b0:	89a3      	ldrh	r3, [r4, #12]
 800d9b2:	bf15      	itete	ne
 800d9b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800d9b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d9ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d9be:	81a3      	strheq	r3, [r4, #12]
 800d9c0:	bf18      	it	ne
 800d9c2:	81a3      	strhne	r3, [r4, #12]
 800d9c4:	bd10      	pop	{r4, pc}

0800d9c6 <__sclose>:
 800d9c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9ca:	f000 b8b5 	b.w	800db38 <_close_r>

0800d9ce <__swbuf_r>:
 800d9ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9d0:	460e      	mov	r6, r1
 800d9d2:	4614      	mov	r4, r2
 800d9d4:	4605      	mov	r5, r0
 800d9d6:	b118      	cbz	r0, 800d9e0 <__swbuf_r+0x12>
 800d9d8:	6a03      	ldr	r3, [r0, #32]
 800d9da:	b90b      	cbnz	r3, 800d9e0 <__swbuf_r+0x12>
 800d9dc:	f7ff ff08 	bl	800d7f0 <__sinit>
 800d9e0:	69a3      	ldr	r3, [r4, #24]
 800d9e2:	60a3      	str	r3, [r4, #8]
 800d9e4:	89a3      	ldrh	r3, [r4, #12]
 800d9e6:	071a      	lsls	r2, r3, #28
 800d9e8:	d525      	bpl.n	800da36 <__swbuf_r+0x68>
 800d9ea:	6923      	ldr	r3, [r4, #16]
 800d9ec:	b31b      	cbz	r3, 800da36 <__swbuf_r+0x68>
 800d9ee:	6823      	ldr	r3, [r4, #0]
 800d9f0:	6922      	ldr	r2, [r4, #16]
 800d9f2:	1a98      	subs	r0, r3, r2
 800d9f4:	6963      	ldr	r3, [r4, #20]
 800d9f6:	b2f6      	uxtb	r6, r6
 800d9f8:	4283      	cmp	r3, r0
 800d9fa:	4637      	mov	r7, r6
 800d9fc:	dc04      	bgt.n	800da08 <__swbuf_r+0x3a>
 800d9fe:	4621      	mov	r1, r4
 800da00:	4628      	mov	r0, r5
 800da02:	f000 fd6d 	bl	800e4e0 <_fflush_r>
 800da06:	b9e0      	cbnz	r0, 800da42 <__swbuf_r+0x74>
 800da08:	68a3      	ldr	r3, [r4, #8]
 800da0a:	3b01      	subs	r3, #1
 800da0c:	60a3      	str	r3, [r4, #8]
 800da0e:	6823      	ldr	r3, [r4, #0]
 800da10:	1c5a      	adds	r2, r3, #1
 800da12:	6022      	str	r2, [r4, #0]
 800da14:	701e      	strb	r6, [r3, #0]
 800da16:	6962      	ldr	r2, [r4, #20]
 800da18:	1c43      	adds	r3, r0, #1
 800da1a:	429a      	cmp	r2, r3
 800da1c:	d004      	beq.n	800da28 <__swbuf_r+0x5a>
 800da1e:	89a3      	ldrh	r3, [r4, #12]
 800da20:	07db      	lsls	r3, r3, #31
 800da22:	d506      	bpl.n	800da32 <__swbuf_r+0x64>
 800da24:	2e0a      	cmp	r6, #10
 800da26:	d104      	bne.n	800da32 <__swbuf_r+0x64>
 800da28:	4621      	mov	r1, r4
 800da2a:	4628      	mov	r0, r5
 800da2c:	f000 fd58 	bl	800e4e0 <_fflush_r>
 800da30:	b938      	cbnz	r0, 800da42 <__swbuf_r+0x74>
 800da32:	4638      	mov	r0, r7
 800da34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da36:	4621      	mov	r1, r4
 800da38:	4628      	mov	r0, r5
 800da3a:	f000 f805 	bl	800da48 <__swsetup_r>
 800da3e:	2800      	cmp	r0, #0
 800da40:	d0d5      	beq.n	800d9ee <__swbuf_r+0x20>
 800da42:	f04f 37ff 	mov.w	r7, #4294967295
 800da46:	e7f4      	b.n	800da32 <__swbuf_r+0x64>

0800da48 <__swsetup_r>:
 800da48:	b538      	push	{r3, r4, r5, lr}
 800da4a:	4b2a      	ldr	r3, [pc, #168]	; (800daf4 <__swsetup_r+0xac>)
 800da4c:	4605      	mov	r5, r0
 800da4e:	6818      	ldr	r0, [r3, #0]
 800da50:	460c      	mov	r4, r1
 800da52:	b118      	cbz	r0, 800da5c <__swsetup_r+0x14>
 800da54:	6a03      	ldr	r3, [r0, #32]
 800da56:	b90b      	cbnz	r3, 800da5c <__swsetup_r+0x14>
 800da58:	f7ff feca 	bl	800d7f0 <__sinit>
 800da5c:	89a3      	ldrh	r3, [r4, #12]
 800da5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da62:	0718      	lsls	r0, r3, #28
 800da64:	d422      	bmi.n	800daac <__swsetup_r+0x64>
 800da66:	06d9      	lsls	r1, r3, #27
 800da68:	d407      	bmi.n	800da7a <__swsetup_r+0x32>
 800da6a:	2309      	movs	r3, #9
 800da6c:	602b      	str	r3, [r5, #0]
 800da6e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800da72:	81a3      	strh	r3, [r4, #12]
 800da74:	f04f 30ff 	mov.w	r0, #4294967295
 800da78:	e034      	b.n	800dae4 <__swsetup_r+0x9c>
 800da7a:	0758      	lsls	r0, r3, #29
 800da7c:	d512      	bpl.n	800daa4 <__swsetup_r+0x5c>
 800da7e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da80:	b141      	cbz	r1, 800da94 <__swsetup_r+0x4c>
 800da82:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da86:	4299      	cmp	r1, r3
 800da88:	d002      	beq.n	800da90 <__swsetup_r+0x48>
 800da8a:	4628      	mov	r0, r5
 800da8c:	f000 f8d6 	bl	800dc3c <_free_r>
 800da90:	2300      	movs	r3, #0
 800da92:	6363      	str	r3, [r4, #52]	; 0x34
 800da94:	89a3      	ldrh	r3, [r4, #12]
 800da96:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800da9a:	81a3      	strh	r3, [r4, #12]
 800da9c:	2300      	movs	r3, #0
 800da9e:	6063      	str	r3, [r4, #4]
 800daa0:	6923      	ldr	r3, [r4, #16]
 800daa2:	6023      	str	r3, [r4, #0]
 800daa4:	89a3      	ldrh	r3, [r4, #12]
 800daa6:	f043 0308 	orr.w	r3, r3, #8
 800daaa:	81a3      	strh	r3, [r4, #12]
 800daac:	6923      	ldr	r3, [r4, #16]
 800daae:	b94b      	cbnz	r3, 800dac4 <__swsetup_r+0x7c>
 800dab0:	89a3      	ldrh	r3, [r4, #12]
 800dab2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dab6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800daba:	d003      	beq.n	800dac4 <__swsetup_r+0x7c>
 800dabc:	4621      	mov	r1, r4
 800dabe:	4628      	mov	r0, r5
 800dac0:	f000 fd5c 	bl	800e57c <__smakebuf_r>
 800dac4:	89a0      	ldrh	r0, [r4, #12]
 800dac6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800daca:	f010 0301 	ands.w	r3, r0, #1
 800dace:	d00a      	beq.n	800dae6 <__swsetup_r+0x9e>
 800dad0:	2300      	movs	r3, #0
 800dad2:	60a3      	str	r3, [r4, #8]
 800dad4:	6963      	ldr	r3, [r4, #20]
 800dad6:	425b      	negs	r3, r3
 800dad8:	61a3      	str	r3, [r4, #24]
 800dada:	6923      	ldr	r3, [r4, #16]
 800dadc:	b943      	cbnz	r3, 800daf0 <__swsetup_r+0xa8>
 800dade:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dae2:	d1c4      	bne.n	800da6e <__swsetup_r+0x26>
 800dae4:	bd38      	pop	{r3, r4, r5, pc}
 800dae6:	0781      	lsls	r1, r0, #30
 800dae8:	bf58      	it	pl
 800daea:	6963      	ldrpl	r3, [r4, #20]
 800daec:	60a3      	str	r3, [r4, #8]
 800daee:	e7f4      	b.n	800dada <__swsetup_r+0x92>
 800daf0:	2000      	movs	r0, #0
 800daf2:	e7f7      	b.n	800dae4 <__swsetup_r+0x9c>
 800daf4:	20000090 	.word	0x20000090

0800daf8 <memset>:
 800daf8:	4402      	add	r2, r0
 800dafa:	4603      	mov	r3, r0
 800dafc:	4293      	cmp	r3, r2
 800dafe:	d100      	bne.n	800db02 <memset+0xa>
 800db00:	4770      	bx	lr
 800db02:	f803 1b01 	strb.w	r1, [r3], #1
 800db06:	e7f9      	b.n	800dafc <memset+0x4>

0800db08 <strrchr>:
 800db08:	b513      	push	{r0, r1, r4, lr}
 800db0a:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
 800db0e:	4603      	mov	r3, r0
 800db10:	d110      	bne.n	800db34 <strrchr+0x2c>
 800db12:	b002      	add	sp, #8
 800db14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db18:	f000 bda0 	b.w	800e65c <strchr>
 800db1c:	1c43      	adds	r3, r0, #1
 800db1e:	4604      	mov	r4, r0
 800db20:	4618      	mov	r0, r3
 800db22:	9101      	str	r1, [sp, #4]
 800db24:	f000 fd9a 	bl	800e65c <strchr>
 800db28:	9901      	ldr	r1, [sp, #4]
 800db2a:	2800      	cmp	r0, #0
 800db2c:	d1f6      	bne.n	800db1c <strrchr+0x14>
 800db2e:	4620      	mov	r0, r4
 800db30:	b002      	add	sp, #8
 800db32:	bd10      	pop	{r4, pc}
 800db34:	2400      	movs	r4, #0
 800db36:	e7f3      	b.n	800db20 <strrchr+0x18>

0800db38 <_close_r>:
 800db38:	b538      	push	{r3, r4, r5, lr}
 800db3a:	4d06      	ldr	r5, [pc, #24]	; (800db54 <_close_r+0x1c>)
 800db3c:	2300      	movs	r3, #0
 800db3e:	4604      	mov	r4, r0
 800db40:	4608      	mov	r0, r1
 800db42:	602b      	str	r3, [r5, #0]
 800db44:	f7f5 fb53 	bl	80031ee <_close>
 800db48:	1c43      	adds	r3, r0, #1
 800db4a:	d102      	bne.n	800db52 <_close_r+0x1a>
 800db4c:	682b      	ldr	r3, [r5, #0]
 800db4e:	b103      	cbz	r3, 800db52 <_close_r+0x1a>
 800db50:	6023      	str	r3, [r4, #0]
 800db52:	bd38      	pop	{r3, r4, r5, pc}
 800db54:	20001a80 	.word	0x20001a80

0800db58 <_lseek_r>:
 800db58:	b538      	push	{r3, r4, r5, lr}
 800db5a:	4d07      	ldr	r5, [pc, #28]	; (800db78 <_lseek_r+0x20>)
 800db5c:	4604      	mov	r4, r0
 800db5e:	4608      	mov	r0, r1
 800db60:	4611      	mov	r1, r2
 800db62:	2200      	movs	r2, #0
 800db64:	602a      	str	r2, [r5, #0]
 800db66:	461a      	mov	r2, r3
 800db68:	f7f5 fb68 	bl	800323c <_lseek>
 800db6c:	1c43      	adds	r3, r0, #1
 800db6e:	d102      	bne.n	800db76 <_lseek_r+0x1e>
 800db70:	682b      	ldr	r3, [r5, #0]
 800db72:	b103      	cbz	r3, 800db76 <_lseek_r+0x1e>
 800db74:	6023      	str	r3, [r4, #0]
 800db76:	bd38      	pop	{r3, r4, r5, pc}
 800db78:	20001a80 	.word	0x20001a80

0800db7c <_read_r>:
 800db7c:	b538      	push	{r3, r4, r5, lr}
 800db7e:	4d07      	ldr	r5, [pc, #28]	; (800db9c <_read_r+0x20>)
 800db80:	4604      	mov	r4, r0
 800db82:	4608      	mov	r0, r1
 800db84:	4611      	mov	r1, r2
 800db86:	2200      	movs	r2, #0
 800db88:	602a      	str	r2, [r5, #0]
 800db8a:	461a      	mov	r2, r3
 800db8c:	f7f5 fb12 	bl	80031b4 <_read>
 800db90:	1c43      	adds	r3, r0, #1
 800db92:	d102      	bne.n	800db9a <_read_r+0x1e>
 800db94:	682b      	ldr	r3, [r5, #0]
 800db96:	b103      	cbz	r3, 800db9a <_read_r+0x1e>
 800db98:	6023      	str	r3, [r4, #0]
 800db9a:	bd38      	pop	{r3, r4, r5, pc}
 800db9c:	20001a80 	.word	0x20001a80

0800dba0 <_write_r>:
 800dba0:	b538      	push	{r3, r4, r5, lr}
 800dba2:	4d07      	ldr	r5, [pc, #28]	; (800dbc0 <_write_r+0x20>)
 800dba4:	4604      	mov	r4, r0
 800dba6:	4608      	mov	r0, r1
 800dba8:	4611      	mov	r1, r2
 800dbaa:	2200      	movs	r2, #0
 800dbac:	602a      	str	r2, [r5, #0]
 800dbae:	461a      	mov	r2, r3
 800dbb0:	f7fc ffda 	bl	800ab68 <_write>
 800dbb4:	1c43      	adds	r3, r0, #1
 800dbb6:	d102      	bne.n	800dbbe <_write_r+0x1e>
 800dbb8:	682b      	ldr	r3, [r5, #0]
 800dbba:	b103      	cbz	r3, 800dbbe <_write_r+0x1e>
 800dbbc:	6023      	str	r3, [r4, #0]
 800dbbe:	bd38      	pop	{r3, r4, r5, pc}
 800dbc0:	20001a80 	.word	0x20001a80

0800dbc4 <__errno>:
 800dbc4:	4b01      	ldr	r3, [pc, #4]	; (800dbcc <__errno+0x8>)
 800dbc6:	6818      	ldr	r0, [r3, #0]
 800dbc8:	4770      	bx	lr
 800dbca:	bf00      	nop
 800dbcc:	20000090 	.word	0x20000090

0800dbd0 <__libc_init_array>:
 800dbd0:	b570      	push	{r4, r5, r6, lr}
 800dbd2:	4d0d      	ldr	r5, [pc, #52]	; (800dc08 <__libc_init_array+0x38>)
 800dbd4:	4c0d      	ldr	r4, [pc, #52]	; (800dc0c <__libc_init_array+0x3c>)
 800dbd6:	1b64      	subs	r4, r4, r5
 800dbd8:	10a4      	asrs	r4, r4, #2
 800dbda:	2600      	movs	r6, #0
 800dbdc:	42a6      	cmp	r6, r4
 800dbde:	d109      	bne.n	800dbf4 <__libc_init_array+0x24>
 800dbe0:	4d0b      	ldr	r5, [pc, #44]	; (800dc10 <__libc_init_array+0x40>)
 800dbe2:	4c0c      	ldr	r4, [pc, #48]	; (800dc14 <__libc_init_array+0x44>)
 800dbe4:	f000 fd7a 	bl	800e6dc <_init>
 800dbe8:	1b64      	subs	r4, r4, r5
 800dbea:	10a4      	asrs	r4, r4, #2
 800dbec:	2600      	movs	r6, #0
 800dbee:	42a6      	cmp	r6, r4
 800dbf0:	d105      	bne.n	800dbfe <__libc_init_array+0x2e>
 800dbf2:	bd70      	pop	{r4, r5, r6, pc}
 800dbf4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dbf8:	4798      	blx	r3
 800dbfa:	3601      	adds	r6, #1
 800dbfc:	e7ee      	b.n	800dbdc <__libc_init_array+0xc>
 800dbfe:	f855 3b04 	ldr.w	r3, [r5], #4
 800dc02:	4798      	blx	r3
 800dc04:	3601      	adds	r6, #1
 800dc06:	e7f2      	b.n	800dbee <__libc_init_array+0x1e>
 800dc08:	0800fef8 	.word	0x0800fef8
 800dc0c:	0800fef8 	.word	0x0800fef8
 800dc10:	0800fef8 	.word	0x0800fef8
 800dc14:	0800fefc 	.word	0x0800fefc

0800dc18 <__retarget_lock_init_recursive>:
 800dc18:	4770      	bx	lr

0800dc1a <__retarget_lock_acquire_recursive>:
 800dc1a:	4770      	bx	lr

0800dc1c <__retarget_lock_release_recursive>:
 800dc1c:	4770      	bx	lr

0800dc1e <memcpy>:
 800dc1e:	440a      	add	r2, r1
 800dc20:	4291      	cmp	r1, r2
 800dc22:	f100 33ff 	add.w	r3, r0, #4294967295
 800dc26:	d100      	bne.n	800dc2a <memcpy+0xc>
 800dc28:	4770      	bx	lr
 800dc2a:	b510      	push	{r4, lr}
 800dc2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc30:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dc34:	4291      	cmp	r1, r2
 800dc36:	d1f9      	bne.n	800dc2c <memcpy+0xe>
 800dc38:	bd10      	pop	{r4, pc}
	...

0800dc3c <_free_r>:
 800dc3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dc3e:	2900      	cmp	r1, #0
 800dc40:	d044      	beq.n	800dccc <_free_r+0x90>
 800dc42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc46:	9001      	str	r0, [sp, #4]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	f1a1 0404 	sub.w	r4, r1, #4
 800dc4e:	bfb8      	it	lt
 800dc50:	18e4      	addlt	r4, r4, r3
 800dc52:	f000 f8df 	bl	800de14 <__malloc_lock>
 800dc56:	4a1e      	ldr	r2, [pc, #120]	; (800dcd0 <_free_r+0x94>)
 800dc58:	9801      	ldr	r0, [sp, #4]
 800dc5a:	6813      	ldr	r3, [r2, #0]
 800dc5c:	b933      	cbnz	r3, 800dc6c <_free_r+0x30>
 800dc5e:	6063      	str	r3, [r4, #4]
 800dc60:	6014      	str	r4, [r2, #0]
 800dc62:	b003      	add	sp, #12
 800dc64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dc68:	f000 b8da 	b.w	800de20 <__malloc_unlock>
 800dc6c:	42a3      	cmp	r3, r4
 800dc6e:	d908      	bls.n	800dc82 <_free_r+0x46>
 800dc70:	6825      	ldr	r5, [r4, #0]
 800dc72:	1961      	adds	r1, r4, r5
 800dc74:	428b      	cmp	r3, r1
 800dc76:	bf01      	itttt	eq
 800dc78:	6819      	ldreq	r1, [r3, #0]
 800dc7a:	685b      	ldreq	r3, [r3, #4]
 800dc7c:	1949      	addeq	r1, r1, r5
 800dc7e:	6021      	streq	r1, [r4, #0]
 800dc80:	e7ed      	b.n	800dc5e <_free_r+0x22>
 800dc82:	461a      	mov	r2, r3
 800dc84:	685b      	ldr	r3, [r3, #4]
 800dc86:	b10b      	cbz	r3, 800dc8c <_free_r+0x50>
 800dc88:	42a3      	cmp	r3, r4
 800dc8a:	d9fa      	bls.n	800dc82 <_free_r+0x46>
 800dc8c:	6811      	ldr	r1, [r2, #0]
 800dc8e:	1855      	adds	r5, r2, r1
 800dc90:	42a5      	cmp	r5, r4
 800dc92:	d10b      	bne.n	800dcac <_free_r+0x70>
 800dc94:	6824      	ldr	r4, [r4, #0]
 800dc96:	4421      	add	r1, r4
 800dc98:	1854      	adds	r4, r2, r1
 800dc9a:	42a3      	cmp	r3, r4
 800dc9c:	6011      	str	r1, [r2, #0]
 800dc9e:	d1e0      	bne.n	800dc62 <_free_r+0x26>
 800dca0:	681c      	ldr	r4, [r3, #0]
 800dca2:	685b      	ldr	r3, [r3, #4]
 800dca4:	6053      	str	r3, [r2, #4]
 800dca6:	440c      	add	r4, r1
 800dca8:	6014      	str	r4, [r2, #0]
 800dcaa:	e7da      	b.n	800dc62 <_free_r+0x26>
 800dcac:	d902      	bls.n	800dcb4 <_free_r+0x78>
 800dcae:	230c      	movs	r3, #12
 800dcb0:	6003      	str	r3, [r0, #0]
 800dcb2:	e7d6      	b.n	800dc62 <_free_r+0x26>
 800dcb4:	6825      	ldr	r5, [r4, #0]
 800dcb6:	1961      	adds	r1, r4, r5
 800dcb8:	428b      	cmp	r3, r1
 800dcba:	bf04      	itt	eq
 800dcbc:	6819      	ldreq	r1, [r3, #0]
 800dcbe:	685b      	ldreq	r3, [r3, #4]
 800dcc0:	6063      	str	r3, [r4, #4]
 800dcc2:	bf04      	itt	eq
 800dcc4:	1949      	addeq	r1, r1, r5
 800dcc6:	6021      	streq	r1, [r4, #0]
 800dcc8:	6054      	str	r4, [r2, #4]
 800dcca:	e7ca      	b.n	800dc62 <_free_r+0x26>
 800dccc:	b003      	add	sp, #12
 800dcce:	bd30      	pop	{r4, r5, pc}
 800dcd0:	20001a88 	.word	0x20001a88

0800dcd4 <sbrk_aligned>:
 800dcd4:	b570      	push	{r4, r5, r6, lr}
 800dcd6:	4e0e      	ldr	r6, [pc, #56]	; (800dd10 <sbrk_aligned+0x3c>)
 800dcd8:	460c      	mov	r4, r1
 800dcda:	6831      	ldr	r1, [r6, #0]
 800dcdc:	4605      	mov	r5, r0
 800dcde:	b911      	cbnz	r1, 800dce6 <sbrk_aligned+0x12>
 800dce0:	f000 fcec 	bl	800e6bc <_sbrk_r>
 800dce4:	6030      	str	r0, [r6, #0]
 800dce6:	4621      	mov	r1, r4
 800dce8:	4628      	mov	r0, r5
 800dcea:	f000 fce7 	bl	800e6bc <_sbrk_r>
 800dcee:	1c43      	adds	r3, r0, #1
 800dcf0:	d00a      	beq.n	800dd08 <sbrk_aligned+0x34>
 800dcf2:	1cc4      	adds	r4, r0, #3
 800dcf4:	f024 0403 	bic.w	r4, r4, #3
 800dcf8:	42a0      	cmp	r0, r4
 800dcfa:	d007      	beq.n	800dd0c <sbrk_aligned+0x38>
 800dcfc:	1a21      	subs	r1, r4, r0
 800dcfe:	4628      	mov	r0, r5
 800dd00:	f000 fcdc 	bl	800e6bc <_sbrk_r>
 800dd04:	3001      	adds	r0, #1
 800dd06:	d101      	bne.n	800dd0c <sbrk_aligned+0x38>
 800dd08:	f04f 34ff 	mov.w	r4, #4294967295
 800dd0c:	4620      	mov	r0, r4
 800dd0e:	bd70      	pop	{r4, r5, r6, pc}
 800dd10:	20001a8c 	.word	0x20001a8c

0800dd14 <_malloc_r>:
 800dd14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd18:	1ccd      	adds	r5, r1, #3
 800dd1a:	f025 0503 	bic.w	r5, r5, #3
 800dd1e:	3508      	adds	r5, #8
 800dd20:	2d0c      	cmp	r5, #12
 800dd22:	bf38      	it	cc
 800dd24:	250c      	movcc	r5, #12
 800dd26:	2d00      	cmp	r5, #0
 800dd28:	4607      	mov	r7, r0
 800dd2a:	db01      	blt.n	800dd30 <_malloc_r+0x1c>
 800dd2c:	42a9      	cmp	r1, r5
 800dd2e:	d905      	bls.n	800dd3c <_malloc_r+0x28>
 800dd30:	230c      	movs	r3, #12
 800dd32:	603b      	str	r3, [r7, #0]
 800dd34:	2600      	movs	r6, #0
 800dd36:	4630      	mov	r0, r6
 800dd38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd3c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800de10 <_malloc_r+0xfc>
 800dd40:	f000 f868 	bl	800de14 <__malloc_lock>
 800dd44:	f8d8 3000 	ldr.w	r3, [r8]
 800dd48:	461c      	mov	r4, r3
 800dd4a:	bb5c      	cbnz	r4, 800dda4 <_malloc_r+0x90>
 800dd4c:	4629      	mov	r1, r5
 800dd4e:	4638      	mov	r0, r7
 800dd50:	f7ff ffc0 	bl	800dcd4 <sbrk_aligned>
 800dd54:	1c43      	adds	r3, r0, #1
 800dd56:	4604      	mov	r4, r0
 800dd58:	d155      	bne.n	800de06 <_malloc_r+0xf2>
 800dd5a:	f8d8 4000 	ldr.w	r4, [r8]
 800dd5e:	4626      	mov	r6, r4
 800dd60:	2e00      	cmp	r6, #0
 800dd62:	d145      	bne.n	800ddf0 <_malloc_r+0xdc>
 800dd64:	2c00      	cmp	r4, #0
 800dd66:	d048      	beq.n	800ddfa <_malloc_r+0xe6>
 800dd68:	6823      	ldr	r3, [r4, #0]
 800dd6a:	4631      	mov	r1, r6
 800dd6c:	4638      	mov	r0, r7
 800dd6e:	eb04 0903 	add.w	r9, r4, r3
 800dd72:	f000 fca3 	bl	800e6bc <_sbrk_r>
 800dd76:	4581      	cmp	r9, r0
 800dd78:	d13f      	bne.n	800ddfa <_malloc_r+0xe6>
 800dd7a:	6821      	ldr	r1, [r4, #0]
 800dd7c:	1a6d      	subs	r5, r5, r1
 800dd7e:	4629      	mov	r1, r5
 800dd80:	4638      	mov	r0, r7
 800dd82:	f7ff ffa7 	bl	800dcd4 <sbrk_aligned>
 800dd86:	3001      	adds	r0, #1
 800dd88:	d037      	beq.n	800ddfa <_malloc_r+0xe6>
 800dd8a:	6823      	ldr	r3, [r4, #0]
 800dd8c:	442b      	add	r3, r5
 800dd8e:	6023      	str	r3, [r4, #0]
 800dd90:	f8d8 3000 	ldr.w	r3, [r8]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d038      	beq.n	800de0a <_malloc_r+0xf6>
 800dd98:	685a      	ldr	r2, [r3, #4]
 800dd9a:	42a2      	cmp	r2, r4
 800dd9c:	d12b      	bne.n	800ddf6 <_malloc_r+0xe2>
 800dd9e:	2200      	movs	r2, #0
 800dda0:	605a      	str	r2, [r3, #4]
 800dda2:	e00f      	b.n	800ddc4 <_malloc_r+0xb0>
 800dda4:	6822      	ldr	r2, [r4, #0]
 800dda6:	1b52      	subs	r2, r2, r5
 800dda8:	d41f      	bmi.n	800ddea <_malloc_r+0xd6>
 800ddaa:	2a0b      	cmp	r2, #11
 800ddac:	d917      	bls.n	800ddde <_malloc_r+0xca>
 800ddae:	1961      	adds	r1, r4, r5
 800ddb0:	42a3      	cmp	r3, r4
 800ddb2:	6025      	str	r5, [r4, #0]
 800ddb4:	bf18      	it	ne
 800ddb6:	6059      	strne	r1, [r3, #4]
 800ddb8:	6863      	ldr	r3, [r4, #4]
 800ddba:	bf08      	it	eq
 800ddbc:	f8c8 1000 	streq.w	r1, [r8]
 800ddc0:	5162      	str	r2, [r4, r5]
 800ddc2:	604b      	str	r3, [r1, #4]
 800ddc4:	4638      	mov	r0, r7
 800ddc6:	f104 060b 	add.w	r6, r4, #11
 800ddca:	f000 f829 	bl	800de20 <__malloc_unlock>
 800ddce:	f026 0607 	bic.w	r6, r6, #7
 800ddd2:	1d23      	adds	r3, r4, #4
 800ddd4:	1af2      	subs	r2, r6, r3
 800ddd6:	d0ae      	beq.n	800dd36 <_malloc_r+0x22>
 800ddd8:	1b9b      	subs	r3, r3, r6
 800ddda:	50a3      	str	r3, [r4, r2]
 800dddc:	e7ab      	b.n	800dd36 <_malloc_r+0x22>
 800ddde:	42a3      	cmp	r3, r4
 800dde0:	6862      	ldr	r2, [r4, #4]
 800dde2:	d1dd      	bne.n	800dda0 <_malloc_r+0x8c>
 800dde4:	f8c8 2000 	str.w	r2, [r8]
 800dde8:	e7ec      	b.n	800ddc4 <_malloc_r+0xb0>
 800ddea:	4623      	mov	r3, r4
 800ddec:	6864      	ldr	r4, [r4, #4]
 800ddee:	e7ac      	b.n	800dd4a <_malloc_r+0x36>
 800ddf0:	4634      	mov	r4, r6
 800ddf2:	6876      	ldr	r6, [r6, #4]
 800ddf4:	e7b4      	b.n	800dd60 <_malloc_r+0x4c>
 800ddf6:	4613      	mov	r3, r2
 800ddf8:	e7cc      	b.n	800dd94 <_malloc_r+0x80>
 800ddfa:	230c      	movs	r3, #12
 800ddfc:	603b      	str	r3, [r7, #0]
 800ddfe:	4638      	mov	r0, r7
 800de00:	f000 f80e 	bl	800de20 <__malloc_unlock>
 800de04:	e797      	b.n	800dd36 <_malloc_r+0x22>
 800de06:	6025      	str	r5, [r4, #0]
 800de08:	e7dc      	b.n	800ddc4 <_malloc_r+0xb0>
 800de0a:	605b      	str	r3, [r3, #4]
 800de0c:	deff      	udf	#255	; 0xff
 800de0e:	bf00      	nop
 800de10:	20001a88 	.word	0x20001a88

0800de14 <__malloc_lock>:
 800de14:	4801      	ldr	r0, [pc, #4]	; (800de1c <__malloc_lock+0x8>)
 800de16:	f7ff bf00 	b.w	800dc1a <__retarget_lock_acquire_recursive>
 800de1a:	bf00      	nop
 800de1c:	20001a84 	.word	0x20001a84

0800de20 <__malloc_unlock>:
 800de20:	4801      	ldr	r0, [pc, #4]	; (800de28 <__malloc_unlock+0x8>)
 800de22:	f7ff befb 	b.w	800dc1c <__retarget_lock_release_recursive>
 800de26:	bf00      	nop
 800de28:	20001a84 	.word	0x20001a84

0800de2c <__sfputc_r>:
 800de2c:	6893      	ldr	r3, [r2, #8]
 800de2e:	3b01      	subs	r3, #1
 800de30:	2b00      	cmp	r3, #0
 800de32:	b410      	push	{r4}
 800de34:	6093      	str	r3, [r2, #8]
 800de36:	da08      	bge.n	800de4a <__sfputc_r+0x1e>
 800de38:	6994      	ldr	r4, [r2, #24]
 800de3a:	42a3      	cmp	r3, r4
 800de3c:	db01      	blt.n	800de42 <__sfputc_r+0x16>
 800de3e:	290a      	cmp	r1, #10
 800de40:	d103      	bne.n	800de4a <__sfputc_r+0x1e>
 800de42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800de46:	f7ff bdc2 	b.w	800d9ce <__swbuf_r>
 800de4a:	6813      	ldr	r3, [r2, #0]
 800de4c:	1c58      	adds	r0, r3, #1
 800de4e:	6010      	str	r0, [r2, #0]
 800de50:	7019      	strb	r1, [r3, #0]
 800de52:	4608      	mov	r0, r1
 800de54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800de58:	4770      	bx	lr

0800de5a <__sfputs_r>:
 800de5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de5c:	4606      	mov	r6, r0
 800de5e:	460f      	mov	r7, r1
 800de60:	4614      	mov	r4, r2
 800de62:	18d5      	adds	r5, r2, r3
 800de64:	42ac      	cmp	r4, r5
 800de66:	d101      	bne.n	800de6c <__sfputs_r+0x12>
 800de68:	2000      	movs	r0, #0
 800de6a:	e007      	b.n	800de7c <__sfputs_r+0x22>
 800de6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de70:	463a      	mov	r2, r7
 800de72:	4630      	mov	r0, r6
 800de74:	f7ff ffda 	bl	800de2c <__sfputc_r>
 800de78:	1c43      	adds	r3, r0, #1
 800de7a:	d1f3      	bne.n	800de64 <__sfputs_r+0xa>
 800de7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800de80 <_vfiprintf_r>:
 800de80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de84:	460d      	mov	r5, r1
 800de86:	b09d      	sub	sp, #116	; 0x74
 800de88:	4614      	mov	r4, r2
 800de8a:	4698      	mov	r8, r3
 800de8c:	4606      	mov	r6, r0
 800de8e:	b118      	cbz	r0, 800de98 <_vfiprintf_r+0x18>
 800de90:	6a03      	ldr	r3, [r0, #32]
 800de92:	b90b      	cbnz	r3, 800de98 <_vfiprintf_r+0x18>
 800de94:	f7ff fcac 	bl	800d7f0 <__sinit>
 800de98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800de9a:	07d9      	lsls	r1, r3, #31
 800de9c:	d405      	bmi.n	800deaa <_vfiprintf_r+0x2a>
 800de9e:	89ab      	ldrh	r3, [r5, #12]
 800dea0:	059a      	lsls	r2, r3, #22
 800dea2:	d402      	bmi.n	800deaa <_vfiprintf_r+0x2a>
 800dea4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dea6:	f7ff feb8 	bl	800dc1a <__retarget_lock_acquire_recursive>
 800deaa:	89ab      	ldrh	r3, [r5, #12]
 800deac:	071b      	lsls	r3, r3, #28
 800deae:	d501      	bpl.n	800deb4 <_vfiprintf_r+0x34>
 800deb0:	692b      	ldr	r3, [r5, #16]
 800deb2:	b99b      	cbnz	r3, 800dedc <_vfiprintf_r+0x5c>
 800deb4:	4629      	mov	r1, r5
 800deb6:	4630      	mov	r0, r6
 800deb8:	f7ff fdc6 	bl	800da48 <__swsetup_r>
 800debc:	b170      	cbz	r0, 800dedc <_vfiprintf_r+0x5c>
 800debe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dec0:	07dc      	lsls	r4, r3, #31
 800dec2:	d504      	bpl.n	800dece <_vfiprintf_r+0x4e>
 800dec4:	f04f 30ff 	mov.w	r0, #4294967295
 800dec8:	b01d      	add	sp, #116	; 0x74
 800deca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dece:	89ab      	ldrh	r3, [r5, #12]
 800ded0:	0598      	lsls	r0, r3, #22
 800ded2:	d4f7      	bmi.n	800dec4 <_vfiprintf_r+0x44>
 800ded4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ded6:	f7ff fea1 	bl	800dc1c <__retarget_lock_release_recursive>
 800deda:	e7f3      	b.n	800dec4 <_vfiprintf_r+0x44>
 800dedc:	2300      	movs	r3, #0
 800dede:	9309      	str	r3, [sp, #36]	; 0x24
 800dee0:	2320      	movs	r3, #32
 800dee2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dee6:	f8cd 800c 	str.w	r8, [sp, #12]
 800deea:	2330      	movs	r3, #48	; 0x30
 800deec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e0a0 <_vfiprintf_r+0x220>
 800def0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800def4:	f04f 0901 	mov.w	r9, #1
 800def8:	4623      	mov	r3, r4
 800defa:	469a      	mov	sl, r3
 800defc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df00:	b10a      	cbz	r2, 800df06 <_vfiprintf_r+0x86>
 800df02:	2a25      	cmp	r2, #37	; 0x25
 800df04:	d1f9      	bne.n	800defa <_vfiprintf_r+0x7a>
 800df06:	ebba 0b04 	subs.w	fp, sl, r4
 800df0a:	d00b      	beq.n	800df24 <_vfiprintf_r+0xa4>
 800df0c:	465b      	mov	r3, fp
 800df0e:	4622      	mov	r2, r4
 800df10:	4629      	mov	r1, r5
 800df12:	4630      	mov	r0, r6
 800df14:	f7ff ffa1 	bl	800de5a <__sfputs_r>
 800df18:	3001      	adds	r0, #1
 800df1a:	f000 80a9 	beq.w	800e070 <_vfiprintf_r+0x1f0>
 800df1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df20:	445a      	add	r2, fp
 800df22:	9209      	str	r2, [sp, #36]	; 0x24
 800df24:	f89a 3000 	ldrb.w	r3, [sl]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	f000 80a1 	beq.w	800e070 <_vfiprintf_r+0x1f0>
 800df2e:	2300      	movs	r3, #0
 800df30:	f04f 32ff 	mov.w	r2, #4294967295
 800df34:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df38:	f10a 0a01 	add.w	sl, sl, #1
 800df3c:	9304      	str	r3, [sp, #16]
 800df3e:	9307      	str	r3, [sp, #28]
 800df40:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800df44:	931a      	str	r3, [sp, #104]	; 0x68
 800df46:	4654      	mov	r4, sl
 800df48:	2205      	movs	r2, #5
 800df4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df4e:	4854      	ldr	r0, [pc, #336]	; (800e0a0 <_vfiprintf_r+0x220>)
 800df50:	f7f2 f91e 	bl	8000190 <memchr>
 800df54:	9a04      	ldr	r2, [sp, #16]
 800df56:	b9d8      	cbnz	r0, 800df90 <_vfiprintf_r+0x110>
 800df58:	06d1      	lsls	r1, r2, #27
 800df5a:	bf44      	itt	mi
 800df5c:	2320      	movmi	r3, #32
 800df5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df62:	0713      	lsls	r3, r2, #28
 800df64:	bf44      	itt	mi
 800df66:	232b      	movmi	r3, #43	; 0x2b
 800df68:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df6c:	f89a 3000 	ldrb.w	r3, [sl]
 800df70:	2b2a      	cmp	r3, #42	; 0x2a
 800df72:	d015      	beq.n	800dfa0 <_vfiprintf_r+0x120>
 800df74:	9a07      	ldr	r2, [sp, #28]
 800df76:	4654      	mov	r4, sl
 800df78:	2000      	movs	r0, #0
 800df7a:	f04f 0c0a 	mov.w	ip, #10
 800df7e:	4621      	mov	r1, r4
 800df80:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df84:	3b30      	subs	r3, #48	; 0x30
 800df86:	2b09      	cmp	r3, #9
 800df88:	d94d      	bls.n	800e026 <_vfiprintf_r+0x1a6>
 800df8a:	b1b0      	cbz	r0, 800dfba <_vfiprintf_r+0x13a>
 800df8c:	9207      	str	r2, [sp, #28]
 800df8e:	e014      	b.n	800dfba <_vfiprintf_r+0x13a>
 800df90:	eba0 0308 	sub.w	r3, r0, r8
 800df94:	fa09 f303 	lsl.w	r3, r9, r3
 800df98:	4313      	orrs	r3, r2
 800df9a:	9304      	str	r3, [sp, #16]
 800df9c:	46a2      	mov	sl, r4
 800df9e:	e7d2      	b.n	800df46 <_vfiprintf_r+0xc6>
 800dfa0:	9b03      	ldr	r3, [sp, #12]
 800dfa2:	1d19      	adds	r1, r3, #4
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	9103      	str	r1, [sp, #12]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	bfbb      	ittet	lt
 800dfac:	425b      	neglt	r3, r3
 800dfae:	f042 0202 	orrlt.w	r2, r2, #2
 800dfb2:	9307      	strge	r3, [sp, #28]
 800dfb4:	9307      	strlt	r3, [sp, #28]
 800dfb6:	bfb8      	it	lt
 800dfb8:	9204      	strlt	r2, [sp, #16]
 800dfba:	7823      	ldrb	r3, [r4, #0]
 800dfbc:	2b2e      	cmp	r3, #46	; 0x2e
 800dfbe:	d10c      	bne.n	800dfda <_vfiprintf_r+0x15a>
 800dfc0:	7863      	ldrb	r3, [r4, #1]
 800dfc2:	2b2a      	cmp	r3, #42	; 0x2a
 800dfc4:	d134      	bne.n	800e030 <_vfiprintf_r+0x1b0>
 800dfc6:	9b03      	ldr	r3, [sp, #12]
 800dfc8:	1d1a      	adds	r2, r3, #4
 800dfca:	681b      	ldr	r3, [r3, #0]
 800dfcc:	9203      	str	r2, [sp, #12]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	bfb8      	it	lt
 800dfd2:	f04f 33ff 	movlt.w	r3, #4294967295
 800dfd6:	3402      	adds	r4, #2
 800dfd8:	9305      	str	r3, [sp, #20]
 800dfda:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e0b0 <_vfiprintf_r+0x230>
 800dfde:	7821      	ldrb	r1, [r4, #0]
 800dfe0:	2203      	movs	r2, #3
 800dfe2:	4650      	mov	r0, sl
 800dfe4:	f7f2 f8d4 	bl	8000190 <memchr>
 800dfe8:	b138      	cbz	r0, 800dffa <_vfiprintf_r+0x17a>
 800dfea:	9b04      	ldr	r3, [sp, #16]
 800dfec:	eba0 000a 	sub.w	r0, r0, sl
 800dff0:	2240      	movs	r2, #64	; 0x40
 800dff2:	4082      	lsls	r2, r0
 800dff4:	4313      	orrs	r3, r2
 800dff6:	3401      	adds	r4, #1
 800dff8:	9304      	str	r3, [sp, #16]
 800dffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dffe:	4829      	ldr	r0, [pc, #164]	; (800e0a4 <_vfiprintf_r+0x224>)
 800e000:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e004:	2206      	movs	r2, #6
 800e006:	f7f2 f8c3 	bl	8000190 <memchr>
 800e00a:	2800      	cmp	r0, #0
 800e00c:	d03f      	beq.n	800e08e <_vfiprintf_r+0x20e>
 800e00e:	4b26      	ldr	r3, [pc, #152]	; (800e0a8 <_vfiprintf_r+0x228>)
 800e010:	bb1b      	cbnz	r3, 800e05a <_vfiprintf_r+0x1da>
 800e012:	9b03      	ldr	r3, [sp, #12]
 800e014:	3307      	adds	r3, #7
 800e016:	f023 0307 	bic.w	r3, r3, #7
 800e01a:	3308      	adds	r3, #8
 800e01c:	9303      	str	r3, [sp, #12]
 800e01e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e020:	443b      	add	r3, r7
 800e022:	9309      	str	r3, [sp, #36]	; 0x24
 800e024:	e768      	b.n	800def8 <_vfiprintf_r+0x78>
 800e026:	fb0c 3202 	mla	r2, ip, r2, r3
 800e02a:	460c      	mov	r4, r1
 800e02c:	2001      	movs	r0, #1
 800e02e:	e7a6      	b.n	800df7e <_vfiprintf_r+0xfe>
 800e030:	2300      	movs	r3, #0
 800e032:	3401      	adds	r4, #1
 800e034:	9305      	str	r3, [sp, #20]
 800e036:	4619      	mov	r1, r3
 800e038:	f04f 0c0a 	mov.w	ip, #10
 800e03c:	4620      	mov	r0, r4
 800e03e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e042:	3a30      	subs	r2, #48	; 0x30
 800e044:	2a09      	cmp	r2, #9
 800e046:	d903      	bls.n	800e050 <_vfiprintf_r+0x1d0>
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d0c6      	beq.n	800dfda <_vfiprintf_r+0x15a>
 800e04c:	9105      	str	r1, [sp, #20]
 800e04e:	e7c4      	b.n	800dfda <_vfiprintf_r+0x15a>
 800e050:	fb0c 2101 	mla	r1, ip, r1, r2
 800e054:	4604      	mov	r4, r0
 800e056:	2301      	movs	r3, #1
 800e058:	e7f0      	b.n	800e03c <_vfiprintf_r+0x1bc>
 800e05a:	ab03      	add	r3, sp, #12
 800e05c:	9300      	str	r3, [sp, #0]
 800e05e:	462a      	mov	r2, r5
 800e060:	4b12      	ldr	r3, [pc, #72]	; (800e0ac <_vfiprintf_r+0x22c>)
 800e062:	a904      	add	r1, sp, #16
 800e064:	4630      	mov	r0, r6
 800e066:	f3af 8000 	nop.w
 800e06a:	4607      	mov	r7, r0
 800e06c:	1c78      	adds	r0, r7, #1
 800e06e:	d1d6      	bne.n	800e01e <_vfiprintf_r+0x19e>
 800e070:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e072:	07d9      	lsls	r1, r3, #31
 800e074:	d405      	bmi.n	800e082 <_vfiprintf_r+0x202>
 800e076:	89ab      	ldrh	r3, [r5, #12]
 800e078:	059a      	lsls	r2, r3, #22
 800e07a:	d402      	bmi.n	800e082 <_vfiprintf_r+0x202>
 800e07c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e07e:	f7ff fdcd 	bl	800dc1c <__retarget_lock_release_recursive>
 800e082:	89ab      	ldrh	r3, [r5, #12]
 800e084:	065b      	lsls	r3, r3, #25
 800e086:	f53f af1d 	bmi.w	800dec4 <_vfiprintf_r+0x44>
 800e08a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e08c:	e71c      	b.n	800dec8 <_vfiprintf_r+0x48>
 800e08e:	ab03      	add	r3, sp, #12
 800e090:	9300      	str	r3, [sp, #0]
 800e092:	462a      	mov	r2, r5
 800e094:	4b05      	ldr	r3, [pc, #20]	; (800e0ac <_vfiprintf_r+0x22c>)
 800e096:	a904      	add	r1, sp, #16
 800e098:	4630      	mov	r0, r6
 800e09a:	f000 f879 	bl	800e190 <_printf_i>
 800e09e:	e7e4      	b.n	800e06a <_vfiprintf_r+0x1ea>
 800e0a0:	0800febc 	.word	0x0800febc
 800e0a4:	0800fec6 	.word	0x0800fec6
 800e0a8:	00000000 	.word	0x00000000
 800e0ac:	0800de5b 	.word	0x0800de5b
 800e0b0:	0800fec2 	.word	0x0800fec2

0800e0b4 <_printf_common>:
 800e0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0b8:	4616      	mov	r6, r2
 800e0ba:	4699      	mov	r9, r3
 800e0bc:	688a      	ldr	r2, [r1, #8]
 800e0be:	690b      	ldr	r3, [r1, #16]
 800e0c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e0c4:	4293      	cmp	r3, r2
 800e0c6:	bfb8      	it	lt
 800e0c8:	4613      	movlt	r3, r2
 800e0ca:	6033      	str	r3, [r6, #0]
 800e0cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e0d0:	4607      	mov	r7, r0
 800e0d2:	460c      	mov	r4, r1
 800e0d4:	b10a      	cbz	r2, 800e0da <_printf_common+0x26>
 800e0d6:	3301      	adds	r3, #1
 800e0d8:	6033      	str	r3, [r6, #0]
 800e0da:	6823      	ldr	r3, [r4, #0]
 800e0dc:	0699      	lsls	r1, r3, #26
 800e0de:	bf42      	ittt	mi
 800e0e0:	6833      	ldrmi	r3, [r6, #0]
 800e0e2:	3302      	addmi	r3, #2
 800e0e4:	6033      	strmi	r3, [r6, #0]
 800e0e6:	6825      	ldr	r5, [r4, #0]
 800e0e8:	f015 0506 	ands.w	r5, r5, #6
 800e0ec:	d106      	bne.n	800e0fc <_printf_common+0x48>
 800e0ee:	f104 0a19 	add.w	sl, r4, #25
 800e0f2:	68e3      	ldr	r3, [r4, #12]
 800e0f4:	6832      	ldr	r2, [r6, #0]
 800e0f6:	1a9b      	subs	r3, r3, r2
 800e0f8:	42ab      	cmp	r3, r5
 800e0fa:	dc26      	bgt.n	800e14a <_printf_common+0x96>
 800e0fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e100:	1e13      	subs	r3, r2, #0
 800e102:	6822      	ldr	r2, [r4, #0]
 800e104:	bf18      	it	ne
 800e106:	2301      	movne	r3, #1
 800e108:	0692      	lsls	r2, r2, #26
 800e10a:	d42b      	bmi.n	800e164 <_printf_common+0xb0>
 800e10c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e110:	4649      	mov	r1, r9
 800e112:	4638      	mov	r0, r7
 800e114:	47c0      	blx	r8
 800e116:	3001      	adds	r0, #1
 800e118:	d01e      	beq.n	800e158 <_printf_common+0xa4>
 800e11a:	6823      	ldr	r3, [r4, #0]
 800e11c:	6922      	ldr	r2, [r4, #16]
 800e11e:	f003 0306 	and.w	r3, r3, #6
 800e122:	2b04      	cmp	r3, #4
 800e124:	bf02      	ittt	eq
 800e126:	68e5      	ldreq	r5, [r4, #12]
 800e128:	6833      	ldreq	r3, [r6, #0]
 800e12a:	1aed      	subeq	r5, r5, r3
 800e12c:	68a3      	ldr	r3, [r4, #8]
 800e12e:	bf0c      	ite	eq
 800e130:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e134:	2500      	movne	r5, #0
 800e136:	4293      	cmp	r3, r2
 800e138:	bfc4      	itt	gt
 800e13a:	1a9b      	subgt	r3, r3, r2
 800e13c:	18ed      	addgt	r5, r5, r3
 800e13e:	2600      	movs	r6, #0
 800e140:	341a      	adds	r4, #26
 800e142:	42b5      	cmp	r5, r6
 800e144:	d11a      	bne.n	800e17c <_printf_common+0xc8>
 800e146:	2000      	movs	r0, #0
 800e148:	e008      	b.n	800e15c <_printf_common+0xa8>
 800e14a:	2301      	movs	r3, #1
 800e14c:	4652      	mov	r2, sl
 800e14e:	4649      	mov	r1, r9
 800e150:	4638      	mov	r0, r7
 800e152:	47c0      	blx	r8
 800e154:	3001      	adds	r0, #1
 800e156:	d103      	bne.n	800e160 <_printf_common+0xac>
 800e158:	f04f 30ff 	mov.w	r0, #4294967295
 800e15c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e160:	3501      	adds	r5, #1
 800e162:	e7c6      	b.n	800e0f2 <_printf_common+0x3e>
 800e164:	18e1      	adds	r1, r4, r3
 800e166:	1c5a      	adds	r2, r3, #1
 800e168:	2030      	movs	r0, #48	; 0x30
 800e16a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e16e:	4422      	add	r2, r4
 800e170:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e174:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e178:	3302      	adds	r3, #2
 800e17a:	e7c7      	b.n	800e10c <_printf_common+0x58>
 800e17c:	2301      	movs	r3, #1
 800e17e:	4622      	mov	r2, r4
 800e180:	4649      	mov	r1, r9
 800e182:	4638      	mov	r0, r7
 800e184:	47c0      	blx	r8
 800e186:	3001      	adds	r0, #1
 800e188:	d0e6      	beq.n	800e158 <_printf_common+0xa4>
 800e18a:	3601      	adds	r6, #1
 800e18c:	e7d9      	b.n	800e142 <_printf_common+0x8e>
	...

0800e190 <_printf_i>:
 800e190:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e194:	7e0f      	ldrb	r7, [r1, #24]
 800e196:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e198:	2f78      	cmp	r7, #120	; 0x78
 800e19a:	4691      	mov	r9, r2
 800e19c:	4680      	mov	r8, r0
 800e19e:	460c      	mov	r4, r1
 800e1a0:	469a      	mov	sl, r3
 800e1a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e1a6:	d807      	bhi.n	800e1b8 <_printf_i+0x28>
 800e1a8:	2f62      	cmp	r7, #98	; 0x62
 800e1aa:	d80a      	bhi.n	800e1c2 <_printf_i+0x32>
 800e1ac:	2f00      	cmp	r7, #0
 800e1ae:	f000 80d4 	beq.w	800e35a <_printf_i+0x1ca>
 800e1b2:	2f58      	cmp	r7, #88	; 0x58
 800e1b4:	f000 80c0 	beq.w	800e338 <_printf_i+0x1a8>
 800e1b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e1bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e1c0:	e03a      	b.n	800e238 <_printf_i+0xa8>
 800e1c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e1c6:	2b15      	cmp	r3, #21
 800e1c8:	d8f6      	bhi.n	800e1b8 <_printf_i+0x28>
 800e1ca:	a101      	add	r1, pc, #4	; (adr r1, 800e1d0 <_printf_i+0x40>)
 800e1cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e1d0:	0800e229 	.word	0x0800e229
 800e1d4:	0800e23d 	.word	0x0800e23d
 800e1d8:	0800e1b9 	.word	0x0800e1b9
 800e1dc:	0800e1b9 	.word	0x0800e1b9
 800e1e0:	0800e1b9 	.word	0x0800e1b9
 800e1e4:	0800e1b9 	.word	0x0800e1b9
 800e1e8:	0800e23d 	.word	0x0800e23d
 800e1ec:	0800e1b9 	.word	0x0800e1b9
 800e1f0:	0800e1b9 	.word	0x0800e1b9
 800e1f4:	0800e1b9 	.word	0x0800e1b9
 800e1f8:	0800e1b9 	.word	0x0800e1b9
 800e1fc:	0800e341 	.word	0x0800e341
 800e200:	0800e269 	.word	0x0800e269
 800e204:	0800e2fb 	.word	0x0800e2fb
 800e208:	0800e1b9 	.word	0x0800e1b9
 800e20c:	0800e1b9 	.word	0x0800e1b9
 800e210:	0800e363 	.word	0x0800e363
 800e214:	0800e1b9 	.word	0x0800e1b9
 800e218:	0800e269 	.word	0x0800e269
 800e21c:	0800e1b9 	.word	0x0800e1b9
 800e220:	0800e1b9 	.word	0x0800e1b9
 800e224:	0800e303 	.word	0x0800e303
 800e228:	682b      	ldr	r3, [r5, #0]
 800e22a:	1d1a      	adds	r2, r3, #4
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	602a      	str	r2, [r5, #0]
 800e230:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e234:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e238:	2301      	movs	r3, #1
 800e23a:	e09f      	b.n	800e37c <_printf_i+0x1ec>
 800e23c:	6820      	ldr	r0, [r4, #0]
 800e23e:	682b      	ldr	r3, [r5, #0]
 800e240:	0607      	lsls	r7, r0, #24
 800e242:	f103 0104 	add.w	r1, r3, #4
 800e246:	6029      	str	r1, [r5, #0]
 800e248:	d501      	bpl.n	800e24e <_printf_i+0xbe>
 800e24a:	681e      	ldr	r6, [r3, #0]
 800e24c:	e003      	b.n	800e256 <_printf_i+0xc6>
 800e24e:	0646      	lsls	r6, r0, #25
 800e250:	d5fb      	bpl.n	800e24a <_printf_i+0xba>
 800e252:	f9b3 6000 	ldrsh.w	r6, [r3]
 800e256:	2e00      	cmp	r6, #0
 800e258:	da03      	bge.n	800e262 <_printf_i+0xd2>
 800e25a:	232d      	movs	r3, #45	; 0x2d
 800e25c:	4276      	negs	r6, r6
 800e25e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e262:	485a      	ldr	r0, [pc, #360]	; (800e3cc <_printf_i+0x23c>)
 800e264:	230a      	movs	r3, #10
 800e266:	e012      	b.n	800e28e <_printf_i+0xfe>
 800e268:	682b      	ldr	r3, [r5, #0]
 800e26a:	6820      	ldr	r0, [r4, #0]
 800e26c:	1d19      	adds	r1, r3, #4
 800e26e:	6029      	str	r1, [r5, #0]
 800e270:	0605      	lsls	r5, r0, #24
 800e272:	d501      	bpl.n	800e278 <_printf_i+0xe8>
 800e274:	681e      	ldr	r6, [r3, #0]
 800e276:	e002      	b.n	800e27e <_printf_i+0xee>
 800e278:	0641      	lsls	r1, r0, #25
 800e27a:	d5fb      	bpl.n	800e274 <_printf_i+0xe4>
 800e27c:	881e      	ldrh	r6, [r3, #0]
 800e27e:	4853      	ldr	r0, [pc, #332]	; (800e3cc <_printf_i+0x23c>)
 800e280:	2f6f      	cmp	r7, #111	; 0x6f
 800e282:	bf0c      	ite	eq
 800e284:	2308      	moveq	r3, #8
 800e286:	230a      	movne	r3, #10
 800e288:	2100      	movs	r1, #0
 800e28a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e28e:	6865      	ldr	r5, [r4, #4]
 800e290:	60a5      	str	r5, [r4, #8]
 800e292:	2d00      	cmp	r5, #0
 800e294:	bfa2      	ittt	ge
 800e296:	6821      	ldrge	r1, [r4, #0]
 800e298:	f021 0104 	bicge.w	r1, r1, #4
 800e29c:	6021      	strge	r1, [r4, #0]
 800e29e:	b90e      	cbnz	r6, 800e2a4 <_printf_i+0x114>
 800e2a0:	2d00      	cmp	r5, #0
 800e2a2:	d04b      	beq.n	800e33c <_printf_i+0x1ac>
 800e2a4:	4615      	mov	r5, r2
 800e2a6:	fbb6 f1f3 	udiv	r1, r6, r3
 800e2aa:	fb03 6711 	mls	r7, r3, r1, r6
 800e2ae:	5dc7      	ldrb	r7, [r0, r7]
 800e2b0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e2b4:	4637      	mov	r7, r6
 800e2b6:	42bb      	cmp	r3, r7
 800e2b8:	460e      	mov	r6, r1
 800e2ba:	d9f4      	bls.n	800e2a6 <_printf_i+0x116>
 800e2bc:	2b08      	cmp	r3, #8
 800e2be:	d10b      	bne.n	800e2d8 <_printf_i+0x148>
 800e2c0:	6823      	ldr	r3, [r4, #0]
 800e2c2:	07de      	lsls	r6, r3, #31
 800e2c4:	d508      	bpl.n	800e2d8 <_printf_i+0x148>
 800e2c6:	6923      	ldr	r3, [r4, #16]
 800e2c8:	6861      	ldr	r1, [r4, #4]
 800e2ca:	4299      	cmp	r1, r3
 800e2cc:	bfde      	ittt	le
 800e2ce:	2330      	movle	r3, #48	; 0x30
 800e2d0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e2d4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e2d8:	1b52      	subs	r2, r2, r5
 800e2da:	6122      	str	r2, [r4, #16]
 800e2dc:	f8cd a000 	str.w	sl, [sp]
 800e2e0:	464b      	mov	r3, r9
 800e2e2:	aa03      	add	r2, sp, #12
 800e2e4:	4621      	mov	r1, r4
 800e2e6:	4640      	mov	r0, r8
 800e2e8:	f7ff fee4 	bl	800e0b4 <_printf_common>
 800e2ec:	3001      	adds	r0, #1
 800e2ee:	d14a      	bne.n	800e386 <_printf_i+0x1f6>
 800e2f0:	f04f 30ff 	mov.w	r0, #4294967295
 800e2f4:	b004      	add	sp, #16
 800e2f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2fa:	6823      	ldr	r3, [r4, #0]
 800e2fc:	f043 0320 	orr.w	r3, r3, #32
 800e300:	6023      	str	r3, [r4, #0]
 800e302:	4833      	ldr	r0, [pc, #204]	; (800e3d0 <_printf_i+0x240>)
 800e304:	2778      	movs	r7, #120	; 0x78
 800e306:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e30a:	6823      	ldr	r3, [r4, #0]
 800e30c:	6829      	ldr	r1, [r5, #0]
 800e30e:	061f      	lsls	r7, r3, #24
 800e310:	f851 6b04 	ldr.w	r6, [r1], #4
 800e314:	d402      	bmi.n	800e31c <_printf_i+0x18c>
 800e316:	065f      	lsls	r7, r3, #25
 800e318:	bf48      	it	mi
 800e31a:	b2b6      	uxthmi	r6, r6
 800e31c:	07df      	lsls	r7, r3, #31
 800e31e:	bf48      	it	mi
 800e320:	f043 0320 	orrmi.w	r3, r3, #32
 800e324:	6029      	str	r1, [r5, #0]
 800e326:	bf48      	it	mi
 800e328:	6023      	strmi	r3, [r4, #0]
 800e32a:	b91e      	cbnz	r6, 800e334 <_printf_i+0x1a4>
 800e32c:	6823      	ldr	r3, [r4, #0]
 800e32e:	f023 0320 	bic.w	r3, r3, #32
 800e332:	6023      	str	r3, [r4, #0]
 800e334:	2310      	movs	r3, #16
 800e336:	e7a7      	b.n	800e288 <_printf_i+0xf8>
 800e338:	4824      	ldr	r0, [pc, #144]	; (800e3cc <_printf_i+0x23c>)
 800e33a:	e7e4      	b.n	800e306 <_printf_i+0x176>
 800e33c:	4615      	mov	r5, r2
 800e33e:	e7bd      	b.n	800e2bc <_printf_i+0x12c>
 800e340:	682b      	ldr	r3, [r5, #0]
 800e342:	6826      	ldr	r6, [r4, #0]
 800e344:	6961      	ldr	r1, [r4, #20]
 800e346:	1d18      	adds	r0, r3, #4
 800e348:	6028      	str	r0, [r5, #0]
 800e34a:	0635      	lsls	r5, r6, #24
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	d501      	bpl.n	800e354 <_printf_i+0x1c4>
 800e350:	6019      	str	r1, [r3, #0]
 800e352:	e002      	b.n	800e35a <_printf_i+0x1ca>
 800e354:	0670      	lsls	r0, r6, #25
 800e356:	d5fb      	bpl.n	800e350 <_printf_i+0x1c0>
 800e358:	8019      	strh	r1, [r3, #0]
 800e35a:	2300      	movs	r3, #0
 800e35c:	6123      	str	r3, [r4, #16]
 800e35e:	4615      	mov	r5, r2
 800e360:	e7bc      	b.n	800e2dc <_printf_i+0x14c>
 800e362:	682b      	ldr	r3, [r5, #0]
 800e364:	1d1a      	adds	r2, r3, #4
 800e366:	602a      	str	r2, [r5, #0]
 800e368:	681d      	ldr	r5, [r3, #0]
 800e36a:	6862      	ldr	r2, [r4, #4]
 800e36c:	2100      	movs	r1, #0
 800e36e:	4628      	mov	r0, r5
 800e370:	f7f1 ff0e 	bl	8000190 <memchr>
 800e374:	b108      	cbz	r0, 800e37a <_printf_i+0x1ea>
 800e376:	1b40      	subs	r0, r0, r5
 800e378:	6060      	str	r0, [r4, #4]
 800e37a:	6863      	ldr	r3, [r4, #4]
 800e37c:	6123      	str	r3, [r4, #16]
 800e37e:	2300      	movs	r3, #0
 800e380:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e384:	e7aa      	b.n	800e2dc <_printf_i+0x14c>
 800e386:	6923      	ldr	r3, [r4, #16]
 800e388:	462a      	mov	r2, r5
 800e38a:	4649      	mov	r1, r9
 800e38c:	4640      	mov	r0, r8
 800e38e:	47d0      	blx	sl
 800e390:	3001      	adds	r0, #1
 800e392:	d0ad      	beq.n	800e2f0 <_printf_i+0x160>
 800e394:	6823      	ldr	r3, [r4, #0]
 800e396:	079b      	lsls	r3, r3, #30
 800e398:	d413      	bmi.n	800e3c2 <_printf_i+0x232>
 800e39a:	68e0      	ldr	r0, [r4, #12]
 800e39c:	9b03      	ldr	r3, [sp, #12]
 800e39e:	4298      	cmp	r0, r3
 800e3a0:	bfb8      	it	lt
 800e3a2:	4618      	movlt	r0, r3
 800e3a4:	e7a6      	b.n	800e2f4 <_printf_i+0x164>
 800e3a6:	2301      	movs	r3, #1
 800e3a8:	4632      	mov	r2, r6
 800e3aa:	4649      	mov	r1, r9
 800e3ac:	4640      	mov	r0, r8
 800e3ae:	47d0      	blx	sl
 800e3b0:	3001      	adds	r0, #1
 800e3b2:	d09d      	beq.n	800e2f0 <_printf_i+0x160>
 800e3b4:	3501      	adds	r5, #1
 800e3b6:	68e3      	ldr	r3, [r4, #12]
 800e3b8:	9903      	ldr	r1, [sp, #12]
 800e3ba:	1a5b      	subs	r3, r3, r1
 800e3bc:	42ab      	cmp	r3, r5
 800e3be:	dcf2      	bgt.n	800e3a6 <_printf_i+0x216>
 800e3c0:	e7eb      	b.n	800e39a <_printf_i+0x20a>
 800e3c2:	2500      	movs	r5, #0
 800e3c4:	f104 0619 	add.w	r6, r4, #25
 800e3c8:	e7f5      	b.n	800e3b6 <_printf_i+0x226>
 800e3ca:	bf00      	nop
 800e3cc:	0800fecd 	.word	0x0800fecd
 800e3d0:	0800fede 	.word	0x0800fede

0800e3d4 <__sflush_r>:
 800e3d4:	898a      	ldrh	r2, [r1, #12]
 800e3d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3da:	4605      	mov	r5, r0
 800e3dc:	0710      	lsls	r0, r2, #28
 800e3de:	460c      	mov	r4, r1
 800e3e0:	d458      	bmi.n	800e494 <__sflush_r+0xc0>
 800e3e2:	684b      	ldr	r3, [r1, #4]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	dc05      	bgt.n	800e3f4 <__sflush_r+0x20>
 800e3e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	dc02      	bgt.n	800e3f4 <__sflush_r+0x20>
 800e3ee:	2000      	movs	r0, #0
 800e3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e3f6:	2e00      	cmp	r6, #0
 800e3f8:	d0f9      	beq.n	800e3ee <__sflush_r+0x1a>
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e400:	682f      	ldr	r7, [r5, #0]
 800e402:	6a21      	ldr	r1, [r4, #32]
 800e404:	602b      	str	r3, [r5, #0]
 800e406:	d032      	beq.n	800e46e <__sflush_r+0x9a>
 800e408:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e40a:	89a3      	ldrh	r3, [r4, #12]
 800e40c:	075a      	lsls	r2, r3, #29
 800e40e:	d505      	bpl.n	800e41c <__sflush_r+0x48>
 800e410:	6863      	ldr	r3, [r4, #4]
 800e412:	1ac0      	subs	r0, r0, r3
 800e414:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e416:	b10b      	cbz	r3, 800e41c <__sflush_r+0x48>
 800e418:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e41a:	1ac0      	subs	r0, r0, r3
 800e41c:	2300      	movs	r3, #0
 800e41e:	4602      	mov	r2, r0
 800e420:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e422:	6a21      	ldr	r1, [r4, #32]
 800e424:	4628      	mov	r0, r5
 800e426:	47b0      	blx	r6
 800e428:	1c43      	adds	r3, r0, #1
 800e42a:	89a3      	ldrh	r3, [r4, #12]
 800e42c:	d106      	bne.n	800e43c <__sflush_r+0x68>
 800e42e:	6829      	ldr	r1, [r5, #0]
 800e430:	291d      	cmp	r1, #29
 800e432:	d82b      	bhi.n	800e48c <__sflush_r+0xb8>
 800e434:	4a29      	ldr	r2, [pc, #164]	; (800e4dc <__sflush_r+0x108>)
 800e436:	410a      	asrs	r2, r1
 800e438:	07d6      	lsls	r6, r2, #31
 800e43a:	d427      	bmi.n	800e48c <__sflush_r+0xb8>
 800e43c:	2200      	movs	r2, #0
 800e43e:	6062      	str	r2, [r4, #4]
 800e440:	04d9      	lsls	r1, r3, #19
 800e442:	6922      	ldr	r2, [r4, #16]
 800e444:	6022      	str	r2, [r4, #0]
 800e446:	d504      	bpl.n	800e452 <__sflush_r+0x7e>
 800e448:	1c42      	adds	r2, r0, #1
 800e44a:	d101      	bne.n	800e450 <__sflush_r+0x7c>
 800e44c:	682b      	ldr	r3, [r5, #0]
 800e44e:	b903      	cbnz	r3, 800e452 <__sflush_r+0x7e>
 800e450:	6560      	str	r0, [r4, #84]	; 0x54
 800e452:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e454:	602f      	str	r7, [r5, #0]
 800e456:	2900      	cmp	r1, #0
 800e458:	d0c9      	beq.n	800e3ee <__sflush_r+0x1a>
 800e45a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e45e:	4299      	cmp	r1, r3
 800e460:	d002      	beq.n	800e468 <__sflush_r+0x94>
 800e462:	4628      	mov	r0, r5
 800e464:	f7ff fbea 	bl	800dc3c <_free_r>
 800e468:	2000      	movs	r0, #0
 800e46a:	6360      	str	r0, [r4, #52]	; 0x34
 800e46c:	e7c0      	b.n	800e3f0 <__sflush_r+0x1c>
 800e46e:	2301      	movs	r3, #1
 800e470:	4628      	mov	r0, r5
 800e472:	47b0      	blx	r6
 800e474:	1c41      	adds	r1, r0, #1
 800e476:	d1c8      	bne.n	800e40a <__sflush_r+0x36>
 800e478:	682b      	ldr	r3, [r5, #0]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d0c5      	beq.n	800e40a <__sflush_r+0x36>
 800e47e:	2b1d      	cmp	r3, #29
 800e480:	d001      	beq.n	800e486 <__sflush_r+0xb2>
 800e482:	2b16      	cmp	r3, #22
 800e484:	d101      	bne.n	800e48a <__sflush_r+0xb6>
 800e486:	602f      	str	r7, [r5, #0]
 800e488:	e7b1      	b.n	800e3ee <__sflush_r+0x1a>
 800e48a:	89a3      	ldrh	r3, [r4, #12]
 800e48c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e490:	81a3      	strh	r3, [r4, #12]
 800e492:	e7ad      	b.n	800e3f0 <__sflush_r+0x1c>
 800e494:	690f      	ldr	r7, [r1, #16]
 800e496:	2f00      	cmp	r7, #0
 800e498:	d0a9      	beq.n	800e3ee <__sflush_r+0x1a>
 800e49a:	0793      	lsls	r3, r2, #30
 800e49c:	680e      	ldr	r6, [r1, #0]
 800e49e:	bf08      	it	eq
 800e4a0:	694b      	ldreq	r3, [r1, #20]
 800e4a2:	600f      	str	r7, [r1, #0]
 800e4a4:	bf18      	it	ne
 800e4a6:	2300      	movne	r3, #0
 800e4a8:	eba6 0807 	sub.w	r8, r6, r7
 800e4ac:	608b      	str	r3, [r1, #8]
 800e4ae:	f1b8 0f00 	cmp.w	r8, #0
 800e4b2:	dd9c      	ble.n	800e3ee <__sflush_r+0x1a>
 800e4b4:	6a21      	ldr	r1, [r4, #32]
 800e4b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e4b8:	4643      	mov	r3, r8
 800e4ba:	463a      	mov	r2, r7
 800e4bc:	4628      	mov	r0, r5
 800e4be:	47b0      	blx	r6
 800e4c0:	2800      	cmp	r0, #0
 800e4c2:	dc06      	bgt.n	800e4d2 <__sflush_r+0xfe>
 800e4c4:	89a3      	ldrh	r3, [r4, #12]
 800e4c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4ca:	81a3      	strh	r3, [r4, #12]
 800e4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800e4d0:	e78e      	b.n	800e3f0 <__sflush_r+0x1c>
 800e4d2:	4407      	add	r7, r0
 800e4d4:	eba8 0800 	sub.w	r8, r8, r0
 800e4d8:	e7e9      	b.n	800e4ae <__sflush_r+0xda>
 800e4da:	bf00      	nop
 800e4dc:	dfbffffe 	.word	0xdfbffffe

0800e4e0 <_fflush_r>:
 800e4e0:	b538      	push	{r3, r4, r5, lr}
 800e4e2:	690b      	ldr	r3, [r1, #16]
 800e4e4:	4605      	mov	r5, r0
 800e4e6:	460c      	mov	r4, r1
 800e4e8:	b913      	cbnz	r3, 800e4f0 <_fflush_r+0x10>
 800e4ea:	2500      	movs	r5, #0
 800e4ec:	4628      	mov	r0, r5
 800e4ee:	bd38      	pop	{r3, r4, r5, pc}
 800e4f0:	b118      	cbz	r0, 800e4fa <_fflush_r+0x1a>
 800e4f2:	6a03      	ldr	r3, [r0, #32]
 800e4f4:	b90b      	cbnz	r3, 800e4fa <_fflush_r+0x1a>
 800e4f6:	f7ff f97b 	bl	800d7f0 <__sinit>
 800e4fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d0f3      	beq.n	800e4ea <_fflush_r+0xa>
 800e502:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e504:	07d0      	lsls	r0, r2, #31
 800e506:	d404      	bmi.n	800e512 <_fflush_r+0x32>
 800e508:	0599      	lsls	r1, r3, #22
 800e50a:	d402      	bmi.n	800e512 <_fflush_r+0x32>
 800e50c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e50e:	f7ff fb84 	bl	800dc1a <__retarget_lock_acquire_recursive>
 800e512:	4628      	mov	r0, r5
 800e514:	4621      	mov	r1, r4
 800e516:	f7ff ff5d 	bl	800e3d4 <__sflush_r>
 800e51a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e51c:	07da      	lsls	r2, r3, #31
 800e51e:	4605      	mov	r5, r0
 800e520:	d4e4      	bmi.n	800e4ec <_fflush_r+0xc>
 800e522:	89a3      	ldrh	r3, [r4, #12]
 800e524:	059b      	lsls	r3, r3, #22
 800e526:	d4e1      	bmi.n	800e4ec <_fflush_r+0xc>
 800e528:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e52a:	f7ff fb77 	bl	800dc1c <__retarget_lock_release_recursive>
 800e52e:	e7dd      	b.n	800e4ec <_fflush_r+0xc>

0800e530 <__swhatbuf_r>:
 800e530:	b570      	push	{r4, r5, r6, lr}
 800e532:	460c      	mov	r4, r1
 800e534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e538:	2900      	cmp	r1, #0
 800e53a:	b096      	sub	sp, #88	; 0x58
 800e53c:	4615      	mov	r5, r2
 800e53e:	461e      	mov	r6, r3
 800e540:	da0d      	bge.n	800e55e <__swhatbuf_r+0x2e>
 800e542:	89a3      	ldrh	r3, [r4, #12]
 800e544:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e548:	f04f 0100 	mov.w	r1, #0
 800e54c:	bf0c      	ite	eq
 800e54e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e552:	2340      	movne	r3, #64	; 0x40
 800e554:	2000      	movs	r0, #0
 800e556:	6031      	str	r1, [r6, #0]
 800e558:	602b      	str	r3, [r5, #0]
 800e55a:	b016      	add	sp, #88	; 0x58
 800e55c:	bd70      	pop	{r4, r5, r6, pc}
 800e55e:	466a      	mov	r2, sp
 800e560:	f000 f88a 	bl	800e678 <_fstat_r>
 800e564:	2800      	cmp	r0, #0
 800e566:	dbec      	blt.n	800e542 <__swhatbuf_r+0x12>
 800e568:	9901      	ldr	r1, [sp, #4]
 800e56a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e56e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e572:	4259      	negs	r1, r3
 800e574:	4159      	adcs	r1, r3
 800e576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e57a:	e7eb      	b.n	800e554 <__swhatbuf_r+0x24>

0800e57c <__smakebuf_r>:
 800e57c:	898b      	ldrh	r3, [r1, #12]
 800e57e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e580:	079d      	lsls	r5, r3, #30
 800e582:	4606      	mov	r6, r0
 800e584:	460c      	mov	r4, r1
 800e586:	d507      	bpl.n	800e598 <__smakebuf_r+0x1c>
 800e588:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e58c:	6023      	str	r3, [r4, #0]
 800e58e:	6123      	str	r3, [r4, #16]
 800e590:	2301      	movs	r3, #1
 800e592:	6163      	str	r3, [r4, #20]
 800e594:	b002      	add	sp, #8
 800e596:	bd70      	pop	{r4, r5, r6, pc}
 800e598:	ab01      	add	r3, sp, #4
 800e59a:	466a      	mov	r2, sp
 800e59c:	f7ff ffc8 	bl	800e530 <__swhatbuf_r>
 800e5a0:	9900      	ldr	r1, [sp, #0]
 800e5a2:	4605      	mov	r5, r0
 800e5a4:	4630      	mov	r0, r6
 800e5a6:	f7ff fbb5 	bl	800dd14 <_malloc_r>
 800e5aa:	b948      	cbnz	r0, 800e5c0 <__smakebuf_r+0x44>
 800e5ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e5b0:	059a      	lsls	r2, r3, #22
 800e5b2:	d4ef      	bmi.n	800e594 <__smakebuf_r+0x18>
 800e5b4:	f023 0303 	bic.w	r3, r3, #3
 800e5b8:	f043 0302 	orr.w	r3, r3, #2
 800e5bc:	81a3      	strh	r3, [r4, #12]
 800e5be:	e7e3      	b.n	800e588 <__smakebuf_r+0xc>
 800e5c0:	89a3      	ldrh	r3, [r4, #12]
 800e5c2:	6020      	str	r0, [r4, #0]
 800e5c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e5c8:	81a3      	strh	r3, [r4, #12]
 800e5ca:	9b00      	ldr	r3, [sp, #0]
 800e5cc:	6163      	str	r3, [r4, #20]
 800e5ce:	9b01      	ldr	r3, [sp, #4]
 800e5d0:	6120      	str	r0, [r4, #16]
 800e5d2:	b15b      	cbz	r3, 800e5ec <__smakebuf_r+0x70>
 800e5d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e5d8:	4630      	mov	r0, r6
 800e5da:	f000 f85f 	bl	800e69c <_isatty_r>
 800e5de:	b128      	cbz	r0, 800e5ec <__smakebuf_r+0x70>
 800e5e0:	89a3      	ldrh	r3, [r4, #12]
 800e5e2:	f023 0303 	bic.w	r3, r3, #3
 800e5e6:	f043 0301 	orr.w	r3, r3, #1
 800e5ea:	81a3      	strh	r3, [r4, #12]
 800e5ec:	89a3      	ldrh	r3, [r4, #12]
 800e5ee:	431d      	orrs	r5, r3
 800e5f0:	81a5      	strh	r5, [r4, #12]
 800e5f2:	e7cf      	b.n	800e594 <__smakebuf_r+0x18>

0800e5f4 <_putc_r>:
 800e5f4:	b570      	push	{r4, r5, r6, lr}
 800e5f6:	460d      	mov	r5, r1
 800e5f8:	4614      	mov	r4, r2
 800e5fa:	4606      	mov	r6, r0
 800e5fc:	b118      	cbz	r0, 800e606 <_putc_r+0x12>
 800e5fe:	6a03      	ldr	r3, [r0, #32]
 800e600:	b90b      	cbnz	r3, 800e606 <_putc_r+0x12>
 800e602:	f7ff f8f5 	bl	800d7f0 <__sinit>
 800e606:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e608:	07d8      	lsls	r0, r3, #31
 800e60a:	d405      	bmi.n	800e618 <_putc_r+0x24>
 800e60c:	89a3      	ldrh	r3, [r4, #12]
 800e60e:	0599      	lsls	r1, r3, #22
 800e610:	d402      	bmi.n	800e618 <_putc_r+0x24>
 800e612:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e614:	f7ff fb01 	bl	800dc1a <__retarget_lock_acquire_recursive>
 800e618:	68a3      	ldr	r3, [r4, #8]
 800e61a:	3b01      	subs	r3, #1
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	60a3      	str	r3, [r4, #8]
 800e620:	da05      	bge.n	800e62e <_putc_r+0x3a>
 800e622:	69a2      	ldr	r2, [r4, #24]
 800e624:	4293      	cmp	r3, r2
 800e626:	db12      	blt.n	800e64e <_putc_r+0x5a>
 800e628:	b2eb      	uxtb	r3, r5
 800e62a:	2b0a      	cmp	r3, #10
 800e62c:	d00f      	beq.n	800e64e <_putc_r+0x5a>
 800e62e:	6823      	ldr	r3, [r4, #0]
 800e630:	1c5a      	adds	r2, r3, #1
 800e632:	6022      	str	r2, [r4, #0]
 800e634:	701d      	strb	r5, [r3, #0]
 800e636:	b2ed      	uxtb	r5, r5
 800e638:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e63a:	07da      	lsls	r2, r3, #31
 800e63c:	d405      	bmi.n	800e64a <_putc_r+0x56>
 800e63e:	89a3      	ldrh	r3, [r4, #12]
 800e640:	059b      	lsls	r3, r3, #22
 800e642:	d402      	bmi.n	800e64a <_putc_r+0x56>
 800e644:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e646:	f7ff fae9 	bl	800dc1c <__retarget_lock_release_recursive>
 800e64a:	4628      	mov	r0, r5
 800e64c:	bd70      	pop	{r4, r5, r6, pc}
 800e64e:	4629      	mov	r1, r5
 800e650:	4622      	mov	r2, r4
 800e652:	4630      	mov	r0, r6
 800e654:	f7ff f9bb 	bl	800d9ce <__swbuf_r>
 800e658:	4605      	mov	r5, r0
 800e65a:	e7ed      	b.n	800e638 <_putc_r+0x44>

0800e65c <strchr>:
 800e65c:	b2c9      	uxtb	r1, r1
 800e65e:	4603      	mov	r3, r0
 800e660:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e664:	b11a      	cbz	r2, 800e66e <strchr+0x12>
 800e666:	428a      	cmp	r2, r1
 800e668:	d1f9      	bne.n	800e65e <strchr+0x2>
 800e66a:	4618      	mov	r0, r3
 800e66c:	4770      	bx	lr
 800e66e:	2900      	cmp	r1, #0
 800e670:	bf18      	it	ne
 800e672:	2300      	movne	r3, #0
 800e674:	e7f9      	b.n	800e66a <strchr+0xe>
	...

0800e678 <_fstat_r>:
 800e678:	b538      	push	{r3, r4, r5, lr}
 800e67a:	4d07      	ldr	r5, [pc, #28]	; (800e698 <_fstat_r+0x20>)
 800e67c:	2300      	movs	r3, #0
 800e67e:	4604      	mov	r4, r0
 800e680:	4608      	mov	r0, r1
 800e682:	4611      	mov	r1, r2
 800e684:	602b      	str	r3, [r5, #0]
 800e686:	f7f4 fdbe 	bl	8003206 <_fstat>
 800e68a:	1c43      	adds	r3, r0, #1
 800e68c:	d102      	bne.n	800e694 <_fstat_r+0x1c>
 800e68e:	682b      	ldr	r3, [r5, #0]
 800e690:	b103      	cbz	r3, 800e694 <_fstat_r+0x1c>
 800e692:	6023      	str	r3, [r4, #0]
 800e694:	bd38      	pop	{r3, r4, r5, pc}
 800e696:	bf00      	nop
 800e698:	20001a80 	.word	0x20001a80

0800e69c <_isatty_r>:
 800e69c:	b538      	push	{r3, r4, r5, lr}
 800e69e:	4d06      	ldr	r5, [pc, #24]	; (800e6b8 <_isatty_r+0x1c>)
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	4604      	mov	r4, r0
 800e6a4:	4608      	mov	r0, r1
 800e6a6:	602b      	str	r3, [r5, #0]
 800e6a8:	f7f4 fdbd 	bl	8003226 <_isatty>
 800e6ac:	1c43      	adds	r3, r0, #1
 800e6ae:	d102      	bne.n	800e6b6 <_isatty_r+0x1a>
 800e6b0:	682b      	ldr	r3, [r5, #0]
 800e6b2:	b103      	cbz	r3, 800e6b6 <_isatty_r+0x1a>
 800e6b4:	6023      	str	r3, [r4, #0]
 800e6b6:	bd38      	pop	{r3, r4, r5, pc}
 800e6b8:	20001a80 	.word	0x20001a80

0800e6bc <_sbrk_r>:
 800e6bc:	b538      	push	{r3, r4, r5, lr}
 800e6be:	4d06      	ldr	r5, [pc, #24]	; (800e6d8 <_sbrk_r+0x1c>)
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	4604      	mov	r4, r0
 800e6c4:	4608      	mov	r0, r1
 800e6c6:	602b      	str	r3, [r5, #0]
 800e6c8:	f7f4 fdc6 	bl	8003258 <_sbrk>
 800e6cc:	1c43      	adds	r3, r0, #1
 800e6ce:	d102      	bne.n	800e6d6 <_sbrk_r+0x1a>
 800e6d0:	682b      	ldr	r3, [r5, #0]
 800e6d2:	b103      	cbz	r3, 800e6d6 <_sbrk_r+0x1a>
 800e6d4:	6023      	str	r3, [r4, #0]
 800e6d6:	bd38      	pop	{r3, r4, r5, pc}
 800e6d8:	20001a80 	.word	0x20001a80

0800e6dc <_init>:
 800e6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6de:	bf00      	nop
 800e6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6e2:	bc08      	pop	{r3}
 800e6e4:	469e      	mov	lr, r3
 800e6e6:	4770      	bx	lr

0800e6e8 <_fini>:
 800e6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6ea:	bf00      	nop
 800e6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e6ee:	bc08      	pop	{r3}
 800e6f0:	469e      	mov	lr, r3
 800e6f2:	4770      	bx	lr
