{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669612072339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669612072339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 10:37:52 2022 " "Processing started: Mon Nov 28 10:37:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669612072339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612072339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612072339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669612072645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669612072645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporary.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file temporary.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporary_register-behav " "Found design unit 1: temporary_register-behav" {  } { { "temporary.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/temporary.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporary_register " "Found entity 1: temporary_register" {  } { { "temporary.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/temporary.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se10-bhv " "Found design unit 1: se10-bhv" {  } { { "se10.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se10.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""} { "Info" "ISGN_ENTITY_NAME" "1 se10 " "Found entity 1: se10" {  } { { "se10.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se10.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file se7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se7-bhv " "Found design unit 1: se7-bhv" {  } { { "se7.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se7.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""} { "Info" "ISGN_ENTITY_NAME" "1 se7 " "Found entity 1: se7" {  } { { "se7.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/se7.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behav " "Found design unit 1: register_file-behav" {  } { { "register_file.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/register_file.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8to1-Struct " "Found design unit 1: MUX8to1-Struct" {  } { { "MUX8to1.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX8to1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8to1 " "Found entity 1: MUX8to1" {  } { { "MUX8to1.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX8to1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4_1-Struct " "Found design unit 1: MUX_4_1-Struct" {  } { { "MUX4to1.vhd" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX4to1.vhd" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-Struct " "Found design unit 1: MUX_2_1-Struct" {  } { { "MUX2to1.vhd" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "MUX2to1.vhd" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1_16BIT-Struct " "Found design unit 1: MUX_8X1_16BIT-Struct" {  } { { "MUX_8X1_16BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8X1_16BIT " "Found entity 1: MUX_8X1_16BIT" {  } { { "MUX_8X1_16BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8X1_4BIT-Struct " "Found design unit 1: MUX_8X1_4BIT-Struct" {  } { { "MUX_8X1_4BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8X1_4BIT " "Found entity 1: MUX_8X1_4BIT" {  } { { "MUX_8X1_4BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1_16BIT-Struct " "Found design unit 1: MUX_4x1_16BIT-Struct" {  } { { "MUX_4X1_16BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1_16BIT " "Found entity 1: MUX_4x1_16BIT" {  } { { "MUX_4X1_16BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4X1_4BIT-Struct " "Found design unit 1: MUX_4X1_4BIT-Struct" {  } { { "MUX_4X1_4BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1_4BIT " "Found entity 1: MUX_4X1_4BIT" {  } { { "MUX_4X1_4BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_3bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_3bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4x1_3BIT-struct " "Found design unit 1: MUX_4x1_3BIT-struct" {  } { { "MUX_4x1_3BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4x1_3BIT.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4x1_3BIT " "Found entity 1: MUX_4x1_3BIT" {  } { { "MUX_4x1_3BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4x1_3BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1X2_16BIT-Struct " "Found design unit 1: MUX_1X2_16BIT-Struct" {  } { { "MUX_2X1_16BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1X2_16BIT " "Found entity 1: MUX_1X2_16BIT" {  } { { "MUX_2X1_16BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_1X2_4BIT-Struct " "Found design unit 1: MUX_1X2_4BIT-Struct" {  } { { "MUX_2X1_4BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_1X2_4BIT " "Found entity 1: MUX_1X2_4BIT" {  } { { "MUX_2X1_4BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behav " "Found design unit 1: memory-behav" {  } { { "memory.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-bhv " "Found design unit 1: main-bhv" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lmsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lmsm-bhv " "Found design unit 1: lmsm-bhv" {  } { { "lmsm.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 lmsm " "Found entity 1: lmsm" {  } { { "lmsm.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Struct " "Found design unit 1: full_adder-Struct" {  } { { "full_adder.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1to2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux1to2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX1to2-Struct " "Found design unit 1: DEMUX1to2-Struct" {  } { { "DEMUX1to2.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX1to2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX1to2 " "Found entity 1: DEMUX1to2" {  } { { "DEMUX1to2.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX1to2.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1x2_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux_1x2_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_1X2_16BIT-Struct " "Found design unit 1: DEMUX_1X2_16BIT-Struct" {  } { { "DEMUX_1X2_16BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079662 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1X2_16BIT " "Found entity 1: DEMUX_1X2_16BIT" {  } { { "DEMUX_1X2_16BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_1x2_4bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file demux_1x2_4bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX_1X2_4BIT-Struct " "Found design unit 1: DEMUX_1X2_4BIT-Struct" {  } { { "DEMUX_1X2_4BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079662 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX_1X2_4BIT " "Found entity 1: DEMUX_1X2_4BIT" {  } { { "DEMUX_1X2_4BIT.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-a1 " "Found design unit 1: alu-a1" {  } { { "alu.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079662 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_16bit-struct " "Found design unit 1: adder_16bit-struct" {  } { { "adder_16bit.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/adder_16bit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079662 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16bit " "Found entity 1: adder_16bit" {  } { { "adder_16bit.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/adder_16bit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612079662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c main.vhdl(240) " "VHDL Process Statement warning at main.vhdl(240): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z main.vhdl(241) " "VHDL Process Statement warning at main.vhdl(241): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c main.vhdl(249) " "VHDL Process Statement warning at main.vhdl(249): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z main.vhdl(250) " "VHDL Process Statement warning at main.vhdl(250): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c main.vhdl(263) " "VHDL Process Statement warning at main.vhdl(263): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z main.vhdl(264) " "VHDL Process Statement warning at main.vhdl(264): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z main.vhdl(297) " "VHDL Process Statement warning at main.vhdl(297): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z main.vhdl(305) " "VHDL Process Statement warning at main.vhdl(305): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z main.vhdl(318) " "VHDL Process Statement warning at main.vhdl(318): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c main.vhdl(332) " "VHDL Process Statement warning at main.vhdl(332): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z main.vhdl(333) " "VHDL Process Statement warning at main.vhdl(333): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_z main.vhdl(347) " "VHDL Process Statement warning at main.vhdl(347): signal \"alu_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_8_0 main.vhdl(367) " "VHDL Process Statement warning at main.vhdl(367): signal \"t1_8_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lmsm_count main.vhdl(367) " "VHDL Process Statement warning at main.vhdl(367): signal \"lmsm_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_8_0 main.vhdl(410) " "VHDL Process Statement warning at main.vhdl(410): signal \"t1_8_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lmsm_count main.vhdl(410) " "VHDL Process Statement warning at main.vhdl(410): signal \"lmsm_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_next main.vhdl(188) " "VHDL Process Statement warning at main.vhdl(188): inferring latch(es) for signal or variable \"carry_next\", which holds its previous value in one or more paths through the process" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_next main.vhdl(188) " "VHDL Process Statement warning at main.vhdl(188): inferring latch(es) for signal or variable \"zero_next\", which holds its previous value in one or more paths through the process" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_8_0 main.vhdl(483) " "VHDL Process Statement warning at main.vhdl(483): signal \"t1_8_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_8_0 main.vhdl(507) " "VHDL Process Statement warning at main.vhdl(507): signal \"t1_8_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_next main.vhdl(188) " "Inferred latch for \"zero_next\" at main.vhdl(188)" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_next main.vhdl(188) " "Inferred latch for \"carry_next\" at main.vhdl(188)" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "main.vhdl" "rf" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_main " "Elaborating entity \"memory\" for hierarchy \"memory:memory_main\"" {  } { { "main.vhdl" "memory_main" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporary_register temporary_register:t1 " "Elaborating entity \"temporary_register\" for hierarchy \"temporary_register:t1\"" {  } { { "main.vhdl" "t1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"alu:alu_main\"" {  } { { "main.vhdl" "alu_main" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16bit alu:alu_main\|adder_16bit:adder " "Elaborating entity \"adder_16bit\" for hierarchy \"alu:alu_main\|adder_16bit:adder\"" {  } { { "alu.vhdl" "adder" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/alu.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:alu_main\|adder_16bit:adder\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"alu:alu_main\|adder_16bit:adder\|full_adder:fa0\"" {  } { { "adder_16bit.vhdl" "fa0" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/adder_16bit.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER alu:alu_main\|adder_16bit:adder\|full_adder:fa0\|HALF_ADDER:HA1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"alu:alu_main\|adder_16bit:adder\|full_adder:fa0\|HALF_ADDER:HA1\"" {  } { { "full_adder.vhdl" "HA1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 alu:alu_main\|adder_16bit:adder\|full_adder:fa0\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"alu:alu_main\|adder_16bit:adder\|full_adder:fa0\|OR_2:OR1\"" {  } { { "full_adder.vhdl" "OR1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/full_adder.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se7 se7:se7_main " "Elaborating entity \"se7\" for hierarchy \"se7:se7_main\"" {  } { { "main.vhdl" "se7_main" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se10 se10:se10_main " "Elaborating entity \"se10\" for hierarchy \"se10:se10_main\"" {  } { { "main.vhdl" "se10_main" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmsm lmsm:lmsm_main " "Elaborating entity \"lmsm\" for hierarchy \"lmsm:lmsm_main\"" {  } { { "main.vhdl" "lmsm_main" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079741 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_add_now lmsm.vhdl(45) " "VHDL Process Statement warning at lmsm.vhdl(45): signal \"r_add_now\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lmsm.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/lmsm.vhdl" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669612079741 "|main|lmsm:lmsm_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1X2_16BIT MUX_1X2_16BIT:m1 " "Elaborating entity \"MUX_1X2_16BIT\" for hierarchy \"MUX_1X2_16BIT:m1\"" {  } { { "main.vhdl" "m1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1X2_4BIT MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1 " "Elaborating entity \"MUX_1X2_4BIT\" for hierarchy \"MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\"" {  } { { "MUX_2X1_16BIT.vhdl" "M1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_16BIT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1 " "Elaborating entity \"MUX_2_1\" for hierarchy \"MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\"" {  } { { "MUX_2X1_4BIT.vhdl" "M1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_2X1_4BIT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|INVERTER:NOT1 " "Elaborating entity \"INVERTER\" for hierarchy \"MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|INVERTER:NOT1\"" {  } { { "MUX2to1.vhd" "NOT1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"MUX_1X2_16BIT:m1\|MUX_1X2_4BIT:M1\|MUX_2_1:M1\|AND_2:AND1\"" {  } { { "MUX2to1.vhd" "AND1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX2to1.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1_16BIT MUX_4x1_16BIT:m2 " "Elaborating entity \"MUX_4x1_16BIT\" for hierarchy \"MUX_4x1_16BIT:m2\"" {  } { { "main.vhdl" "m2" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4X1_4BIT MUX_4x1_16BIT:m2\|MUX_4X1_4BIT:M1 " "Elaborating entity \"MUX_4X1_4BIT\" for hierarchy \"MUX_4x1_16BIT:m2\|MUX_4X1_4BIT:M1\"" {  } { { "MUX_4X1_16BIT.vhdl" "M1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_16BIT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 MUX_4x1_16BIT:m2\|MUX_4X1_4BIT:M1\|MUX_4_1:M1 " "Elaborating entity \"MUX_4_1\" for hierarchy \"MUX_4x1_16BIT:m2\|MUX_4X1_4BIT:M1\|MUX_4_1:M1\"" {  } { { "MUX_4X1_4BIT.vhdl" "M1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_4X1_4BIT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1_3BIT MUX_4x1_3BIT:m4 " "Elaborating entity \"MUX_4x1_3BIT\" for hierarchy \"MUX_4x1_3BIT:m4\"" {  } { { "main.vhdl" "m4" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8X1_16BIT MUX_8X1_16BIT:m8 " "Elaborating entity \"MUX_8X1_16BIT\" for hierarchy \"MUX_8X1_16BIT:m8\"" {  } { { "main.vhdl" "m8" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8X1_4BIT MUX_8X1_16BIT:m8\|MUX_8X1_4BIT:M1 " "Elaborating entity \"MUX_8X1_4BIT\" for hierarchy \"MUX_8X1_16BIT:m8\|MUX_8X1_4BIT:M1\"" {  } { { "MUX_8X1_16BIT.vhdl" "M1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_16BIT.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612079990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8to1 MUX_8X1_16BIT:m8\|MUX_8X1_4BIT:M1\|MUX8to1:M1 " "Elaborating entity \"MUX8to1\" for hierarchy \"MUX_8X1_16BIT:m8\|MUX_8X1_4BIT:M1\|MUX8to1:M1\"" {  } { { "MUX_8X1_4BIT.vhdl" "M1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/MUX_8X1_4BIT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612080006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1X2_16BIT DEMUX_1X2_16BIT:demux " "Elaborating entity \"DEMUX_1X2_16BIT\" for hierarchy \"DEMUX_1X2_16BIT:demux\"" {  } { { "main.vhdl" "demux" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612080196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX_1X2_4BIT DEMUX_1X2_16BIT:demux\|DEMUX_1X2_4BIT:M1 " "Elaborating entity \"DEMUX_1X2_4BIT\" for hierarchy \"DEMUX_1X2_16BIT:demux\|DEMUX_1X2_4BIT:M1\"" {  } { { "DEMUX_1X2_16BIT.vhdl" "M1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_16BIT.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612080212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX1to2 DEMUX_1X2_16BIT:demux\|DEMUX_1X2_4BIT:M1\|DEMUX1to2:M1 " "Elaborating entity \"DEMUX1to2\" for hierarchy \"DEMUX_1X2_16BIT:demux\|DEMUX_1X2_4BIT:M1\|DEMUX1to2:M1\"" {  } { { "DEMUX_1X2_4BIT.vhdl" "M1" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/DEMUX_1X2_4BIT.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612080212 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memory:memory_main\|memory_storage_rtl_0 " "Inferred dual-clock RAM node \"memory:memory_main\|memory_storage_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1669612081293 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory:memory_main\|memory_storage_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory:memory_main\|memory_storage_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/main.ram0_memory_e411fb78.hdl.mif " "Parameter INIT_FILE set to db/main.ram0_memory_e411fb78.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1669612081480 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1669612081480 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669612081480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:memory_main\|altsyncram:memory_storage_rtl_0 " "Elaborated megafunction instantiation \"memory:memory_main\|altsyncram:memory_storage_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612081527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:memory_main\|altsyncram:memory_storage_rtl_0 " "Instantiated megafunction \"memory:memory_main\|altsyncram:memory_storage_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/main.ram0_memory_e411fb78.hdl.mif " "Parameter \"INIT_FILE\" = \"db/main.ram0_memory_e411fb78.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669612081527 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669612081527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_foh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_foh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_foh1 " "Found entity 1: altsyncram_foh1" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612081574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612081574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612081621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612081621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_g3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_g3b " "Found entity 1: mux_g3b" {  } { { "db/mux_g3b.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/mux_g3b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669612081652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612081652 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a0 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a1 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a2 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a3 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a4 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a5 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 208 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a6 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a7 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a8 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a9 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a10 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a11 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a12 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 432 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a13 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a14 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a15 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 528 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a16 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a17 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a18 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a19 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a20 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a21 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a22 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 752 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a23 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a24 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a25 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a26 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a27 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 912 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a28 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a29 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 976 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a30 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a31 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a32 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a33 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a34 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1136 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a35 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a36 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1200 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a37 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a38 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a39 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a40 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1328 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a41 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1360 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a42 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a43 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a44 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a45 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a46 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a47 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a48 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a49 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a50 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a51 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a52 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1712 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a53 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a54 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a55 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1808 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a56 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a57 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a58 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a59 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1936 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a60 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 1968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a61 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a62 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2032 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a63 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a64 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2096 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a65 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a66 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a67 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2192 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a68 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a69 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2256 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a70 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a71 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2320 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a72 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a73 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a74 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a75 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a76 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2480 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a77 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a78 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a79 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2576 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a80 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a81 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2640 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a82 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a83 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a84 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2736 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a85 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2768 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a86 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2800 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a87 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a88 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a89 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a90 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2928 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a91 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a92 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 2992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a93 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a94 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a95 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3088 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a96 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a97 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3152 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a98 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a99 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a100 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a101 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a102 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3312 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a103 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a104 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3376 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a105 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3408 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a106 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a107 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a108 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a109 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3536 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a110 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3568 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a111 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a112 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a113 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a114 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3696 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a115 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a116 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3760 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a117 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3792 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a118 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a119 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a120 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3888 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a121 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3920 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a122 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a123 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 3984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a124 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 4016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a125 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 4048 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a126 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 4080 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a127 " "Synthesized away node \"memory:memory_main\|altsyncram:memory_storage_rtl_0\|altsyncram_foh1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_foh1.tdf" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/db/altsyncram_foh1.tdf" 4112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612081779 "|main|memory:memory_main|altsyncram:memory_storage_rtl_0|altsyncram_foh1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1669612081779 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1669612081779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "249 " "249 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669612081889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669612082166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669612082166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612082212 "|main|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "main.vhdl" "" { Text "C:/Users/csmaa/Documents/GitHub/EE224-CPU_Project/main.vhdl" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669612082212 "|main|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669612082212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669612082212 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669612082212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669612082212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669612082237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 10:38:02 2022 " "Processing ended: Mon Nov 28 10:38:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669612082237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669612082237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669612082237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669612082237 ""}
