
*** Running vivado
    with args -log BD_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source BD_wrapper.tcl -notrace


****** Vivado v2015.4.2 (64-bit)
  **** SW Build 1494164 on Fri Feb 26 04:18:54 MST 2016
  **** IP Build 1491208 on Wed Feb 24 03:25:39 MST 2016
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source BD_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 680 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0_board.xdc] for cell 'BD_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0_board.xdc] for cell 'BD_i/clk_wiz/inst'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.xdc] for cell 'BD_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.539 ; gain = 509.523 ; free physical = 2528 ; free virtual = 126540
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_clk_wiz_0/BD_clk_wiz_0.xdc] for cell 'BD_i/clk_wiz/inst'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/BD_cpu_0_0_0.xdc] for cell 'BD_i/cpu_0_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/BD_cpu_0_0_0.xdc] for cell 'BD_i/cpu_0_0/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0_board.xdc] for cell 'BD_i/pio_0_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0_board.xdc] for cell 'BD_i/pio_0_0/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0.xdc] for cell 'BD_i/pio_0_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_axi_gpio_0_0/BD_axi_gpio_0_0.xdc] for cell 'BD_i/pio_0_0/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.xdc] for cell 'BD_i/cpu_0_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_0/BD_dlmb_v10_0.xdc] for cell 'BD_i/cpu_0_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.xdc] for cell 'BD_i/cpu_0_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_0/BD_ilmb_v10_0.xdc] for cell 'BD_i/cpu_0_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.xdc] for cell 'BD_i/mdm_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_mdm_1_0/BD_mdm_1_0.xdc] for cell 'BD_i/mdm_1/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0_board.xdc] for cell 'BD_i/sys_rst'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0_board.xdc] for cell 'BD_i/sys_rst'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0.xdc] for cell 'BD_i/sys_rst'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_rst_clk_wiz_50M_0/BD_rst_clk_wiz_50M_0.xdc] for cell 'BD_i/sys_rst'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/BD_microblaze_0_0.xdc] for cell 'BD_i/cpu_0_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/BD_microblaze_0_0.xdc] for cell 'BD_i/cpu_0_1/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0_board.xdc] for cell 'BD_i/pio_0_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0_board.xdc] for cell 'BD_i/pio_0_1/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0.xdc] for cell 'BD_i/pio_0_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_0_0_0/BD_pio_0_0_0.xdc] for cell 'BD_i/pio_0_1/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.xdc] for cell 'BD_i/cpu_0_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_1/BD_dlmb_v10_1.xdc] for cell 'BD_i/cpu_0_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.xdc] for cell 'BD_i/cpu_0_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_1/BD_ilmb_v10_1.xdc] for cell 'BD_i/cpu_0_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/BD_cpu_0_1_0.xdc] for cell 'BD_i/cpu_1_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/BD_cpu_0_1_0.xdc] for cell 'BD_i/cpu_1_0/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0_board.xdc] for cell 'BD_i/pio_1_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0_board.xdc] for cell 'BD_i/pio_1_0/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0.xdc] for cell 'BD_i/pio_1_0/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_0_1_0/BD_pio_0_1_0.xdc] for cell 'BD_i/pio_1_0/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.xdc] for cell 'BD_i/cpu_1_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_2/BD_dlmb_v10_2.xdc] for cell 'BD_i/cpu_1_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.xdc] for cell 'BD_i/cpu_1_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_2/BD_ilmb_v10_2.xdc] for cell 'BD_i/cpu_1_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0_board.xdc] for cell 'BD_i/pio_dpr/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0_board.xdc] for cell 'BD_i/pio_dpr/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0.xdc] for cell 'BD_i/pio_dpr/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_dpr_0/BD_pio_dpr_0.xdc] for cell 'BD_i/pio_dpr/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/BD_cpu_1_0_0.xdc] for cell 'BD_i/cpu_1_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/BD_cpu_1_0_0.xdc] for cell 'BD_i/cpu_1_1/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0_board.xdc] for cell 'BD_i/pio_1_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0_board.xdc] for cell 'BD_i/pio_1_1/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0.xdc] for cell 'BD_i/pio_1_1/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_pio_1_0_0/BD_pio_1_0_0.xdc] for cell 'BD_i/pio_1_1/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_3/BD_dlmb_v10_3.xdc] for cell 'BD_i/cpu_1_1_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_dlmb_v10_3/BD_dlmb_v10_3.xdc] for cell 'BD_i/cpu_1_1_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_3/BD_ilmb_v10_3.xdc] for cell 'BD_i/cpu_1_1_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_ilmb_v10_3/BD_ilmb_v10_3.xdc] for cell 'BD_i/cpu_1_1_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/constrs_1/imports/NoC2xD/zedboard_master_XDC_RevC_D_v2.xdc]
Finished Parsing XDC File [/home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/constrs_1/imports/NoC2xD/zedboard_master_XDC_RevC_D_v2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'BD_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/data/mb_bootloop_le.elf 

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 384 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 320 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 64 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1891.539 ; gain = 971.656 ; free physical = 2574 ; free virtual = 126529
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1963.574 ; gain = 64.031 ; free physical = 2572 ; free virtual = 126528
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1fb14500e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 23e534d56

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1963.574 ; gain = 0.000 ; free physical = 2559 ; free virtual = 126513

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 18 inverter(s) to 84 load pin(s).
INFO: [Opt 31-10] Eliminated 1041 cells.
Phase 2 Constant Propagation | Checksum: 2638cd5c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1963.574 ; gain = 0.000 ; free physical = 2567 ; free virtual = 126517

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_0_1/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_5.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/mem_databus_ready.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[0].ALU_Bit_I1/LO.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ALL_Bits[1].ALU_Bit_I1/EX_CarryOut.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_op1_zero.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_9.
WARNING: [Opt 31-6] Deleting driverless net: BD_i/cpu_1_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/of_PipeRun_carry_9.
INFO: [Common 17-14] Message 'Opt 31-6' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-12] Eliminated 5510 unconnected nets.
INFO: [Opt 31-11] Eliminated 18444 unconnected cells.
Phase 3 Sweep | Checksum: 2a1f5304d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1963.574 ; gain = 0.000 ; free physical = 2568 ; free virtual = 126519

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1963.574 ; gain = 0.000 ; free physical = 2567 ; free virtual = 126518
Ending Logic Optimization Task | Checksum: 2a1f5304d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1963.574 ; gain = 0.000 ; free physical = 2567 ; free virtual = 126518

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 160
Ending PowerOpt Patch Enables Task | Checksum: 2b23245bd

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2375 ; free virtual = 126326
Ending Power Optimization Task | Checksum: 2b23245bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2191.617 ; gain = 228.043 ; free physical = 2375 ; free virtual = 126326
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2191.617 ; gain = 300.078 ; free physical = 2373 ; free virtual = 126326
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2368 ; free virtual = 126324
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.runs/impl_1/BD_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[5]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[5]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2372 ; free virtual = 126327
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2368 ; free virtual = 126324

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 6f5d5497

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2368 ; free virtual = 126324
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 6f5d5497

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2366 ; free virtual = 126322

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 6f5d5497

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2366 ; free virtual = 126322

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: a5e7b252

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2366 ; free virtual = 126322
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bb4f7625

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2366 ; free virtual = 126322

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 24a10cbed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2362 ; free virtual = 126317
Phase 1.2.1 Place Init Design | Checksum: 22476e557

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2361 ; free virtual = 126316
Phase 1.2 Build Placer Netlist Model | Checksum: 22476e557

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2361 ; free virtual = 126316

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 22476e557

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2361 ; free virtual = 126316
Phase 1.3 Constrain Clocks/Macros | Checksum: 22476e557

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2361 ; free virtual = 126316
Phase 1 Placer Initialization | Checksum: 22476e557

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2191.617 ; gain = 0.000 ; free physical = 2361 ; free virtual = 126316

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 21c556dee

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2381 ; free virtual = 126337

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21c556dee

Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2381 ; free virtual = 126337

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 211db07b4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2382 ; free virtual = 126338

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d269f167

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2382 ; free virtual = 126338

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1d269f167

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2382 ; free virtual = 126338

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 271b5361d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2382 ; free virtual = 126338

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 271b5361d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2383 ; free virtual = 126338

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 21735da64

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2353 ; free virtual = 126312
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 21735da64

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2353 ; free virtual = 126312

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 21735da64

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2353 ; free virtual = 126312

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 21735da64

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2353 ; free virtual = 126312
Phase 3.7 Small Shape Detail Placement | Checksum: 21735da64

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2353 ; free virtual = 126312

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 206262999

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2358 ; free virtual = 126315
Phase 3 Detail Placement | Checksum: 206262999

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2358 ; free virtual = 126315

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 155bb02f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2349 ; free virtual = 126309

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 155bb02f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2349 ; free virtual = 126309

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 155bb02f1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2350 ; free virtual = 126309

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 14270e625

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2351 ; free virtual = 126309
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 14270e625

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2351 ; free virtual = 126309
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 14270e625

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2351 ; free virtual = 126309

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.002. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 1dc4c6e3e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2353 ; free virtual = 126310
Phase 4.1.3 Post Placement Optimization | Checksum: 1dc4c6e3e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2350 ; free virtual = 126309
Phase 4.1 Post Commit Optimization | Checksum: 1dc4c6e3e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:20 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2350 ; free virtual = 126309

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1dc4c6e3e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2350 ; free virtual = 126309

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1dc4c6e3e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2350 ; free virtual = 126309

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 1dc4c6e3e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2350 ; free virtual = 126309
Phase 4.4 Placer Reporting | Checksum: 1dc4c6e3e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2350 ; free virtual = 126309

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 16661631c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2350 ; free virtual = 126309
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16661631c

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2349 ; free virtual = 126309
Ending Placer Task | Checksum: 7b6bc397

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2349 ; free virtual = 126309
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 2214.652 ; gain = 23.035 ; free physical = 2349 ; free virtual = 126309
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2338 ; free virtual = 126314
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2342 ; free virtual = 126308
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2341 ; free virtual = 126308
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2344 ; free virtual = 126309
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 615ea682 ConstDB: 0 ShapeSum: 1a0d1d15 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f1f0cee4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2324 ; free virtual = 126288

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f1f0cee4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2325 ; free virtual = 126289

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f1f0cee4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2325 ; free virtual = 126289
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 180289951

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2324 ; free virtual = 126287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.359  | TNS=0.000  | WHS=-0.192 | THS=-167.599|

Phase 2 Router Initialization | Checksum: 17b4bec76

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2324 ; free virtual = 126287

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20b8e86ac

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2322 ; free virtual = 126285

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1923
 Number of Nodes with overlaps = 257
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 173908dd1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2331 ; free virtual = 126295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.332  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 204bb5d17

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2331 ; free virtual = 126295
Phase 4 Rip-up And Reroute | Checksum: 204bb5d17

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2331 ; free virtual = 126295

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c8e60b9c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.447  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c8e60b9c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c8e60b9c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295
Phase 5 Delay and Skew Optimization | Checksum: 1c8e60b9c

Time (s): cpu = 00:01:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 178369d61

Time (s): cpu = 00:01:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.447  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1770c5802

Time (s): cpu = 00:01:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.73128 %
  Global Horizontal Routing Utilization  = 4.11832 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 157a32134

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 157a32134

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c6b8044d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.447  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c6b8044d

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2332 ; free virtual = 126295

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2333 ; free virtual = 126296
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2214.652 ; gain = 0.000 ; free physical = 2309 ; free virtual = 126297
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.runs/impl_1/BD_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[5]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[5]) which is driven by a register (BD_i/kth_axi_rni_static_0/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[9] (net: BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[5]) which is driven by a register (BD_i/kth_axi_rni_static_1/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_2/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/HW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[4] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[0]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[5] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[1]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[6] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[2]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[7] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[3]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/recv_address_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg has an input control pin BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/RAM_reg/ADDRBWRADDR[8] (net: BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/G0.recv_buffer/LW/recv_buffer_address2[4]) which is driven by a register (BD_i/kth_axi_rni_static_3/U0/kth_axi_rni_static_0/USER_LOGIC_I/interface/toggle_bit_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 45 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'BD_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_0_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_microblaze_0_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_0_1_0/data/mb_bootloop_le.elf /home/tage/DegreeProject/Zedboard/NoC2xD/NoC2x2_100KHz_AltenDemo_c1_D/NoC2x2_100KHz_AltenDemo_c1_D.srcs/sources_1/bd/BD/ip/BD_cpu_1_0_0/data/mb_bootloop_le.elf 
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2455.387 ; gain = 239.703 ; free physical = 1998 ; free virtual = 125979
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 17:06:28 2016...
