<profile>

<section name = "Vitis HLS Report for 'EntryConv_Pipeline_VITIS_LOOP_8_1'" level="0">
<item name = "Date">Sun Jul  9 00:04:02 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">vitis_workflow2</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">17, 17, 0.170 us, 0.170 us, 17, 17, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_8_1">15, 15, 12, 2, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 369, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 91, -</column>
<column name="Register">-, -, 627, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_fu_255_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln8_fu_209_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln9_1_fu_193_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln9_fu_221_p2">+, 0, 0, 13, 4, 4</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln8_fu_183_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="icmp_ln9_1_fu_250_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="icmp_ln9_fu_245_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln9_fu_287_p2">or, 0, 0, 2, 1, 1</column>
<column name="w_2_7_fu_299_p3">select, 0, 0, 32, 1, 32</column>
<column name="w_2_8_fu_306_p3">select, 0, 0, 32, 1, 32</column>
<column name="w_2_fu_291_p3">select, 0, 0, 32, 1, 32</column>
<column name="x_2_5_fu_337_p3">select, 0, 0, 32, 1, 32</column>
<column name="x_2_6_fu_344_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 2, 4</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_72">9, 2, 2, 4</column>
<column name="m_axi_gmem_ARADDR">14, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_471">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_460">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_466">32, 0, 32, 0</column>
<column name="gmem_addr_reg_440">64, 0, 64, 0</column>
<column name="i_1_reg_428">2, 0, 2, 0</column>
<column name="i_fu_72">2, 0, 2, 0</column>
<column name="icmp_ln8_reg_436">1, 0, 1, 0</column>
<column name="icmp_ln9_1_reg_452">1, 0, 1, 0</column>
<column name="icmp_ln9_reg_446">1, 0, 1, 0</column>
<column name="sext_ln8_1_cast_reg_423">63, 0, 63, 0</column>
<column name="w_2_1_fu_76">32, 0, 32, 0</column>
<column name="w_2_2_fu_80">32, 0, 32, 0</column>
<column name="w_2_3_fu_84">32, 0, 32, 0</column>
<column name="x_2_3_fu_92">32, 0, 32, 0</column>
<column name="x_2_fu_88">32, 0, 32, 0</column>
<column name="icmp_ln8_reg_436">64, 32, 1, 0</column>
<column name="icmp_ln9_1_reg_452">64, 32, 1, 0</column>
<column name="icmp_ln9_reg_446">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, EntryConv_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, EntryConv_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, EntryConv_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, EntryConv_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, EntryConv_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, EntryConv_Pipeline_VITIS_LOOP_8_1, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln8">in, 62, ap_none, sext_ln8, scalar</column>
<column name="sext_ln8_1">in, 62, ap_none, sext_ln8_1, scalar</column>
<column name="w_2_033_out">out, 32, ap_vld, w_2_033_out, pointer</column>
<column name="w_2_033_out_ap_vld">out, 1, ap_vld, w_2_033_out, pointer</column>
<column name="w_1_032_out">out, 32, ap_vld, w_1_032_out, pointer</column>
<column name="w_1_032_out_ap_vld">out, 1, ap_vld, w_1_032_out, pointer</column>
<column name="w_0_031_out">out, 32, ap_vld, w_0_031_out, pointer</column>
<column name="w_0_031_out_ap_vld">out, 1, ap_vld, w_0_031_out, pointer</column>
<column name="x_2_030_out">out, 32, ap_vld, x_2_030_out, pointer</column>
<column name="x_2_030_out_ap_vld">out, 1, ap_vld, x_2_030_out, pointer</column>
<column name="x_1_029_out">out, 32, ap_vld, x_1_029_out, pointer</column>
<column name="x_1_029_out_ap_vld">out, 1, ap_vld, x_1_029_out, pointer</column>
</table>
</item>
</section>
</profile>
