Reading netlist file: "C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\SPI_protocol.vg"
Parsing netlist file "C:\Users\vegad\Desktop\SPI_protocol\impl\gwsynthesis\SPI_protocol.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\vegad\Desktop\SPI_protocol\src\SPI_protocol.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'tck_pad_i' was determined to be a clock but was not created.
WARN  (TA1117) : Can't calculate clocks' relationship between: "tck_pad_i" and "joystk/pll_clock/rpll_inst/CLKOUTD.default_gen_clk"
WARN  (TA1117) : Can't calculate clocks' relationship between: "joystk/pll_clock/rpll_inst/CLKOUTD.default_gen_clk" and "tck_pad_i"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal 'clk_27MHz_d' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\vegad\Desktop\SPI_protocol\impl\pnr\SPI_protocol.power.html" completed
Generate file "C:\Users\vegad\Desktop\SPI_protocol\impl\pnr\SPI_protocol.pin.html" completed
Generate file "C:\Users\vegad\Desktop\SPI_protocol\impl\pnr\SPI_protocol.rpt.html" completed
Generate file "C:\Users\vegad\Desktop\SPI_protocol\impl\pnr\SPI_protocol.rpt.txt" completed
Generate file "C:\Users\vegad\Desktop\SPI_protocol\impl\pnr\SPI_protocol.tr.html" completed
Sun Mar  2 19:14:28 2025

