

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri Apr  4 16:22:32 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.250 us|  0.250 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_9_1_fu_62   |fir_Pipeline_VITIS_LOOP_9_1   |       21|       21|  0.105 us|  0.105 us|   21|   21|       no|
        |grp_fir_Pipeline_VITIS_LOOP_14_2_fu_68  |fir_Pipeline_VITIS_LOOP_14_2  |       24|       24|  0.120 us|  0.120 us|   24|   24|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      155|      186|    -|
|Memory               |        0|     -|       32|       33|    0|
|Multiplexer          |        -|     -|        -|      114|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      195|      333|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |grp_fir_Pipeline_VITIS_LOOP_14_2_fu_68  |fir_Pipeline_VITIS_LOOP_14_2  |        0|   3|  142|  127|    0|
    |grp_fir_Pipeline_VITIS_LOOP_9_1_fu_62   |fir_Pipeline_VITIS_LOOP_9_1   |        0|   0|   13|   59|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                              |        0|   3|  155|  186|    0|
    +----------------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |delay_lane_U  |delay_lane_RAM_AUTO_1R1W  |        0|  32|  33|    0|    20|   32|     1|          640|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                          |        0|  32|  33|    0|    20|   32|     1|          640|
    +--------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  37|          7|    1|          7|
    |delay_lane_address0  |  20|          4|    5|         20|
    |delay_lane_ce0       |  20|          4|    1|          4|
    |delay_lane_ce1       |   9|          2|    1|          2|
    |delay_lane_d0        |  14|          3|   32|         96|
    |delay_lane_we0       |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 114|         23|   41|        132|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |grp_fir_Pipeline_VITIS_LOOP_14_2_fu_68_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_9_1_fu_62_ap_start_reg   |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                |  8|   0|    8|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           fir|  return value|
|input_r          |   in|   32|     ap_none|       input_r|        scalar|
|output_r         |  out|   32|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|taps_address0    |  out|    5|   ap_memory|          taps|         array|
|taps_ce0         |  out|    1|   ap_memory|          taps|         array|
|taps_q0          |   in|   32|   ap_memory|          taps|         array|
+-----------------+-----+-----+------------+--------------+--------------+

