
embedded_system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009db4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08009f48  08009f48  0000af48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a048  0800a048  0000c098  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a048  0800a048  0000b048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a050  0800a050  0000c098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a050  0800a050  0000b050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a054  0800a054  0000b054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  0800a058  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000f6c  20000098  0800a0f0  0000c098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001004  0800a0f0  0000d004  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c098  2**0
                  CONTENTS, READONLY
 12 .debug_info   000188f0  00000000  00000000  0000c0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039c3  00000000  00000000  000249b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001800  00000000  00000000  00028380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012be  00000000  00000000  00029b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a342  00000000  00000000  0002ae3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6d3  00000000  00000000  00055180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb6f0  00000000  00000000  00072853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016df43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007208  00000000  00000000  0016df88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  00175190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000098 	.word	0x20000098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009f2c 	.word	0x08009f2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000009c 	.word	0x2000009c
 80001cc:	08009f2c 	.word	0x08009f2c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f000 b988 	b.w	8000ec0 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	9d08      	ldr	r5, [sp, #32]
 8000bce:	468e      	mov	lr, r1
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	4688      	mov	r8, r1
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d14a      	bne.n	8000c6e <__udivmoddi4+0xa6>
 8000bd8:	428a      	cmp	r2, r1
 8000bda:	4617      	mov	r7, r2
 8000bdc:	d962      	bls.n	8000ca4 <__udivmoddi4+0xdc>
 8000bde:	fab2 f682 	clz	r6, r2
 8000be2:	b14e      	cbz	r6, 8000bf8 <__udivmoddi4+0x30>
 8000be4:	f1c6 0320 	rsb	r3, r6, #32
 8000be8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bec:	fa20 f303 	lsr.w	r3, r0, r3
 8000bf0:	40b7      	lsls	r7, r6
 8000bf2:	ea43 0808 	orr.w	r8, r3, r8
 8000bf6:	40b4      	lsls	r4, r6
 8000bf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bfc:	fa1f fc87 	uxth.w	ip, r7
 8000c00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c04:	0c23      	lsrs	r3, r4, #16
 8000c06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d909      	bls.n	8000c2a <__udivmoddi4+0x62>
 8000c16:	18fb      	adds	r3, r7, r3
 8000c18:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c1c:	f080 80ea 	bcs.w	8000df4 <__udivmoddi4+0x22c>
 8000c20:	429a      	cmp	r2, r3
 8000c22:	f240 80e7 	bls.w	8000df4 <__udivmoddi4+0x22c>
 8000c26:	3902      	subs	r1, #2
 8000c28:	443b      	add	r3, r7
 8000c2a:	1a9a      	subs	r2, r3, r2
 8000c2c:	b2a3      	uxth	r3, r4
 8000c2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3e:	459c      	cmp	ip, r3
 8000c40:	d909      	bls.n	8000c56 <__udivmoddi4+0x8e>
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c48:	f080 80d6 	bcs.w	8000df8 <__udivmoddi4+0x230>
 8000c4c:	459c      	cmp	ip, r3
 8000c4e:	f240 80d3 	bls.w	8000df8 <__udivmoddi4+0x230>
 8000c52:	443b      	add	r3, r7
 8000c54:	3802      	subs	r0, #2
 8000c56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c5a:	eba3 030c 	sub.w	r3, r3, ip
 8000c5e:	2100      	movs	r1, #0
 8000c60:	b11d      	cbz	r5, 8000c6a <__udivmoddi4+0xa2>
 8000c62:	40f3      	lsrs	r3, r6
 8000c64:	2200      	movs	r2, #0
 8000c66:	e9c5 3200 	strd	r3, r2, [r5]
 8000c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d905      	bls.n	8000c7e <__udivmoddi4+0xb6>
 8000c72:	b10d      	cbz	r5, 8000c78 <__udivmoddi4+0xb0>
 8000c74:	e9c5 0100 	strd	r0, r1, [r5]
 8000c78:	2100      	movs	r1, #0
 8000c7a:	4608      	mov	r0, r1
 8000c7c:	e7f5      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000c7e:	fab3 f183 	clz	r1, r3
 8000c82:	2900      	cmp	r1, #0
 8000c84:	d146      	bne.n	8000d14 <__udivmoddi4+0x14c>
 8000c86:	4573      	cmp	r3, lr
 8000c88:	d302      	bcc.n	8000c90 <__udivmoddi4+0xc8>
 8000c8a:	4282      	cmp	r2, r0
 8000c8c:	f200 8105 	bhi.w	8000e9a <__udivmoddi4+0x2d2>
 8000c90:	1a84      	subs	r4, r0, r2
 8000c92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c96:	2001      	movs	r0, #1
 8000c98:	4690      	mov	r8, r2
 8000c9a:	2d00      	cmp	r5, #0
 8000c9c:	d0e5      	beq.n	8000c6a <__udivmoddi4+0xa2>
 8000c9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000ca2:	e7e2      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000ca4:	2a00      	cmp	r2, #0
 8000ca6:	f000 8090 	beq.w	8000dca <__udivmoddi4+0x202>
 8000caa:	fab2 f682 	clz	r6, r2
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	f040 80a4 	bne.w	8000dfc <__udivmoddi4+0x234>
 8000cb4:	1a8a      	subs	r2, r1, r2
 8000cb6:	0c03      	lsrs	r3, r0, #16
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	b280      	uxth	r0, r0
 8000cbe:	b2bc      	uxth	r4, r7
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cce:	fb04 f20c 	mul.w	r2, r4, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d907      	bls.n	8000ce6 <__udivmoddi4+0x11e>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cdc:	d202      	bcs.n	8000ce4 <__udivmoddi4+0x11c>
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	f200 80e0 	bhi.w	8000ea4 <__udivmoddi4+0x2dc>
 8000ce4:	46c4      	mov	ip, r8
 8000ce6:	1a9b      	subs	r3, r3, r2
 8000ce8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cf0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cf4:	fb02 f404 	mul.w	r4, r2, r4
 8000cf8:	429c      	cmp	r4, r3
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0x144>
 8000cfc:	18fb      	adds	r3, r7, r3
 8000cfe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x142>
 8000d04:	429c      	cmp	r4, r3
 8000d06:	f200 80ca 	bhi.w	8000e9e <__udivmoddi4+0x2d6>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	1b1b      	subs	r3, r3, r4
 8000d0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d12:	e7a5      	b.n	8000c60 <__udivmoddi4+0x98>
 8000d14:	f1c1 0620 	rsb	r6, r1, #32
 8000d18:	408b      	lsls	r3, r1
 8000d1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d1e:	431f      	orrs	r7, r3
 8000d20:	fa0e f401 	lsl.w	r4, lr, r1
 8000d24:	fa20 f306 	lsr.w	r3, r0, r6
 8000d28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d30:	4323      	orrs	r3, r4
 8000d32:	fa00 f801 	lsl.w	r8, r0, r1
 8000d36:	fa1f fc87 	uxth.w	ip, r7
 8000d3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d3e:	0c1c      	lsrs	r4, r3, #16
 8000d40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d4c:	45a6      	cmp	lr, r4
 8000d4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d52:	d909      	bls.n	8000d68 <__udivmoddi4+0x1a0>
 8000d54:	193c      	adds	r4, r7, r4
 8000d56:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d5a:	f080 809c 	bcs.w	8000e96 <__udivmoddi4+0x2ce>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f240 8099 	bls.w	8000e96 <__udivmoddi4+0x2ce>
 8000d64:	3802      	subs	r0, #2
 8000d66:	443c      	add	r4, r7
 8000d68:	eba4 040e 	sub.w	r4, r4, lr
 8000d6c:	fa1f fe83 	uxth.w	lr, r3
 8000d70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d74:	fb09 4413 	mls	r4, r9, r3, r4
 8000d78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d80:	45a4      	cmp	ip, r4
 8000d82:	d908      	bls.n	8000d96 <__udivmoddi4+0x1ce>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d8a:	f080 8082 	bcs.w	8000e92 <__udivmoddi4+0x2ca>
 8000d8e:	45a4      	cmp	ip, r4
 8000d90:	d97f      	bls.n	8000e92 <__udivmoddi4+0x2ca>
 8000d92:	3b02      	subs	r3, #2
 8000d94:	443c      	add	r4, r7
 8000d96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d9a:	eba4 040c 	sub.w	r4, r4, ip
 8000d9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000da2:	4564      	cmp	r4, ip
 8000da4:	4673      	mov	r3, lr
 8000da6:	46e1      	mov	r9, ip
 8000da8:	d362      	bcc.n	8000e70 <__udivmoddi4+0x2a8>
 8000daa:	d05f      	beq.n	8000e6c <__udivmoddi4+0x2a4>
 8000dac:	b15d      	cbz	r5, 8000dc6 <__udivmoddi4+0x1fe>
 8000dae:	ebb8 0203 	subs.w	r2, r8, r3
 8000db2:	eb64 0409 	sbc.w	r4, r4, r9
 8000db6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dba:	fa22 f301 	lsr.w	r3, r2, r1
 8000dbe:	431e      	orrs	r6, r3
 8000dc0:	40cc      	lsrs	r4, r1
 8000dc2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	e74f      	b.n	8000c6a <__udivmoddi4+0xa2>
 8000dca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dce:	0c01      	lsrs	r1, r0, #16
 8000dd0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dd4:	b280      	uxth	r0, r0
 8000dd6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dda:	463b      	mov	r3, r7
 8000ddc:	4638      	mov	r0, r7
 8000dde:	463c      	mov	r4, r7
 8000de0:	46b8      	mov	r8, r7
 8000de2:	46be      	mov	lr, r7
 8000de4:	2620      	movs	r6, #32
 8000de6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dea:	eba2 0208 	sub.w	r2, r2, r8
 8000dee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000df2:	e766      	b.n	8000cc2 <__udivmoddi4+0xfa>
 8000df4:	4601      	mov	r1, r0
 8000df6:	e718      	b.n	8000c2a <__udivmoddi4+0x62>
 8000df8:	4610      	mov	r0, r2
 8000dfa:	e72c      	b.n	8000c56 <__udivmoddi4+0x8e>
 8000dfc:	f1c6 0220 	rsb	r2, r6, #32
 8000e00:	fa2e f302 	lsr.w	r3, lr, r2
 8000e04:	40b7      	lsls	r7, r6
 8000e06:	40b1      	lsls	r1, r6
 8000e08:	fa20 f202 	lsr.w	r2, r0, r2
 8000e0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e10:	430a      	orrs	r2, r1
 8000e12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e16:	b2bc      	uxth	r4, r7
 8000e18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e22:	fb08 f904 	mul.w	r9, r8, r4
 8000e26:	40b0      	lsls	r0, r6
 8000e28:	4589      	cmp	r9, r1
 8000e2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e2e:	b280      	uxth	r0, r0
 8000e30:	d93e      	bls.n	8000eb0 <__udivmoddi4+0x2e8>
 8000e32:	1879      	adds	r1, r7, r1
 8000e34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e38:	d201      	bcs.n	8000e3e <__udivmoddi4+0x276>
 8000e3a:	4589      	cmp	r9, r1
 8000e3c:	d81f      	bhi.n	8000e7e <__udivmoddi4+0x2b6>
 8000e3e:	eba1 0109 	sub.w	r1, r1, r9
 8000e42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e46:	fb09 f804 	mul.w	r8, r9, r4
 8000e4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e4e:	b292      	uxth	r2, r2
 8000e50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e54:	4542      	cmp	r2, r8
 8000e56:	d229      	bcs.n	8000eac <__udivmoddi4+0x2e4>
 8000e58:	18ba      	adds	r2, r7, r2
 8000e5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e5e:	d2c4      	bcs.n	8000dea <__udivmoddi4+0x222>
 8000e60:	4542      	cmp	r2, r8
 8000e62:	d2c2      	bcs.n	8000dea <__udivmoddi4+0x222>
 8000e64:	f1a9 0102 	sub.w	r1, r9, #2
 8000e68:	443a      	add	r2, r7
 8000e6a:	e7be      	b.n	8000dea <__udivmoddi4+0x222>
 8000e6c:	45f0      	cmp	r8, lr
 8000e6e:	d29d      	bcs.n	8000dac <__udivmoddi4+0x1e4>
 8000e70:	ebbe 0302 	subs.w	r3, lr, r2
 8000e74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e78:	3801      	subs	r0, #1
 8000e7a:	46e1      	mov	r9, ip
 8000e7c:	e796      	b.n	8000dac <__udivmoddi4+0x1e4>
 8000e7e:	eba7 0909 	sub.w	r9, r7, r9
 8000e82:	4449      	add	r1, r9
 8000e84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e8c:	fb09 f804 	mul.w	r8, r9, r4
 8000e90:	e7db      	b.n	8000e4a <__udivmoddi4+0x282>
 8000e92:	4673      	mov	r3, lr
 8000e94:	e77f      	b.n	8000d96 <__udivmoddi4+0x1ce>
 8000e96:	4650      	mov	r0, sl
 8000e98:	e766      	b.n	8000d68 <__udivmoddi4+0x1a0>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e6fd      	b.n	8000c9a <__udivmoddi4+0xd2>
 8000e9e:	443b      	add	r3, r7
 8000ea0:	3a02      	subs	r2, #2
 8000ea2:	e733      	b.n	8000d0c <__udivmoddi4+0x144>
 8000ea4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea8:	443b      	add	r3, r7
 8000eaa:	e71c      	b.n	8000ce6 <__udivmoddi4+0x11e>
 8000eac:	4649      	mov	r1, r9
 8000eae:	e79c      	b.n	8000dea <__udivmoddi4+0x222>
 8000eb0:	eba1 0109 	sub.w	r1, r1, r9
 8000eb4:	46c4      	mov	ip, r8
 8000eb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eba:	fb09 f804 	mul.w	r8, r9, r4
 8000ebe:	e7c4      	b.n	8000e4a <__udivmoddi4+0x282>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <getTimer3Instance>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
TIM_TypeDef getTimer3Instance()
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  return *htim3.Instance;
 8000ecc:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <getTimer3Instance+0x24>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	2368      	movs	r3, #104	@ 0x68
 8000ed8:	461a      	mov	r2, r3
 8000eda:	f007 fc22 	bl	8008722 <memcpy>
}
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	2000035c 	.word	0x2000035c

08000eec <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000efc:	d014      	beq.n	8000f28 <HAL_GPIO_EXTI_Callback+0x3c>
 8000efe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000f02:	dc21      	bgt.n	8000f48 <HAL_GPIO_EXTI_Callback+0x5c>
 8000f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f08:	d012      	beq.n	8000f30 <HAL_GPIO_EXTI_Callback+0x44>
 8000f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f0e:	dc1b      	bgt.n	8000f48 <HAL_GPIO_EXTI_Callback+0x5c>
 8000f10:	2b20      	cmp	r3, #32
 8000f12:	d015      	beq.n	8000f40 <HAL_GPIO_EXTI_Callback+0x54>
 8000f14:	2b20      	cmp	r3, #32
 8000f16:	dc17      	bgt.n	8000f48 <HAL_GPIO_EXTI_Callback+0x5c>
 8000f18:	2b08      	cmp	r3, #8
 8000f1a:	d002      	beq.n	8000f22 <HAL_GPIO_EXTI_Callback+0x36>
 8000f1c:	2b10      	cmp	r3, #16
 8000f1e:	d00b      	beq.n	8000f38 <HAL_GPIO_EXTI_Callback+0x4c>
    break;
  case ROW3_Pin:
    rowEvent(3);
    break;
  }
}
 8000f20:	e012      	b.n	8000f48 <HAL_GPIO_EXTI_Callback+0x5c>
    onFlowPulse();
 8000f22:	f005 ffc1 	bl	8006ea8 <onFlowPulse>
    break;
 8000f26:	e00f      	b.n	8000f48 <HAL_GPIO_EXTI_Callback+0x5c>
    rowEvent(0);
 8000f28:	2000      	movs	r0, #0
 8000f2a:	f006 f9f3 	bl	8007314 <rowEvent>
    break;
 8000f2e:	e00b      	b.n	8000f48 <HAL_GPIO_EXTI_Callback+0x5c>
    rowEvent(1);
 8000f30:	2001      	movs	r0, #1
 8000f32:	f006 f9ef 	bl	8007314 <rowEvent>
    break;
 8000f36:	e007      	b.n	8000f48 <HAL_GPIO_EXTI_Callback+0x5c>
    rowEvent(2);
 8000f38:	2002      	movs	r0, #2
 8000f3a:	f006 f9eb 	bl	8007314 <rowEvent>
    break;
 8000f3e:	e003      	b.n	8000f48 <HAL_GPIO_EXTI_Callback+0x5c>
    rowEvent(3);
 8000f40:	2003      	movs	r0, #3
 8000f42:	f006 f9e7 	bl	8007314 <rowEvent>
    break;
 8000f46:	bf00      	nop
}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  // Called on CC1/CC2 edges (i.e., every count change in encoder mode)
  if (htim->Instance == TIM3)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f94 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d114      	bne.n	8000f8c <HAL_TIM_IC_CaptureCallback+0x3c>
  {
    // Read count and direction
    int16_t cnt = (int16_t)__HAL_TIM_GET_COUNTER(htim);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f68:	81fb      	strh	r3, [r7, #14]
    unsigned down = __HAL_TIM_IS_TIM_COUNTING_DOWN(htim); // 0=cw, 1=ccw
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 0310 	and.w	r3, r3, #16
 8000f74:	2b10      	cmp	r3, #16
 8000f76:	bf0c      	ite	eq
 8000f78:	2301      	moveq	r3, #1
 8000f7a:	2300      	movne	r3, #0
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	60bb      	str	r3, [r7, #8]

    // TODO: your handler
    // Example: call a user function to react to step
    onRotate(cnt, down);
 8000f80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f84:	68b9      	ldr	r1, [r7, #8]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f006 fffe 	bl	8007f88 <onRotate>
  }
}
 8000f8c:	bf00      	nop
 8000f8e:	3710      	adds	r7, #16
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40000400 	.word	0x40000400

08000f98 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d10c      	bne.n	8000fc4 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
    onWrap(__HAL_TIM_IS_TIM_COUNTING_DOWN(htim));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0310 	and.w	r3, r3, #16
 8000fb4:	2b10      	cmp	r3, #16
 8000fb6:	bf0c      	ite	eq
 8000fb8:	2301      	moveq	r3, #1
 8000fba:	2300      	movne	r3, #0
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f007 f832 	bl	8008028 <onWrap>
    // handle wrap-around if you care
  }
  if (htim->Instance == TIM2)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fcc:	d103      	bne.n	8000fd6 <HAL_TIM_PeriodElapsedCallback+0x3e>
  {
    // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
    LCD_TIM_2_Callback(); // from src/lcd.c - drives the LCD state machine
 8000fce:	f006 fa55 	bl	800747c <LCD_TIM_2_Callback>
    Delay_TIM_2_Callback();
 8000fd2:	f005 fdfd 	bl	8006bd0 <Delay_TIM_2_Callback>
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40000400 	.word	0x40000400

08000fe4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int fd, unsigned char *buf, int len)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d002      	beq.n	8000ffc <_write+0x18>
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d107      	bne.n	800100c <_write+0x28>
  {                                            // stdout or stderr ?
    HAL_UART_Transmit(&huart2, buf, len, 999); // Print to the UART
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	b29a      	uxth	r2, r3
 8001000:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001004:	68b9      	ldr	r1, [r7, #8]
 8001006:	4804      	ldr	r0, [pc, #16]	@ (8001018 <_write+0x34>)
 8001008:	f005 f809 	bl	800601e <HAL_UART_Transmit>
  }
  return len;
 800100c:	687b      	ldr	r3, [r7, #4]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3710      	adds	r7, #16
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	200003f4 	.word	0x200003f4

0800101c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001020:	f001 f8e8 	bl	80021f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001024:	f000 f830 	bl	8001088 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001028:	f000 fb74 	bl	8001714 <MX_GPIO_Init>
  MX_DMA_Init();
 800102c:	f000 fb4c 	bl	80016c8 <MX_DMA_Init>
  MX_TIM1_Init();
 8001030:	f000 f976 	bl	8001320 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001034:	f000 f9c8 	bl	80013c8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001038:	f000 fa14 	bl	8001464 <MX_TIM3_Init>
  MX_SPI2_Init();
 800103c:	f000 f8f4 	bl	8001228 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001040:	f000 f930 	bl	80012a4 <MX_SPI3_Init>
  MX_SPI1_Init();
 8001044:	f000 f8b2 	bl	80011ac <MX_SPI1_Init>
  MX_I2C1_Init();
 8001048:	f000 f870 	bl	800112c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800104c:	f000 fb0c 	bl	8001668 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 8001050:	f000 fa5e 	bl	8001510 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001054:	4809      	ldr	r0, [pc, #36]	@ (800107c <main+0x60>)
 8001056:	f003 fb25 	bl	80046a4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 800105a:	213c      	movs	r1, #60	@ 0x3c
 800105c:	4808      	ldr	r0, [pc, #32]	@ (8001080 <main+0x64>)
 800105e:	f003 fd9f 	bl	8004ba0 <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001062:	2108      	movs	r1, #8
 8001064:	4807      	ldr	r0, [pc, #28]	@ (8001084 <main+0x68>)
 8001066:	f003 fbef 	bl	8004848 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 800106a:	2108      	movs	r1, #8
 800106c:	4805      	ldr	r0, [pc, #20]	@ (8001084 <main+0x68>)
 800106e:	f004 fd85 	bl	8005b7c <HAL_TIMEx_PWMN_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  run();
 8001072:	f007 f82b 	bl	80080cc <run>
 8001076:	2300      	movs	r3, #0
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8001078:	4618      	mov	r0, r3
 800107a:	bd80      	pop	{r7, pc}
 800107c:	20000310 	.word	0x20000310
 8001080:	2000035c 	.word	0x2000035c
 8001084:	200003a8 	.word	0x200003a8

08001088 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b096      	sub	sp, #88	@ 0x58
 800108c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108e:	f107 0314 	add.w	r3, r7, #20
 8001092:	2244      	movs	r2, #68	@ 0x44
 8001094:	2100      	movs	r1, #0
 8001096:	4618      	mov	r0, r3
 8001098:	f007 fab8 	bl	800860c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800109c:	463b      	mov	r3, r7
 800109e:	2200      	movs	r2, #0
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	605a      	str	r2, [r3, #4]
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	60da      	str	r2, [r3, #12]
 80010a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010aa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80010ae:	f001 feed 	bl	8002e8c <HAL_PWREx_ControlVoltageScaling>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010b8:	f000 fc74 	bl	80019a4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010bc:	2302      	movs	r3, #2
 80010be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010c6:	2310      	movs	r3, #16
 80010c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ca:	2302      	movs	r3, #2
 80010cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ce:	2302      	movs	r3, #2
 80010d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010d2:	2301      	movs	r3, #1
 80010d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010d6:	230a      	movs	r3, #10
 80010d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80010da:	2307      	movs	r3, #7
 80010dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010de:	2302      	movs	r3, #2
 80010e0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010e2:	2302      	movs	r3, #2
 80010e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4618      	mov	r0, r3
 80010ec:	f001 ff24 	bl	8002f38 <HAL_RCC_OscConfig>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010f6:	f000 fc55 	bl	80019a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80010fa:	230f      	movs	r3, #15
 80010fc:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010fe:	2303      	movs	r3, #3
 8001100:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001102:	2300      	movs	r3, #0
 8001104:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001106:	2300      	movs	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 800110a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800110e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001110:	463b      	mov	r3, r7
 8001112:	2104      	movs	r1, #4
 8001114:	4618      	mov	r0, r3
 8001116:	f002 faeb 	bl	80036f0 <HAL_RCC_ClockConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001120:	f000 fc40 	bl	80019a4 <Error_Handler>
  }
}
 8001124:	bf00      	nop
 8001126:	3758      	adds	r7, #88	@ 0x58
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001130:	4b1b      	ldr	r3, [pc, #108]	@ (80011a0 <MX_I2C1_Init+0x74>)
 8001132:	4a1c      	ldr	r2, [pc, #112]	@ (80011a4 <MX_I2C1_Init+0x78>)
 8001134:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8001136:	4b1a      	ldr	r3, [pc, #104]	@ (80011a0 <MX_I2C1_Init+0x74>)
 8001138:	4a1b      	ldr	r2, [pc, #108]	@ (80011a8 <MX_I2C1_Init+0x7c>)
 800113a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800113c:	4b18      	ldr	r3, [pc, #96]	@ (80011a0 <MX_I2C1_Init+0x74>)
 800113e:	2200      	movs	r2, #0
 8001140:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001142:	4b17      	ldr	r3, [pc, #92]	@ (80011a0 <MX_I2C1_Init+0x74>)
 8001144:	2201      	movs	r2, #1
 8001146:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001148:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <MX_I2C1_Init+0x74>)
 800114a:	2200      	movs	r2, #0
 800114c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800114e:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <MX_I2C1_Init+0x74>)
 8001150:	2200      	movs	r2, #0
 8001152:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001154:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <MX_I2C1_Init+0x74>)
 8001156:	2200      	movs	r2, #0
 8001158:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800115a:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <MX_I2C1_Init+0x74>)
 800115c:	2200      	movs	r2, #0
 800115e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001160:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <MX_I2C1_Init+0x74>)
 8001162:	2200      	movs	r2, #0
 8001164:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001166:	480e      	ldr	r0, [pc, #56]	@ (80011a0 <MX_I2C1_Init+0x74>)
 8001168:	f001 fd50 	bl	8002c0c <HAL_I2C_Init>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001172:	f000 fc17 	bl	80019a4 <Error_Handler>
  }

  /** Configure Analogue filter
   */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001176:	2100      	movs	r1, #0
 8001178:	4809      	ldr	r0, [pc, #36]	@ (80011a0 <MX_I2C1_Init+0x74>)
 800117a:	f001 fde2 	bl	8002d42 <HAL_I2CEx_ConfigAnalogFilter>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001184:	f000 fc0e 	bl	80019a4 <Error_Handler>
  }

  /** Configure Digital filter
   */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001188:	2100      	movs	r1, #0
 800118a:	4805      	ldr	r0, [pc, #20]	@ (80011a0 <MX_I2C1_Init+0x74>)
 800118c:	f001 fe24 	bl	8002dd8 <HAL_I2CEx_ConfigDigitalFilter>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001196:	f000 fc05 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	200000b4 	.word	0x200000b4
 80011a4:	40005400 	.word	0x40005400
 80011a8:	10d19ce4 	.word	0x10d19ce4

080011ac <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011b2:	4a1c      	ldr	r2, [pc, #112]	@ (8001224 <MX_SPI1_Init+0x78>)
 80011b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011be:	4b18      	ldr	r3, [pc, #96]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011c4:	4b16      	ldr	r3, [pc, #88]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011c6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80011ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011cc:	4b14      	ldr	r3, [pc, #80]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011d2:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011d8:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80011e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011e2:	2238      	movs	r2, #56	@ 0x38
 80011e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80011f8:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <MX_SPI1_Init+0x74>)
 80011fa:	2207      	movs	r2, #7
 80011fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011fe:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <MX_SPI1_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001204:	4b06      	ldr	r3, [pc, #24]	@ (8001220 <MX_SPI1_Init+0x74>)
 8001206:	2208      	movs	r2, #8
 8001208:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800120a:	4805      	ldr	r0, [pc, #20]	@ (8001220 <MX_SPI1_Init+0x74>)
 800120c:	f003 f950 	bl	80044b0 <HAL_SPI_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001216:	f000 fbc5 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	20000108 	.word	0x20000108
 8001224:	40013000 	.word	0x40013000

08001228 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800122c:	4b1b      	ldr	r3, [pc, #108]	@ (800129c <MX_SPI2_Init+0x74>)
 800122e:	4a1c      	ldr	r2, [pc, #112]	@ (80012a0 <MX_SPI2_Init+0x78>)
 8001230:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001232:	4b1a      	ldr	r3, [pc, #104]	@ (800129c <MX_SPI2_Init+0x74>)
 8001234:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001238:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800123a:	4b18      	ldr	r3, [pc, #96]	@ (800129c <MX_SPI2_Init+0x74>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8001240:	4b16      	ldr	r3, [pc, #88]	@ (800129c <MX_SPI2_Init+0x74>)
 8001242:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001246:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001248:	4b14      	ldr	r3, [pc, #80]	@ (800129c <MX_SPI2_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800124e:	4b13      	ldr	r3, [pc, #76]	@ (800129c <MX_SPI2_Init+0x74>)
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001254:	4b11      	ldr	r3, [pc, #68]	@ (800129c <MX_SPI2_Init+0x74>)
 8001256:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800125a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800125c:	4b0f      	ldr	r3, [pc, #60]	@ (800129c <MX_SPI2_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001262:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <MX_SPI2_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001268:	4b0c      	ldr	r3, [pc, #48]	@ (800129c <MX_SPI2_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800126e:	4b0b      	ldr	r3, [pc, #44]	@ (800129c <MX_SPI2_Init+0x74>)
 8001270:	2200      	movs	r2, #0
 8001272:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001274:	4b09      	ldr	r3, [pc, #36]	@ (800129c <MX_SPI2_Init+0x74>)
 8001276:	2207      	movs	r2, #7
 8001278:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800127a:	4b08      	ldr	r3, [pc, #32]	@ (800129c <MX_SPI2_Init+0x74>)
 800127c:	2200      	movs	r2, #0
 800127e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001280:	4b06      	ldr	r3, [pc, #24]	@ (800129c <MX_SPI2_Init+0x74>)
 8001282:	2208      	movs	r2, #8
 8001284:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001286:	4805      	ldr	r0, [pc, #20]	@ (800129c <MX_SPI2_Init+0x74>)
 8001288:	f003 f912 	bl	80044b0 <HAL_SPI_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001292:	f000 fb87 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */
}
 8001296:	bf00      	nop
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	2000016c 	.word	0x2000016c
 80012a0:	40003800 	.word	0x40003800

080012a4 <MX_SPI3_Init>:
 * @brief SPI3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI3_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80012a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012aa:	4a1c      	ldr	r2, [pc, #112]	@ (800131c <MX_SPI3_Init+0x78>)
 80012ac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80012ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012b4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80012b6:	4b18      	ldr	r3, [pc, #96]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80012bc:	4b16      	ldr	r3, [pc, #88]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012be:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80012c2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012c4:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012ca:	4b13      	ldr	r3, [pc, #76]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80012d0:	4b11      	ldr	r3, [pc, #68]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012d6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012da:	2200      	movs	r2, #0
 80012dc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012de:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80012e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80012f0:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012f2:	2207      	movs	r2, #7
 80012f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012f6:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012fc:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <MX_SPI3_Init+0x74>)
 80012fe:	2208      	movs	r2, #8
 8001300:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001302:	4805      	ldr	r0, [pc, #20]	@ (8001318 <MX_SPI3_Init+0x74>)
 8001304:	f003 f8d4 	bl	80044b0 <HAL_SPI_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800130e:	f000 fb49 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */
}
 8001312:	bf00      	nop
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	200001d0 	.word	0x200001d0
 800131c:	40003c00 	.word	0x40003c00

08001320 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001326:	f107 0310 	add.w	r3, r7, #16
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800133e:	4b20      	ldr	r3, [pc, #128]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 8001340:	4a20      	ldr	r2, [pc, #128]	@ (80013c4 <MX_TIM1_Init+0xa4>)
 8001342:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4999;
 8001344:	4b1e      	ldr	r3, [pc, #120]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 8001346:	f241 3287 	movw	r2, #4999	@ 0x1387
 800134a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134c:	4b1c      	ldr	r3, [pc, #112]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1;
 8001352:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 8001354:	2201      	movs	r2, #1
 8001356:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001358:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 800135a:	2200      	movs	r2, #0
 800135c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800135e:	4b18      	ldr	r3, [pc, #96]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 8001360:	2200      	movs	r2, #0
 8001362:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001364:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 8001366:	2200      	movs	r2, #0
 8001368:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800136a:	4815      	ldr	r0, [pc, #84]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 800136c:	f003 f943 	bl	80045f6 <HAL_TIM_Base_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001376:	f000 fb15 	bl	80019a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800137a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800137e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001380:	f107 0310 	add.w	r3, r7, #16
 8001384:	4619      	mov	r1, r3
 8001386:	480e      	ldr	r0, [pc, #56]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 8001388:	f003 fed4 	bl	8005134 <HAL_TIM_ConfigClockSource>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001392:	f000 fb07 	bl	80019a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001396:	2300      	movs	r3, #0
 8001398:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800139a:	2300      	movs	r3, #0
 800139c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	4619      	mov	r1, r3
 80013a6:	4806      	ldr	r0, [pc, #24]	@ (80013c0 <MX_TIM1_Init+0xa0>)
 80013a8:	f004 fca2 	bl	8005cf0 <HAL_TIMEx_MasterConfigSynchronization>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80013b2:	f000 faf7 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
}
 80013b6:	bf00      	nop
 80013b8:	3720      	adds	r7, #32
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	200002c4 	.word	0x200002c4
 80013c4:	40012c00 	.word	0x40012c00

080013c8 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b088      	sub	sp, #32
 80013cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ce:	f107 0310 	add.w	r3, r7, #16
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]
 80013d8:	609a      	str	r2, [r3, #8]
 80013da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001460 <MX_TIM2_Init+0x98>)
 80013e8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80013ec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 80013ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001460 <MX_TIM2_Init+0x98>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <MX_TIM2_Init+0x98>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 80013fa:	4b19      	ldr	r3, [pc, #100]	@ (8001460 <MX_TIM2_Init+0x98>)
 80013fc:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001400:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001402:	4b17      	ldr	r3, [pc, #92]	@ (8001460 <MX_TIM2_Init+0x98>)
 8001404:	2200      	movs	r2, #0
 8001406:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001408:	4b15      	ldr	r3, [pc, #84]	@ (8001460 <MX_TIM2_Init+0x98>)
 800140a:	2200      	movs	r2, #0
 800140c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800140e:	4814      	ldr	r0, [pc, #80]	@ (8001460 <MX_TIM2_Init+0x98>)
 8001410:	f003 f8f1 	bl	80045f6 <HAL_TIM_Base_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800141a:	f000 fac3 	bl	80019a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001422:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001424:	f107 0310 	add.w	r3, r7, #16
 8001428:	4619      	mov	r1, r3
 800142a:	480d      	ldr	r0, [pc, #52]	@ (8001460 <MX_TIM2_Init+0x98>)
 800142c:	f003 fe82 	bl	8005134 <HAL_TIM_ConfigClockSource>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001436:	f000 fab5 	bl	80019a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	4806      	ldr	r0, [pc, #24]	@ (8001460 <MX_TIM2_Init+0x98>)
 8001448:	f004 fc52 	bl	8005cf0 <HAL_TIMEx_MasterConfigSynchronization>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001452:	f000 faa7 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
}
 8001456:	bf00      	nop
 8001458:	3720      	adds	r7, #32
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000310 	.word	0x20000310

08001464 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08c      	sub	sp, #48	@ 0x30
 8001468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	2224      	movs	r2, #36	@ 0x24
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f007 f8ca 	bl	800860c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001478:	463b      	mov	r3, r7
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001482:	4b21      	ldr	r3, [pc, #132]	@ (8001508 <MX_TIM3_Init+0xa4>)
 8001484:	4a21      	ldr	r2, [pc, #132]	@ (800150c <MX_TIM3_Init+0xa8>)
 8001486:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001488:	4b1f      	ldr	r3, [pc, #124]	@ (8001508 <MX_TIM3_Init+0xa4>)
 800148a:	2200      	movs	r2, #0
 800148c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148e:	4b1e      	ldr	r3, [pc, #120]	@ (8001508 <MX_TIM3_Init+0xa4>)
 8001490:	2200      	movs	r2, #0
 8001492:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001494:	4b1c      	ldr	r3, [pc, #112]	@ (8001508 <MX_TIM3_Init+0xa4>)
 8001496:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800149a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800149c:	4b1a      	ldr	r3, [pc, #104]	@ (8001508 <MX_TIM3_Init+0xa4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014a2:	4b19      	ldr	r3, [pc, #100]	@ (8001508 <MX_TIM3_Init+0xa4>)
 80014a4:	2280      	movs	r2, #128	@ 0x80
 80014a6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014a8:	2303      	movs	r3, #3
 80014aa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014ac:	2300      	movs	r3, #0
 80014ae:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80014bc:	2300      	movs	r3, #0
 80014be:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014c0:	2301      	movs	r3, #1
 80014c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80014c8:	230a      	movs	r3, #10
 80014ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	4619      	mov	r1, r3
 80014d2:	480d      	ldr	r0, [pc, #52]	@ (8001508 <MX_TIM3_Init+0xa4>)
 80014d4:	f003 fabe 	bl	8004a54 <HAL_TIM_Encoder_Init>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80014de:	f000 fa61 	bl	80019a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	@ (8001508 <MX_TIM3_Init+0xa4>)
 80014f0:	f004 fbfe 	bl	8005cf0 <HAL_TIMEx_MasterConfigSynchronization>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80014fa:	f000 fa53 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
}
 80014fe:	bf00      	nop
 8001500:	3730      	adds	r7, #48	@ 0x30
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	2000035c 	.word	0x2000035c
 800150c:	40000400 	.word	0x40000400

08001510 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b09a      	sub	sp, #104	@ 0x68
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001516:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800151a:	2200      	movs	r2, #0
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	605a      	str	r2, [r3, #4]
 8001520:	609a      	str	r2, [r3, #8]
 8001522:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001524:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001530:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001534:	2200      	movs	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	609a      	str	r2, [r3, #8]
 800153c:	60da      	str	r2, [r3, #12]
 800153e:	611a      	str	r2, [r3, #16]
 8001540:	615a      	str	r2, [r3, #20]
 8001542:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001544:	1d3b      	adds	r3, r7, #4
 8001546:	222c      	movs	r2, #44	@ 0x2c
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f007 f85e 	bl	800860c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001550:	4b43      	ldr	r3, [pc, #268]	@ (8001660 <MX_TIM8_Init+0x150>)
 8001552:	4a44      	ldr	r2, [pc, #272]	@ (8001664 <MX_TIM8_Init+0x154>)
 8001554:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001556:	4b42      	ldr	r3, [pc, #264]	@ (8001660 <MX_TIM8_Init+0x150>)
 8001558:	2200      	movs	r2, #0
 800155a:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155c:	4b40      	ldr	r3, [pc, #256]	@ (8001660 <MX_TIM8_Init+0x150>)
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 124;
 8001562:	4b3f      	ldr	r3, [pc, #252]	@ (8001660 <MX_TIM8_Init+0x150>)
 8001564:	227c      	movs	r2, #124	@ 0x7c
 8001566:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001568:	4b3d      	ldr	r3, [pc, #244]	@ (8001660 <MX_TIM8_Init+0x150>)
 800156a:	2200      	movs	r2, #0
 800156c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800156e:	4b3c      	ldr	r3, [pc, #240]	@ (8001660 <MX_TIM8_Init+0x150>)
 8001570:	2200      	movs	r2, #0
 8001572:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001574:	4b3a      	ldr	r3, [pc, #232]	@ (8001660 <MX_TIM8_Init+0x150>)
 8001576:	2200      	movs	r2, #0
 8001578:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800157a:	4839      	ldr	r0, [pc, #228]	@ (8001660 <MX_TIM8_Init+0x150>)
 800157c:	f003 f83b 	bl	80045f6 <HAL_TIM_Base_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001586:	f000 fa0d 	bl	80019a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800158a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800158e:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001590:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001594:	4619      	mov	r1, r3
 8001596:	4832      	ldr	r0, [pc, #200]	@ (8001660 <MX_TIM8_Init+0x150>)
 8001598:	f003 fdcc 	bl	8005134 <HAL_TIM_ConfigClockSource>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80015a2:	f000 f9ff 	bl	80019a4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80015a6:	482e      	ldr	r0, [pc, #184]	@ (8001660 <MX_TIM8_Init+0x150>)
 80015a8:	f003 f8ec 	bl	8004784 <HAL_TIM_PWM_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80015b2:	f000 f9f7 	bl	80019a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015b6:	2300      	movs	r3, #0
 80015b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015ba:	2300      	movs	r3, #0
 80015bc:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80015c2:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80015c6:	4619      	mov	r1, r3
 80015c8:	4825      	ldr	r0, [pc, #148]	@ (8001660 <MX_TIM8_Init+0x150>)
 80015ca:	f004 fb91 	bl	8005cf0 <HAL_TIMEx_MasterConfigSynchronization>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_TIM8_Init+0xc8>
  {
    Error_Handler();
 80015d4:	f000 f9e6 	bl	80019a4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015d8:	2360      	movs	r3, #96	@ 0x60
 80015da:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 31;
 80015dc:	231f      	movs	r3, #31
 80015de:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e0:	2300      	movs	r3, #0
 80015e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015e4:	2300      	movs	r3, #0
 80015e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015ec:	2300      	movs	r3, #0
 80015ee:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015f0:	2300      	movs	r3, #0
 80015f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015f8:	2208      	movs	r2, #8
 80015fa:	4619      	mov	r1, r3
 80015fc:	4818      	ldr	r0, [pc, #96]	@ (8001660 <MX_TIM8_Init+0x150>)
 80015fe:	f003 fc85 	bl	8004f0c <HAL_TIM_PWM_ConfigChannel>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM8_Init+0xfc>
  {
    Error_Handler();
 8001608:	f000 f9cc 	bl	80019a4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800160c:	2300      	movs	r3, #0
 800160e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001614:	2300      	movs	r3, #0
 8001616:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800161c:	2300      	movs	r3, #0
 800161e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001620:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001624:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800162a:	2300      	movs	r3, #0
 800162c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800162e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001632:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001638:	2300      	movs	r3, #0
 800163a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	4619      	mov	r1, r3
 8001640:	4807      	ldr	r0, [pc, #28]	@ (8001660 <MX_TIM8_Init+0x150>)
 8001642:	f004 fbdd 	bl	8005e00 <HAL_TIMEx_ConfigBreakDeadTime>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 800164c:	f000 f9aa 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001650:	4803      	ldr	r0, [pc, #12]	@ (8001660 <MX_TIM8_Init+0x150>)
 8001652:	f000 fbd1 	bl	8001df8 <HAL_TIM_MspPostInit>
}
 8001656:	bf00      	nop
 8001658:	3768      	adds	r7, #104	@ 0x68
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	200003a8 	.word	0x200003a8
 8001664:	40013400 	.word	0x40013400

08001668 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800166c:	4b14      	ldr	r3, [pc, #80]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 800166e:	4a15      	ldr	r2, [pc, #84]	@ (80016c4 <MX_USART2_UART_Init+0x5c>)
 8001670:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001672:	4b13      	ldr	r3, [pc, #76]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 8001674:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001678:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167a:	4b11      	ldr	r3, [pc, #68]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001680:	4b0f      	ldr	r3, [pc, #60]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001686:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800168c:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 800168e:	220c      	movs	r2, #12
 8001690:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001692:	4b0b      	ldr	r3, [pc, #44]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001698:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 800169a:	2200      	movs	r2, #0
 800169c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800169e:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016a4:	4b06      	ldr	r3, [pc, #24]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016aa:	4805      	ldr	r0, [pc, #20]	@ (80016c0 <MX_USART2_UART_Init+0x58>)
 80016ac:	f004 fc69 	bl	8005f82 <HAL_UART_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80016b6:	f000 f975 	bl	80019a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200003f4 	.word	0x200003f4
 80016c4:	40004400 	.word	0x40004400

080016c8 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016ce:	4b10      	ldr	r3, [pc, #64]	@ (8001710 <MX_DMA_Init+0x48>)
 80016d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016d2:	4a0f      	ldr	r2, [pc, #60]	@ (8001710 <MX_DMA_Init+0x48>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6493      	str	r3, [r2, #72]	@ 0x48
 80016da:	4b0d      	ldr	r3, [pc, #52]	@ (8001710 <MX_DMA_Init+0x48>)
 80016dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	200c      	movs	r0, #12
 80016ec:	f000 fefd 	bl	80024ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80016f0:	200c      	movs	r0, #12
 80016f2:	f000 ff16 	bl	8002522 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2100      	movs	r1, #0
 80016fa:	200d      	movs	r0, #13
 80016fc:	f000 fef5 	bl	80024ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001700:	200d      	movs	r0, #13
 8001702:	f000 ff0e 	bl	8002522 <HAL_NVIC_EnableIRQ>
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40021000 	.word	0x40021000

08001714 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08a      	sub	sp, #40	@ 0x28
 8001718:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
 8001728:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800172a:	4b9a      	ldr	r3, [pc, #616]	@ (8001994 <MX_GPIO_Init+0x280>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800172e:	4a99      	ldr	r2, [pc, #612]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001736:	4b97      	ldr	r3, [pc, #604]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	613b      	str	r3, [r7, #16]
 8001740:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001742:	4b94      	ldr	r3, [pc, #592]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001746:	4a93      	ldr	r2, [pc, #588]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001748:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800174c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174e:	4b91      	ldr	r3, [pc, #580]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001750:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800175a:	4b8e      	ldr	r3, [pc, #568]	@ (8001994 <MX_GPIO_Init+0x280>)
 800175c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175e:	4a8d      	ldr	r2, [pc, #564]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001760:	f043 0301 	orr.w	r3, r3, #1
 8001764:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001766:	4b8b      	ldr	r3, [pc, #556]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001772:	4b88      	ldr	r3, [pc, #544]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001776:	4a87      	ldr	r2, [pc, #540]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001778:	f043 0302 	orr.w	r3, r3, #2
 800177c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177e:	4b85      	ldr	r3, [pc, #532]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	607b      	str	r3, [r7, #4]
 8001788:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800178a:	4b82      	ldr	r3, [pc, #520]	@ (8001994 <MX_GPIO_Init+0x280>)
 800178c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178e:	4a81      	ldr	r2, [pc, #516]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001790:	f043 0308 	orr.w	r3, r3, #8
 8001794:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001796:	4b7f      	ldr	r3, [pc, #508]	@ (8001994 <MX_GPIO_Init+0x280>)
 8001798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	603b      	str	r3, [r7, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D7_Pin | D6_Pin | COL3_Pin, GPIO_PIN_RESET);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2113      	movs	r1, #19
 80017a6:	487c      	ldr	r0, [pc, #496]	@ (8001998 <MX_GPIO_Init+0x284>)
 80017a8:	f001 fa00 	bl	8002bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin | EN_Pin | D4_Pin | GPIO_PIN_9 | COL1_Pin, GPIO_PIN_RESET);
 80017ac:	2200      	movs	r2, #0
 80017ae:	f240 6113 	movw	r1, #1555	@ 0x613
 80017b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b6:	f001 f9f9 	bl	8002bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D5_Pin | COL2_Pin | COL0_Pin, GPIO_PIN_RESET);
 80017ba:	2200      	movs	r2, #0
 80017bc:	210d      	movs	r1, #13
 80017be:	4877      	ldr	r0, [pc, #476]	@ (800199c <MX_GPIO_Init+0x288>)
 80017c0:	f001 f9f4 	bl	8002bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, spi_cn2_Pin | SD_CS_Pin, GPIO_PIN_SET);
 80017c4:	2201      	movs	r2, #1
 80017c6:	f44f 5182 	mov.w	r1, #4160	@ 0x1040
 80017ca:	4874      	ldr	r0, [pc, #464]	@ (800199c <MX_GPIO_Init+0x288>)
 80017cc:	f001 f9ee 	bl	8002bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(spi_cn3_GPIO_Port, spi_cn3_Pin, GPIO_PIN_RESET);
 80017d0:	2200      	movs	r2, #0
 80017d2:	2104      	movs	r1, #4
 80017d4:	4872      	ldr	r0, [pc, #456]	@ (80019a0 <MX_GPIO_Init+0x28c>)
 80017d6:	f001 f9e9 	bl	8002bac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017e0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80017e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4619      	mov	r1, r3
 80017f0:	4869      	ldr	r0, [pc, #420]	@ (8001998 <MX_GPIO_Init+0x284>)
 80017f2:	f001 f819 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D6_Pin */
  GPIO_InitStruct.Pin = D7_Pin | D6_Pin;
 80017f6:	2303      	movs	r3, #3
 80017f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017fa:	2301      	movs	r3, #1
 80017fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001802:	2302      	movs	r3, #2
 8001804:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	4862      	ldr	r0, [pc, #392]	@ (8001998 <MX_GPIO_Init+0x284>)
 800180e:	f001 f80b 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_5;
 8001812:	2324      	movs	r3, #36	@ 0x24
 8001814:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001816:	230b      	movs	r3, #11
 8001818:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800181e:	f107 0314 	add.w	r3, r7, #20
 8001822:	4619      	mov	r1, r3
 8001824:	485c      	ldr	r0, [pc, #368]	@ (8001998 <MX_GPIO_Init+0x284>)
 8001826:	f000 ffff 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pin : flow_sensor_Pin */
  GPIO_InitStruct.Pin = flow_sensor_Pin;
 800182a:	2308      	movs	r3, #8
 800182c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800182e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001832:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001834:	2301      	movs	r3, #1
 8001836:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(flow_sensor_GPIO_Port, &GPIO_InitStruct);
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	4619      	mov	r1, r3
 800183e:	4856      	ldr	r0, [pc, #344]	@ (8001998 <MX_GPIO_Init+0x284>)
 8001840:	f000 fff2 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin EN_Pin D4_Pin */
  GPIO_InitStruct.Pin = RS_Pin | EN_Pin | D4_Pin;
 8001844:	2313      	movs	r3, #19
 8001846:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001848:	2301      	movs	r3, #1
 800184a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	2300      	movs	r3, #0
 800184e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001850:	2302      	movs	r3, #2
 8001852:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	4619      	mov	r1, r3
 800185a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800185e:	f000 ffe3 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pin : COL3_Pin */
  GPIO_InitStruct.Pin = COL3_Pin;
 8001862:	2310      	movs	r3, #16
 8001864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001866:	2301      	movs	r3, #1
 8001868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(COL3_GPIO_Port, &GPIO_InitStruct);
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	4619      	mov	r1, r3
 8001878:	4847      	ldr	r0, [pc, #284]	@ (8001998 <MX_GPIO_Init+0x284>)
 800187a:	f000 ffd5 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : D5_Pin spi_cn2_Pin */
  GPIO_InitStruct.Pin = D5_Pin | spi_cn2_Pin;
 800187e:	f241 0301 	movw	r3, #4097	@ 0x1001
 8001882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001884:	2301      	movs	r3, #1
 8001886:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800188c:	2302      	movs	r3, #2
 800188e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	4841      	ldr	r0, [pc, #260]	@ (800199c <MX_GPIO_Init+0x288>)
 8001898:	f000 ffc6 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL2_Pin COL0_Pin */
  GPIO_InitStruct.Pin = COL2_Pin | COL0_Pin;
 800189c:	230c      	movs	r3, #12
 800189e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a0:	2301      	movs	r3, #1
 80018a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a8:	2300      	movs	r3, #0
 80018aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	4619      	mov	r1, r3
 80018b2:	483a      	ldr	r0, [pc, #232]	@ (800199c <MX_GPIO_Init+0x288>)
 80018b4:	f000 ffb8 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW1_Pin ROW0_Pin ROW2_Pin ROW3_Pin */
  GPIO_InitStruct.Pin = ROW1_Pin | ROW0_Pin | ROW2_Pin | ROW3_Pin;
 80018b8:	f44f 6343 	mov.w	r3, #3120	@ 0xc30
 80018bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80018be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80018c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	4619      	mov	r1, r3
 80018ce:	4833      	ldr	r0, [pc, #204]	@ (800199c <MX_GPIO_Init+0x288>)
 80018d0:	f000 ffaa 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 COL1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9 | COL1_Pin;
 80018d4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80018d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018da:	2301      	movs	r3, #1
 80018dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e2:	2300      	movs	r3, #0
 80018e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e6:	f107 0314 	add.w	r3, r7, #20
 80018ea:	4619      	mov	r1, r3
 80018ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018f0:	f000 ff9a 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pin : spi_cn3_Pin */
  GPIO_InitStruct.Pin = spi_cn3_Pin;
 80018f4:	2304      	movs	r3, #4
 80018f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f8:	2301      	movs	r3, #1
 80018fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001900:	2302      	movs	r3, #2
 8001902:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(spi_cn3_GPIO_Port, &GPIO_InitStruct);
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	4619      	mov	r1, r3
 800190a:	4825      	ldr	r0, [pc, #148]	@ (80019a0 <MX_GPIO_Init+0x28c>)
 800190c:	f000 ff8c 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8001910:	2340      	movs	r3, #64	@ 0x40
 8001912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001914:	2301      	movs	r3, #1
 8001916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191c:	2303      	movs	r3, #3
 800191e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	4619      	mov	r1, r3
 8001926:	481d      	ldr	r0, [pc, #116]	@ (800199c <MX_GPIO_Init+0x288>)
 8001928:	f000 ff7e 	bl	8002828 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800192c:	2380      	movs	r3, #128	@ 0x80
 800192e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001930:	2302      	movs	r3, #2
 8001932:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800193c:	2302      	movs	r3, #2
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001940:	f107 0314 	add.w	r3, r7, #20
 8001944:	4619      	mov	r1, r3
 8001946:	4815      	ldr	r0, [pc, #84]	@ (800199c <MX_GPIO_Init+0x288>)
 8001948:	f000 ff6e 	bl	8002828 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800194c:	2200      	movs	r2, #0
 800194e:	2100      	movs	r1, #0
 8001950:	2009      	movs	r0, #9
 8001952:	f000 fdca 	bl	80024ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001956:	2009      	movs	r0, #9
 8001958:	f000 fde3 	bl	8002522 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800195c:	2200      	movs	r2, #0
 800195e:	2100      	movs	r1, #0
 8001960:	200a      	movs	r0, #10
 8001962:	f000 fdc2 	bl	80024ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001966:	200a      	movs	r0, #10
 8001968:	f000 fddb 	bl	8002522 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800196c:	2200      	movs	r2, #0
 800196e:	2100      	movs	r1, #0
 8001970:	2017      	movs	r0, #23
 8001972:	f000 fdba 	bl	80024ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001976:	2017      	movs	r0, #23
 8001978:	f000 fdd3 	bl	8002522 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800197c:	2200      	movs	r2, #0
 800197e:	2100      	movs	r1, #0
 8001980:	2028      	movs	r0, #40	@ 0x28
 8001982:	f000 fdb2 	bl	80024ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001986:	2028      	movs	r0, #40	@ 0x28
 8001988:	f000 fdcb 	bl	8002522 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800198c:	bf00      	nop
 800198e:	3728      	adds	r7, #40	@ 0x28
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40021000 	.word	0x40021000
 8001998:	48000800 	.word	0x48000800
 800199c:	48000400 	.word	0x48000400
 80019a0:	48000c00 	.word	0x48000c00

080019a4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a8:	b672      	cpsid	i
}
 80019aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <Error_Handler+0x8>

080019b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b6:	4b0f      	ldr	r3, [pc, #60]	@ (80019f4 <HAL_MspInit+0x44>)
 80019b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ba:	4a0e      	ldr	r2, [pc, #56]	@ (80019f4 <HAL_MspInit+0x44>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80019c2:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <HAL_MspInit+0x44>)
 80019c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <HAL_MspInit+0x44>)
 80019d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d2:	4a08      	ldr	r2, [pc, #32]	@ (80019f4 <HAL_MspInit+0x44>)
 80019d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80019da:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <HAL_MspInit+0x44>)
 80019dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e2:	603b      	str	r3, [r7, #0]
 80019e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	40021000 	.word	0x40021000

080019f8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b0ac      	sub	sp, #176	@ 0xb0
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	2288      	movs	r2, #136	@ 0x88
 8001a16:	2100      	movs	r1, #0
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f006 fdf7 	bl	800860c <memset>
  if(hi2c->Instance==I2C1)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a21      	ldr	r2, [pc, #132]	@ (8001aa8 <HAL_I2C_MspInit+0xb0>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d13b      	bne.n	8001aa0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001a28:	2340      	movs	r3, #64	@ 0x40
 8001a2a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	4618      	mov	r0, r3
 8001a36:	f002 f87f 	bl	8003b38 <HAL_RCCEx_PeriphCLKConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001a40:	f7ff ffb0 	bl	80019a4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a44:	4b19      	ldr	r3, [pc, #100]	@ (8001aac <HAL_I2C_MspInit+0xb4>)
 8001a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a48:	4a18      	ldr	r2, [pc, #96]	@ (8001aac <HAL_I2C_MspInit+0xb4>)
 8001a4a:	f043 0302 	orr.w	r3, r3, #2
 8001a4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a50:	4b16      	ldr	r3, [pc, #88]	@ (8001aac <HAL_I2C_MspInit+0xb4>)
 8001a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a54:	f003 0302 	and.w	r3, r3, #2
 8001a58:	613b      	str	r3, [r7, #16]
 8001a5a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a5c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a64:	2312      	movs	r3, #18
 8001a66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a70:	2303      	movs	r3, #3
 8001a72:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a76:	2304      	movs	r3, #4
 8001a78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a7c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a80:	4619      	mov	r1, r3
 8001a82:	480b      	ldr	r0, [pc, #44]	@ (8001ab0 <HAL_I2C_MspInit+0xb8>)
 8001a84:	f000 fed0 	bl	8002828 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a88:	4b08      	ldr	r3, [pc, #32]	@ (8001aac <HAL_I2C_MspInit+0xb4>)
 8001a8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8c:	4a07      	ldr	r2, [pc, #28]	@ (8001aac <HAL_I2C_MspInit+0xb4>)
 8001a8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a92:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a94:	4b05      	ldr	r3, [pc, #20]	@ (8001aac <HAL_I2C_MspInit+0xb4>)
 8001a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001aa0:	bf00      	nop
 8001aa2:	37b0      	adds	r7, #176	@ 0xb0
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40005400 	.word	0x40005400
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	48000400 	.word	0x48000400

08001ab4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b08e      	sub	sp, #56	@ 0x38
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001abc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a6f      	ldr	r2, [pc, #444]	@ (8001c90 <HAL_SPI_MspInit+0x1dc>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d17b      	bne.n	8001bce <HAL_SPI_MspInit+0x11a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ad6:	4b6f      	ldr	r3, [pc, #444]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ada:	4a6e      	ldr	r2, [pc, #440]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001adc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ae0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ae2:	4b6c      	ldr	r3, [pc, #432]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ae6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aea:	623b      	str	r3, [r7, #32]
 8001aec:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aee:	4b69      	ldr	r3, [pc, #420]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af2:	4a68      	ldr	r2, [pc, #416]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001afa:	4b66      	ldr	r3, [pc, #408]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	61fb      	str	r3, [r7, #28]
 8001b04:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001b06:	23e0      	movs	r3, #224	@ 0xe0
 8001b08:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b12:	2303      	movs	r3, #3
 8001b14:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b16:	2305      	movs	r3, #5
 8001b18:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b24:	f000 fe80 	bl	8002828 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001b28:	4b5b      	ldr	r3, [pc, #364]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b2a:	4a5c      	ldr	r2, [pc, #368]	@ (8001c9c <HAL_SPI_MspInit+0x1e8>)
 8001b2c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001b2e:	4b5a      	ldr	r3, [pc, #360]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b30:	2201      	movs	r2, #1
 8001b32:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b34:	4b58      	ldr	r3, [pc, #352]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b3a:	4b57      	ldr	r3, [pc, #348]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b40:	4b55      	ldr	r3, [pc, #340]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b42:	2280      	movs	r2, #128	@ 0x80
 8001b44:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b46:	4b54      	ldr	r3, [pc, #336]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b4c:	4b52      	ldr	r3, [pc, #328]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001b52:	4b51      	ldr	r3, [pc, #324]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b58:	4b4f      	ldr	r3, [pc, #316]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001b5e:	484e      	ldr	r0, [pc, #312]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b60:	f000 fcfa 	bl	8002558 <HAL_DMA_Init>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <HAL_SPI_MspInit+0xba>
    {
      Error_Handler();
 8001b6a:	f7ff ff1b 	bl	80019a4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a49      	ldr	r2, [pc, #292]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b72:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b74:	4a48      	ldr	r2, [pc, #288]	@ (8001c98 <HAL_SPI_MspInit+0x1e4>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001b7a:	4b49      	ldr	r3, [pc, #292]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001b7c:	4a49      	ldr	r2, [pc, #292]	@ (8001ca4 <HAL_SPI_MspInit+0x1f0>)
 8001b7e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001b80:	4b47      	ldr	r3, [pc, #284]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001b82:	2201      	movs	r2, #1
 8001b84:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b86:	4b46      	ldr	r3, [pc, #280]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001b88:	2210      	movs	r2, #16
 8001b8a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b8c:	4b44      	ldr	r3, [pc, #272]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b92:	4b43      	ldr	r3, [pc, #268]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001b94:	2280      	movs	r2, #128	@ 0x80
 8001b96:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b98:	4b41      	ldr	r3, [pc, #260]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b9e:	4b40      	ldr	r3, [pc, #256]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001ba4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001baa:	4b3d      	ldr	r3, [pc, #244]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001bb0:	483b      	ldr	r0, [pc, #236]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001bb2:	f000 fcd1 	bl	8002558 <HAL_DMA_Init>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8001bbc:	f7ff fef2 	bl	80019a4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	4a37      	ldr	r2, [pc, #220]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001bc4:	655a      	str	r2, [r3, #84]	@ 0x54
 8001bc6:	4a36      	ldr	r2, [pc, #216]	@ (8001ca0 <HAL_SPI_MspInit+0x1ec>)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001bcc:	e05c      	b.n	8001c88 <HAL_SPI_MspInit+0x1d4>
  else if(hspi->Instance==SPI2)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a35      	ldr	r2, [pc, #212]	@ (8001ca8 <HAL_SPI_MspInit+0x1f4>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d129      	bne.n	8001c2c <HAL_SPI_MspInit+0x178>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001bd8:	4b2e      	ldr	r3, [pc, #184]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bdc:	4a2d      	ldr	r2, [pc, #180]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001bde:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001be2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001be4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bec:	61bb      	str	r3, [r7, #24]
 8001bee:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf0:	4b28      	ldr	r3, [pc, #160]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001bf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf4:	4a27      	ldr	r2, [pc, #156]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001bf6:	f043 0302 	orr.w	r3, r3, #2
 8001bfa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bfc:	4b25      	ldr	r3, [pc, #148]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001c08:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c16:	2303      	movs	r3, #3
 8001c18:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c1a:	2305      	movs	r3, #5
 8001c1c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c22:	4619      	mov	r1, r3
 8001c24:	4821      	ldr	r0, [pc, #132]	@ (8001cac <HAL_SPI_MspInit+0x1f8>)
 8001c26:	f000 fdff 	bl	8002828 <HAL_GPIO_Init>
}
 8001c2a:	e02d      	b.n	8001c88 <HAL_SPI_MspInit+0x1d4>
  else if(hspi->Instance==SPI3)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a1f      	ldr	r2, [pc, #124]	@ (8001cb0 <HAL_SPI_MspInit+0x1fc>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d128      	bne.n	8001c88 <HAL_SPI_MspInit+0x1d4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c36:	4b17      	ldr	r3, [pc, #92]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3a:	4a16      	ldr	r2, [pc, #88]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001c3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c40:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c4a:	613b      	str	r3, [r7, #16]
 8001c4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c4e:	4b11      	ldr	r3, [pc, #68]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001c50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c52:	4a10      	ldr	r2, [pc, #64]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001c54:	f043 0304 	orr.w	r3, r3, #4
 8001c58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c94 <HAL_SPI_MspInit+0x1e0>)
 8001c5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c5e:	f003 0304 	and.w	r3, r3, #4
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001c66:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001c6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c74:	2303      	movs	r3, #3
 8001c76:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c78:	2306      	movs	r3, #6
 8001c7a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c80:	4619      	mov	r1, r3
 8001c82:	480c      	ldr	r0, [pc, #48]	@ (8001cb4 <HAL_SPI_MspInit+0x200>)
 8001c84:	f000 fdd0 	bl	8002828 <HAL_GPIO_Init>
}
 8001c88:	bf00      	nop
 8001c8a:	3738      	adds	r7, #56	@ 0x38
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40013000 	.word	0x40013000
 8001c94:	40021000 	.word	0x40021000
 8001c98:	20000234 	.word	0x20000234
 8001c9c:	4002001c 	.word	0x4002001c
 8001ca0:	2000027c 	.word	0x2000027c
 8001ca4:	40020030 	.word	0x40020030
 8001ca8:	40003800 	.word	0x40003800
 8001cac:	48000400 	.word	0x48000400
 8001cb0:	40003c00 	.word	0x40003c00
 8001cb4:	48000800 	.word	0x48000800

08001cb8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a23      	ldr	r2, [pc, #140]	@ (8001d54 <HAL_TIM_Base_MspInit+0x9c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d114      	bne.n	8001cf4 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cca:	4b23      	ldr	r3, [pc, #140]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001ccc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cce:	4a22      	ldr	r2, [pc, #136]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001cd0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cd4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cd6:	4b20      	ldr	r3, [pc, #128]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cde:	617b      	str	r3, [r7, #20]
 8001ce0:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	201a      	movs	r0, #26
 8001ce8:	f000 fbff 	bl	80024ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001cec:	201a      	movs	r0, #26
 8001cee:	f000 fc18 	bl	8002522 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001cf2:	e02a      	b.n	8001d4a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM2)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cfc:	d114      	bne.n	8001d28 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cfe:	4b16      	ldr	r3, [pc, #88]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d02:	4a15      	ldr	r2, [pc, #84]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d0a:	4b13      	ldr	r3, [pc, #76]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	613b      	str	r3, [r7, #16]
 8001d14:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2100      	movs	r1, #0
 8001d1a:	201c      	movs	r0, #28
 8001d1c:	f000 fbe5 	bl	80024ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d20:	201c      	movs	r0, #28
 8001d22:	f000 fbfe 	bl	8002522 <HAL_NVIC_EnableIRQ>
}
 8001d26:	e010      	b.n	8001d4a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a0b      	ldr	r2, [pc, #44]	@ (8001d5c <HAL_TIM_Base_MspInit+0xa4>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d10b      	bne.n	8001d4a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001d32:	4b09      	ldr	r3, [pc, #36]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d36:	4a08      	ldr	r2, [pc, #32]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001d38:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d3e:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <HAL_TIM_Base_MspInit+0xa0>)
 8001d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
}
 8001d4a:	bf00      	nop
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40012c00 	.word	0x40012c00
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	40013400 	.word	0x40013400

08001d60 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b08a      	sub	sp, #40	@ 0x28
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d68:	f107 0314 	add.w	r3, r7, #20
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
 8001d70:	605a      	str	r2, [r3, #4]
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	60da      	str	r2, [r3, #12]
 8001d76:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001dec <HAL_TIM_Encoder_MspInit+0x8c>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d12f      	bne.n	8001de2 <HAL_TIM_Encoder_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d82:	4b1b      	ldr	r3, [pc, #108]	@ (8001df0 <HAL_TIM_Encoder_MspInit+0x90>)
 8001d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d86:	4a1a      	ldr	r2, [pc, #104]	@ (8001df0 <HAL_TIM_Encoder_MspInit+0x90>)
 8001d88:	f043 0302 	orr.w	r3, r3, #2
 8001d8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d8e:	4b18      	ldr	r3, [pc, #96]	@ (8001df0 <HAL_TIM_Encoder_MspInit+0x90>)
 8001d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	613b      	str	r3, [r7, #16]
 8001d98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9a:	4b15      	ldr	r3, [pc, #84]	@ (8001df0 <HAL_TIM_Encoder_MspInit+0x90>)
 8001d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d9e:	4a14      	ldr	r2, [pc, #80]	@ (8001df0 <HAL_TIM_Encoder_MspInit+0x90>)
 8001da0:	f043 0304 	orr.w	r3, r3, #4
 8001da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001da6:	4b12      	ldr	r3, [pc, #72]	@ (8001df0 <HAL_TIM_Encoder_MspInit+0x90>)
 8001da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001db2:	23c0      	movs	r3, #192	@ 0xc0
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	2302      	movs	r3, #2
 8001db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dc6:	f107 0314 	add.w	r3, r7, #20
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4809      	ldr	r0, [pc, #36]	@ (8001df4 <HAL_TIM_Encoder_MspInit+0x94>)
 8001dce:	f000 fd2b 	bl	8002828 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	201d      	movs	r0, #29
 8001dd8:	f000 fb87 	bl	80024ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ddc:	201d      	movs	r0, #29
 8001dde:	f000 fba0 	bl	8002522 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001de2:	bf00      	nop
 8001de4:	3728      	adds	r7, #40	@ 0x28
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40000400 	.word	0x40000400
 8001df0:	40021000 	.word	0x40021000
 8001df4:	48000800 	.word	0x48000800

08001df8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08a      	sub	sp, #40	@ 0x28
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e00:	f107 0314 	add.w	r3, r7, #20
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]
 8001e08:	605a      	str	r2, [r3, #4]
 8001e0a:	609a      	str	r2, [r3, #8]
 8001e0c:	60da      	str	r2, [r3, #12]
 8001e0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a1f      	ldr	r2, [pc, #124]	@ (8001e94 <HAL_TIM_MspPostInit+0x9c>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d138      	bne.n	8001e8c <HAL_TIM_MspPostInit+0x94>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e98 <HAL_TIM_MspPostInit+0xa0>)
 8001e1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <HAL_TIM_MspPostInit+0xa0>)
 8001e20:	f043 0302 	orr.w	r3, r3, #2
 8001e24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <HAL_TIM_MspPostInit+0xa0>)
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	f003 0302 	and.w	r3, r3, #2
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e32:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <HAL_TIM_MspPostInit+0xa0>)
 8001e34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e36:	4a18      	ldr	r2, [pc, #96]	@ (8001e98 <HAL_TIM_MspPostInit+0xa0>)
 8001e38:	f043 0304 	orr.w	r3, r3, #4
 8001e3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e3e:	4b16      	ldr	r3, [pc, #88]	@ (8001e98 <HAL_TIM_MspPostInit+0xa0>)
 8001e40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e42:	f003 0304 	and.w	r3, r3, #4
 8001e46:	60fb      	str	r3, [r7, #12]
 8001e48:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PB1     ------> TIM8_CH3N
    PC8     ------> TIM8_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e56:	2300      	movs	r3, #0
 8001e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	480d      	ldr	r0, [pc, #52]	@ (8001e9c <HAL_TIM_MspPostInit+0xa4>)
 8001e66:	f000 fcdf 	bl	8002828 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e6e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e80:	f107 0314 	add.w	r3, r7, #20
 8001e84:	4619      	mov	r1, r3
 8001e86:	4806      	ldr	r0, [pc, #24]	@ (8001ea0 <HAL_TIM_MspPostInit+0xa8>)
 8001e88:	f000 fcce 	bl	8002828 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001e8c:	bf00      	nop
 8001e8e:	3728      	adds	r7, #40	@ 0x28
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40013400 	.word	0x40013400
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	48000400 	.word	0x48000400
 8001ea0:	48000800 	.word	0x48000800

08001ea4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b0ac      	sub	sp, #176	@ 0xb0
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eac:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
 8001eb6:	609a      	str	r2, [r3, #8]
 8001eb8:	60da      	str	r2, [r3, #12]
 8001eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2288      	movs	r2, #136	@ 0x88
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f006 fba1 	bl	800860c <memset>
  if(huart->Instance==USART2)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a21      	ldr	r2, [pc, #132]	@ (8001f54 <HAL_UART_MspInit+0xb0>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d13b      	bne.n	8001f4c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f001 fe29 	bl	8003b38 <HAL_RCCEx_PeriphCLKConfig>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001eec:	f7ff fd5a 	bl	80019a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ef0:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <HAL_UART_MspInit+0xb4>)
 8001ef2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef4:	4a18      	ldr	r2, [pc, #96]	@ (8001f58 <HAL_UART_MspInit+0xb4>)
 8001ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001efa:	6593      	str	r3, [r2, #88]	@ 0x58
 8001efc:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <HAL_UART_MspInit+0xb4>)
 8001efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f04:	613b      	str	r3, [r7, #16]
 8001f06:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f08:	4b13      	ldr	r3, [pc, #76]	@ (8001f58 <HAL_UART_MspInit+0xb4>)
 8001f0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0c:	4a12      	ldr	r2, [pc, #72]	@ (8001f58 <HAL_UART_MspInit+0xb4>)
 8001f0e:	f043 0301 	orr.w	r3, r3, #1
 8001f12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f14:	4b10      	ldr	r3, [pc, #64]	@ (8001f58 <HAL_UART_MspInit+0xb4>)
 8001f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f20:	230c      	movs	r3, #12
 8001f22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f26:	2302      	movs	r3, #2
 8001f28:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f32:	2303      	movs	r3, #3
 8001f34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f38:	2307      	movs	r3, #7
 8001f3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f42:	4619      	mov	r1, r3
 8001f44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f48:	f000 fc6e 	bl	8002828 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f4c:	bf00      	nop
 8001f4e:	37b0      	adds	r7, #176	@ 0xb0
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40004400 	.word	0x40004400
 8001f58:	40021000 	.word	0x40021000

08001f5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f60:	bf00      	nop
 8001f62:	e7fd      	b.n	8001f60 <NMI_Handler+0x4>

08001f64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <HardFault_Handler+0x4>

08001f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <MemManage_Handler+0x4>

08001f74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <BusFault_Handler+0x4>

08001f7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <UsageFault_Handler+0x4>

08001f84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr

08001f92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fae:	b580      	push	{r7, lr}
 8001fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fb2:	f000 f97b 	bl	80022ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(flow_sensor_Pin);
 8001fbe:	2008      	movs	r0, #8
 8001fc0:	f000 fe0c 	bl	8002bdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROW2_Pin);
 8001fcc:	2010      	movs	r0, #16
 8001fce:	f000 fe05 	bl	8002bdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
	...

08001fd8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001fdc:	4802      	ldr	r0, [pc, #8]	@ (8001fe8 <DMA1_Channel2_IRQHandler+0x10>)
 8001fde:	f000 fb73 	bl	80026c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000234 	.word	0x20000234

08001fec <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001ff0:	4802      	ldr	r0, [pc, #8]	@ (8001ffc <DMA1_Channel3_IRQHandler+0x10>)
 8001ff2:	f000 fb69 	bl	80026c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001ff6:	bf00      	nop
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	2000027c 	.word	0x2000027c

08002000 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROW3_Pin);
 8002004:	2020      	movs	r0, #32
 8002006:	f000 fde9 	bl	8002bdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002014:	4802      	ldr	r0, [pc, #8]	@ (8002020 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8002016:	f002 fe71 	bl	8004cfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200002c4 	.word	0x200002c4

08002024 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002028:	4802      	ldr	r0, [pc, #8]	@ (8002034 <TIM2_IRQHandler+0x10>)
 800202a:	f002 fe67 	bl	8004cfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	20000310 	.word	0x20000310

08002038 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800203c:	4802      	ldr	r0, [pc, #8]	@ (8002048 <TIM3_IRQHandler+0x10>)
 800203e:	f002 fe5d 	bl	8004cfc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	2000035c 	.word	0x2000035c

0800204c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ROW1_Pin);
 8002050:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002054:	f000 fdc2 	bl	8002bdc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ROW0_Pin);
 8002058:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800205c:	f000 fdbe 	bl	8002bdc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002060:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002064:	f000 fdba 	bl	8002bdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002068:	bf00      	nop
 800206a:	bd80      	pop	{r7, pc}

0800206c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	2300      	movs	r3, #0
 800207a:	617b      	str	r3, [r7, #20]
 800207c:	e00a      	b.n	8002094 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800207e:	f3af 8000 	nop.w
 8002082:	4601      	mov	r1, r0
 8002084:	68bb      	ldr	r3, [r7, #8]
 8002086:	1c5a      	adds	r2, r3, #1
 8002088:	60ba      	str	r2, [r7, #8]
 800208a:	b2ca      	uxtb	r2, r1
 800208c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	3301      	adds	r3, #1
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	429a      	cmp	r2, r3
 800209a:	dbf0      	blt.n	800207e <_read+0x12>
  }

  return len;
 800209c:	687b      	ldr	r3, [r7, #4]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3718      	adds	r7, #24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020ce:	605a      	str	r2, [r3, #4]
  return 0;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <_isatty>:

int _isatty(int file)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020e6:	2301      	movs	r3, #1
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
	...

08002110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end;             /* Symbol defined in the linker script */
  extern uint8_t _estack;          /* Symbol defined in the linker script */
  extern unsigned _Min_Stack_Size; /* Symbol defined in the linker script */
  const unsigned stack_limit = (unsigned)&_estack - (unsigned)&_Min_Stack_Size;
 8002118:	4a14      	ldr	r2, [pc, #80]	@ (800216c <_sbrk+0x5c>)
 800211a:	4b15      	ldr	r3, [pc, #84]	@ (8002170 <_sbrk+0x60>)
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002124:	4b13      	ldr	r3, [pc, #76]	@ (8002174 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800212c:	4b11      	ldr	r3, [pc, #68]	@ (8002174 <_sbrk+0x64>)
 800212e:	4a12      	ldr	r2, [pc, #72]	@ (8002178 <_sbrk+0x68>)
 8002130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002132:	4b10      	ldr	r3, [pc, #64]	@ (8002174 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	429a      	cmp	r2, r3
 800213e:	d207      	bcs.n	8002150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002140:	f006 fac2 	bl	80086c8 <__errno>
 8002144:	4603      	mov	r3, r0
 8002146:	220c      	movs	r2, #12
 8002148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295
 800214e:	e009      	b.n	8002164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002150:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002156:	4b07      	ldr	r3, [pc, #28]	@ (8002174 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	4a05      	ldr	r2, [pc, #20]	@ (8002174 <_sbrk+0x64>)
 8002160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20018000 	.word	0x20018000
 8002170:	00000400 	.word	0x00000400
 8002174:	2000047c 	.word	0x2000047c
 8002178:	20001008 	.word	0x20001008

0800217c <SystemInit>:
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 8002180:	4b06      	ldr	r3, [pc, #24]	@ (800219c <SystemInit+0x20>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002186:	4a05      	ldr	r2, [pc, #20]	@ (800219c <SystemInit+0x20>)
 8002188:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800218c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80021a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80021a4:	f7ff ffea 	bl	800217c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021a8:	480c      	ldr	r0, [pc, #48]	@ (80021dc <LoopForever+0x6>)
  ldr r1, =_edata
 80021aa:	490d      	ldr	r1, [pc, #52]	@ (80021e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80021ac:	4a0d      	ldr	r2, [pc, #52]	@ (80021e4 <LoopForever+0xe>)
  movs r3, #0
 80021ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021b0:	e002      	b.n	80021b8 <LoopCopyDataInit>

080021b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021b6:	3304      	adds	r3, #4

080021b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021bc:	d3f9      	bcc.n	80021b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021be:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80021c0:	4c0a      	ldr	r4, [pc, #40]	@ (80021ec <LoopForever+0x16>)
  movs r3, #0
 80021c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021c4:	e001      	b.n	80021ca <LoopFillZerobss>

080021c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c8:	3204      	adds	r2, #4

080021ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021cc:	d3fb      	bcc.n	80021c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021ce:	f006 fa81 	bl	80086d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021d2:	f7fe ff23 	bl	800101c <main>

080021d6 <LoopForever>:

LoopForever:
    b LoopForever
 80021d6:	e7fe      	b.n	80021d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80021d8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80021dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021e0:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80021e4:	0800a058 	.word	0x0800a058
  ldr r2, =_sbss
 80021e8:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 80021ec:	20001004 	.word	0x20001004

080021f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021f0:	e7fe      	b.n	80021f0 <ADC1_2_IRQHandler>
	...

080021f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021fa:	2300      	movs	r3, #0
 80021fc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021fe:	4b0c      	ldr	r3, [pc, #48]	@ (8002230 <HAL_Init+0x3c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a0b      	ldr	r2, [pc, #44]	@ (8002230 <HAL_Init+0x3c>)
 8002204:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002208:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800220a:	2003      	movs	r0, #3
 800220c:	f000 f962 	bl	80024d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002210:	2000      	movs	r0, #0
 8002212:	f000 f80f 	bl	8002234 <HAL_InitTick>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d002      	beq.n	8002222 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	71fb      	strb	r3, [r7, #7]
 8002220:	e001      	b.n	8002226 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002222:	f7ff fbc5 	bl	80019b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002226:	79fb      	ldrb	r3, [r7, #7]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40022000 	.word	0x40022000

08002234 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800223c:	2300      	movs	r3, #0
 800223e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002240:	4b17      	ldr	r3, [pc, #92]	@ (80022a0 <HAL_InitTick+0x6c>)
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	2b00      	cmp	r3, #0
 8002246:	d023      	beq.n	8002290 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002248:	4b16      	ldr	r3, [pc, #88]	@ (80022a4 <HAL_InitTick+0x70>)
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	4b14      	ldr	r3, [pc, #80]	@ (80022a0 <HAL_InitTick+0x6c>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	4619      	mov	r1, r3
 8002252:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002256:	fbb3 f3f1 	udiv	r3, r3, r1
 800225a:	fbb2 f3f3 	udiv	r3, r2, r3
 800225e:	4618      	mov	r0, r3
 8002260:	f000 f96d 	bl	800253e <HAL_SYSTICK_Config>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10f      	bne.n	800228a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2b0f      	cmp	r3, #15
 800226e:	d809      	bhi.n	8002284 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002270:	2200      	movs	r2, #0
 8002272:	6879      	ldr	r1, [r7, #4]
 8002274:	f04f 30ff 	mov.w	r0, #4294967295
 8002278:	f000 f937 	bl	80024ea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800227c:	4a0a      	ldr	r2, [pc, #40]	@ (80022a8 <HAL_InitTick+0x74>)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6013      	str	r3, [r2, #0]
 8002282:	e007      	b.n	8002294 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	73fb      	strb	r3, [r7, #15]
 8002288:	e004      	b.n	8002294 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	73fb      	strb	r3, [r7, #15]
 800228e:	e001      	b.n	8002294 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002294:	7bfb      	ldrb	r3, [r7, #15]
}
 8002296:	4618      	mov	r0, r3
 8002298:	3710      	adds	r7, #16
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000008 	.word	0x20000008
 80022a4:	20000000 	.word	0x20000000
 80022a8:	20000004 	.word	0x20000004

080022ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80022b0:	4b06      	ldr	r3, [pc, #24]	@ (80022cc <HAL_IncTick+0x20>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	461a      	mov	r2, r3
 80022b6:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <HAL_IncTick+0x24>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4413      	add	r3, r2
 80022bc:	4a04      	ldr	r2, [pc, #16]	@ (80022d0 <HAL_IncTick+0x24>)
 80022be:	6013      	str	r3, [r2, #0]
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr
 80022ca:	bf00      	nop
 80022cc:	20000008 	.word	0x20000008
 80022d0:	20000480 	.word	0x20000480

080022d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022d4:	b480      	push	{r7}
 80022d6:	af00      	add	r7, sp, #0
  return uwTick;
 80022d8:	4b03      	ldr	r3, [pc, #12]	@ (80022e8 <HAL_GetTick+0x14>)
 80022da:	681b      	ldr	r3, [r3, #0]
}
 80022dc:	4618      	mov	r0, r3
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	20000480 	.word	0x20000480

080022ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022f4:	f7ff ffee 	bl	80022d4 <HAL_GetTick>
 80022f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002304:	d005      	beq.n	8002312 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002306:	4b0a      	ldr	r3, [pc, #40]	@ (8002330 <HAL_Delay+0x44>)
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	461a      	mov	r2, r3
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	4413      	add	r3, r2
 8002310:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002312:	bf00      	nop
 8002314:	f7ff ffde 	bl	80022d4 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	68fa      	ldr	r2, [r7, #12]
 8002320:	429a      	cmp	r2, r3
 8002322:	d8f7      	bhi.n	8002314 <HAL_Delay+0x28>
  {
  }
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000008 	.word	0x20000008

08002334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002344:	4b0c      	ldr	r3, [pc, #48]	@ (8002378 <__NVIC_SetPriorityGrouping+0x44>)
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002350:	4013      	ands	r3, r2
 8002352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800235c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002360:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002366:	4a04      	ldr	r2, [pc, #16]	@ (8002378 <__NVIC_SetPriorityGrouping+0x44>)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	60d3      	str	r3, [r2, #12]
}
 800236c:	bf00      	nop
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	e000ed00 	.word	0xe000ed00

0800237c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002380:	4b04      	ldr	r3, [pc, #16]	@ (8002394 <__NVIC_GetPriorityGrouping+0x18>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	0a1b      	lsrs	r3, r3, #8
 8002386:	f003 0307 	and.w	r3, r3, #7
}
 800238a:	4618      	mov	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	e000ed00 	.word	0xe000ed00

08002398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	4603      	mov	r3, r0
 80023a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	db0b      	blt.n	80023c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	f003 021f 	and.w	r2, r3, #31
 80023b0:	4907      	ldr	r1, [pc, #28]	@ (80023d0 <__NVIC_EnableIRQ+0x38>)
 80023b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	2001      	movs	r0, #1
 80023ba:	fa00 f202 	lsl.w	r2, r0, r2
 80023be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80023c2:	bf00      	nop
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	e000e100 	.word	0xe000e100

080023d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	4603      	mov	r3, r0
 80023dc:	6039      	str	r1, [r7, #0]
 80023de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	db0a      	blt.n	80023fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	490c      	ldr	r1, [pc, #48]	@ (8002420 <__NVIC_SetPriority+0x4c>)
 80023ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f2:	0112      	lsls	r2, r2, #4
 80023f4:	b2d2      	uxtb	r2, r2
 80023f6:	440b      	add	r3, r1
 80023f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023fc:	e00a      	b.n	8002414 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	b2da      	uxtb	r2, r3
 8002402:	4908      	ldr	r1, [pc, #32]	@ (8002424 <__NVIC_SetPriority+0x50>)
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	3b04      	subs	r3, #4
 800240c:	0112      	lsls	r2, r2, #4
 800240e:	b2d2      	uxtb	r2, r2
 8002410:	440b      	add	r3, r1
 8002412:	761a      	strb	r2, [r3, #24]
}
 8002414:	bf00      	nop
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000e100 	.word	0xe000e100
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002428:	b480      	push	{r7}
 800242a:	b089      	sub	sp, #36	@ 0x24
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	f003 0307 	and.w	r3, r3, #7
 800243a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	f1c3 0307 	rsb	r3, r3, #7
 8002442:	2b04      	cmp	r3, #4
 8002444:	bf28      	it	cs
 8002446:	2304      	movcs	r3, #4
 8002448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	3304      	adds	r3, #4
 800244e:	2b06      	cmp	r3, #6
 8002450:	d902      	bls.n	8002458 <NVIC_EncodePriority+0x30>
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	3b03      	subs	r3, #3
 8002456:	e000      	b.n	800245a <NVIC_EncodePriority+0x32>
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800245c:	f04f 32ff 	mov.w	r2, #4294967295
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43da      	mvns	r2, r3
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	401a      	ands	r2, r3
 800246c:	697b      	ldr	r3, [r7, #20]
 800246e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002470:	f04f 31ff 	mov.w	r1, #4294967295
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	fa01 f303 	lsl.w	r3, r1, r3
 800247a:	43d9      	mvns	r1, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002480:	4313      	orrs	r3, r2
         );
}
 8002482:	4618      	mov	r0, r3
 8002484:	3724      	adds	r7, #36	@ 0x24
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
	...

08002490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3b01      	subs	r3, #1
 800249c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024a0:	d301      	bcc.n	80024a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024a2:	2301      	movs	r3, #1
 80024a4:	e00f      	b.n	80024c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024a6:	4a0a      	ldr	r2, [pc, #40]	@ (80024d0 <SysTick_Config+0x40>)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3b01      	subs	r3, #1
 80024ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024ae:	210f      	movs	r1, #15
 80024b0:	f04f 30ff 	mov.w	r0, #4294967295
 80024b4:	f7ff ff8e 	bl	80023d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024b8:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <SysTick_Config+0x40>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024be:	4b04      	ldr	r3, [pc, #16]	@ (80024d0 <SysTick_Config+0x40>)
 80024c0:	2207      	movs	r2, #7
 80024c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	e000e010 	.word	0xe000e010

080024d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f7ff ff29 	bl	8002334 <__NVIC_SetPriorityGrouping>
}
 80024e2:	bf00      	nop
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024ea:	b580      	push	{r7, lr}
 80024ec:	b086      	sub	sp, #24
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	4603      	mov	r3, r0
 80024f2:	60b9      	str	r1, [r7, #8]
 80024f4:	607a      	str	r2, [r7, #4]
 80024f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024f8:	2300      	movs	r3, #0
 80024fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024fc:	f7ff ff3e 	bl	800237c <__NVIC_GetPriorityGrouping>
 8002500:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	68b9      	ldr	r1, [r7, #8]
 8002506:	6978      	ldr	r0, [r7, #20]
 8002508:	f7ff ff8e 	bl	8002428 <NVIC_EncodePriority>
 800250c:	4602      	mov	r2, r0
 800250e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002512:	4611      	mov	r1, r2
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff ff5d 	bl	80023d4 <__NVIC_SetPriority>
}
 800251a:	bf00      	nop
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b082      	sub	sp, #8
 8002526:	af00      	add	r7, sp, #0
 8002528:	4603      	mov	r3, r0
 800252a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800252c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff ff31 	bl	8002398 <__NVIC_EnableIRQ>
}
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b082      	sub	sp, #8
 8002542:	af00      	add	r7, sp, #0
 8002544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7ff ffa2 	bl	8002490 <SysTick_Config>
 800254c:	4603      	mov	r3, r0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
	...

08002558 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e098      	b.n	800269c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	461a      	mov	r2, r3
 8002570:	4b4d      	ldr	r3, [pc, #308]	@ (80026a8 <HAL_DMA_Init+0x150>)
 8002572:	429a      	cmp	r2, r3
 8002574:	d80f      	bhi.n	8002596 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	4b4b      	ldr	r3, [pc, #300]	@ (80026ac <HAL_DMA_Init+0x154>)
 800257e:	4413      	add	r3, r2
 8002580:	4a4b      	ldr	r2, [pc, #300]	@ (80026b0 <HAL_DMA_Init+0x158>)
 8002582:	fba2 2303 	umull	r2, r3, r2, r3
 8002586:	091b      	lsrs	r3, r3, #4
 8002588:	009a      	lsls	r2, r3, #2
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a48      	ldr	r2, [pc, #288]	@ (80026b4 <HAL_DMA_Init+0x15c>)
 8002592:	641a      	str	r2, [r3, #64]	@ 0x40
 8002594:	e00e      	b.n	80025b4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	461a      	mov	r2, r3
 800259c:	4b46      	ldr	r3, [pc, #280]	@ (80026b8 <HAL_DMA_Init+0x160>)
 800259e:	4413      	add	r3, r2
 80025a0:	4a43      	ldr	r2, [pc, #268]	@ (80026b0 <HAL_DMA_Init+0x158>)
 80025a2:	fba2 2303 	umull	r2, r3, r2, r3
 80025a6:	091b      	lsrs	r3, r3, #4
 80025a8:	009a      	lsls	r2, r3, #2
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a42      	ldr	r2, [pc, #264]	@ (80026bc <HAL_DMA_Init+0x164>)
 80025b2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2202      	movs	r2, #2
 80025b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80025ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025ce:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80025d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	699b      	ldr	r3, [r3, #24]
 80025ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6a1b      	ldr	r3, [r3, #32]
 80025f6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800260e:	d039      	beq.n	8002684 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	4a27      	ldr	r2, [pc, #156]	@ (80026b4 <HAL_DMA_Init+0x15c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d11a      	bne.n	8002650 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800261a:	4b29      	ldr	r3, [pc, #164]	@ (80026c0 <HAL_DMA_Init+0x168>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002622:	f003 031c 	and.w	r3, r3, #28
 8002626:	210f      	movs	r1, #15
 8002628:	fa01 f303 	lsl.w	r3, r1, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	4924      	ldr	r1, [pc, #144]	@ (80026c0 <HAL_DMA_Init+0x168>)
 8002630:	4013      	ands	r3, r2
 8002632:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002634:	4b22      	ldr	r3, [pc, #136]	@ (80026c0 <HAL_DMA_Init+0x168>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6859      	ldr	r1, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002640:	f003 031c 	and.w	r3, r3, #28
 8002644:	fa01 f303 	lsl.w	r3, r1, r3
 8002648:	491d      	ldr	r1, [pc, #116]	@ (80026c0 <HAL_DMA_Init+0x168>)
 800264a:	4313      	orrs	r3, r2
 800264c:	600b      	str	r3, [r1, #0]
 800264e:	e019      	b.n	8002684 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002650:	4b1c      	ldr	r3, [pc, #112]	@ (80026c4 <HAL_DMA_Init+0x16c>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002658:	f003 031c 	and.w	r3, r3, #28
 800265c:	210f      	movs	r1, #15
 800265e:	fa01 f303 	lsl.w	r3, r1, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	4917      	ldr	r1, [pc, #92]	@ (80026c4 <HAL_DMA_Init+0x16c>)
 8002666:	4013      	ands	r3, r2
 8002668:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800266a:	4b16      	ldr	r3, [pc, #88]	@ (80026c4 <HAL_DMA_Init+0x16c>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6859      	ldr	r1, [r3, #4]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002676:	f003 031c 	and.w	r3, r3, #28
 800267a:	fa01 f303 	lsl.w	r3, r1, r3
 800267e:	4911      	ldr	r1, [pc, #68]	@ (80026c4 <HAL_DMA_Init+0x16c>)
 8002680:	4313      	orrs	r3, r2
 8002682:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800269a:	2300      	movs	r3, #0
}
 800269c:	4618      	mov	r0, r3
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	40020407 	.word	0x40020407
 80026ac:	bffdfff8 	.word	0xbffdfff8
 80026b0:	cccccccd 	.word	0xcccccccd
 80026b4:	40020000 	.word	0x40020000
 80026b8:	bffdfbf8 	.word	0xbffdfbf8
 80026bc:	40020400 	.word	0x40020400
 80026c0:	400200a8 	.word	0x400200a8
 80026c4:	400204a8 	.word	0x400204a8

080026c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e4:	f003 031c 	and.w	r3, r3, #28
 80026e8:	2204      	movs	r2, #4
 80026ea:	409a      	lsls	r2, r3
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	4013      	ands	r3, r2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d026      	beq.n	8002742 <HAL_DMA_IRQHandler+0x7a>
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	f003 0304 	and.w	r3, r3, #4
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d021      	beq.n	8002742 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0320 	and.w	r3, r3, #32
 8002708:	2b00      	cmp	r3, #0
 800270a:	d107      	bne.n	800271c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0204 	bic.w	r2, r2, #4
 800271a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002720:	f003 021c 	and.w	r2, r3, #28
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	2104      	movs	r1, #4
 800272a:	fa01 f202 	lsl.w	r2, r1, r2
 800272e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002734:	2b00      	cmp	r3, #0
 8002736:	d071      	beq.n	800281c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002740:	e06c      	b.n	800281c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002746:	f003 031c 	and.w	r3, r3, #28
 800274a:	2202      	movs	r2, #2
 800274c:	409a      	lsls	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	4013      	ands	r3, r2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d02e      	beq.n	80027b4 <HAL_DMA_IRQHandler+0xec>
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d029      	beq.n	80027b4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0320 	and.w	r3, r3, #32
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10b      	bne.n	8002786 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f022 020a 	bic.w	r2, r2, #10
 800277c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2201      	movs	r2, #1
 8002782:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278a:	f003 021c 	and.w	r2, r3, #28
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002792:	2102      	movs	r1, #2
 8002794:	fa01 f202 	lsl.w	r2, r1, r2
 8002798:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d038      	beq.n	800281c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80027b2:	e033      	b.n	800281c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b8:	f003 031c 	and.w	r3, r3, #28
 80027bc:	2208      	movs	r2, #8
 80027be:	409a      	lsls	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	4013      	ands	r3, r2
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d02a      	beq.n	800281e <HAL_DMA_IRQHandler+0x156>
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d025      	beq.n	800281e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 020e 	bic.w	r2, r2, #14
 80027e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e6:	f003 021c 	and.w	r2, r3, #28
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ee:	2101      	movs	r1, #1
 80027f0:	fa01 f202 	lsl.w	r2, r1, r2
 80027f4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002810:	2b00      	cmp	r3, #0
 8002812:	d004      	beq.n	800281e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800281c:	bf00      	nop
 800281e:	bf00      	nop
}
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
	...

08002828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002828:	b480      	push	{r7}
 800282a:	b087      	sub	sp, #28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002832:	2300      	movs	r3, #0
 8002834:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002836:	e17f      	b.n	8002b38 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	2101      	movs	r1, #1
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	fa01 f303 	lsl.w	r3, r1, r3
 8002844:	4013      	ands	r3, r2
 8002846:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 8171 	beq.w	8002b32 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 0303 	and.w	r3, r3, #3
 8002858:	2b01      	cmp	r3, #1
 800285a:	d005      	beq.n	8002868 <HAL_GPIO_Init+0x40>
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 0303 	and.w	r3, r3, #3
 8002864:	2b02      	cmp	r3, #2
 8002866:	d130      	bne.n	80028ca <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	2203      	movs	r2, #3
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	4013      	ands	r3, r2
 800287e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	68da      	ldr	r2, [r3, #12]
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	005b      	lsls	r3, r3, #1
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	4313      	orrs	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800289e:	2201      	movs	r2, #1
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	fa02 f303 	lsl.w	r3, r2, r3
 80028a6:	43db      	mvns	r3, r3
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	4013      	ands	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	091b      	lsrs	r3, r3, #4
 80028b4:	f003 0201 	and.w	r2, r3, #1
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f003 0303 	and.w	r3, r3, #3
 80028d2:	2b03      	cmp	r3, #3
 80028d4:	d118      	bne.n	8002908 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028da:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80028dc:	2201      	movs	r2, #1
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	4013      	ands	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	08db      	lsrs	r3, r3, #3
 80028f2:	f003 0201 	and.w	r2, r3, #1
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	4313      	orrs	r3, r2
 8002900:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	693a      	ldr	r2, [r7, #16]
 8002906:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 0303 	and.w	r3, r3, #3
 8002910:	2b03      	cmp	r3, #3
 8002912:	d017      	beq.n	8002944 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	2203      	movs	r2, #3
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	4013      	ands	r3, r2
 800292a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	689a      	ldr	r2, [r3, #8]
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	693a      	ldr	r2, [r7, #16]
 800293a:	4313      	orrs	r3, r2
 800293c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	693a      	ldr	r2, [r7, #16]
 8002942:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d123      	bne.n	8002998 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	08da      	lsrs	r2, r3, #3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3208      	adds	r2, #8
 8002958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800295c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	f003 0307 	and.w	r3, r3, #7
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	220f      	movs	r2, #15
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	4013      	ands	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	f003 0307 	and.w	r3, r3, #7
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	4313      	orrs	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	08da      	lsrs	r2, r3, #3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	3208      	adds	r2, #8
 8002992:	6939      	ldr	r1, [r7, #16]
 8002994:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	005b      	lsls	r3, r3, #1
 80029a2:	2203      	movs	r2, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	43db      	mvns	r3, r3
 80029aa:	693a      	ldr	r2, [r7, #16]
 80029ac:	4013      	ands	r3, r2
 80029ae:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 0203 	and.w	r2, r3, #3
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f000 80ac 	beq.w	8002b32 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029da:	4b5f      	ldr	r3, [pc, #380]	@ (8002b58 <HAL_GPIO_Init+0x330>)
 80029dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029de:	4a5e      	ldr	r2, [pc, #376]	@ (8002b58 <HAL_GPIO_Init+0x330>)
 80029e0:	f043 0301 	orr.w	r3, r3, #1
 80029e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80029e6:	4b5c      	ldr	r3, [pc, #368]	@ (8002b58 <HAL_GPIO_Init+0x330>)
 80029e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	60bb      	str	r3, [r7, #8]
 80029f0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80029f2:	4a5a      	ldr	r2, [pc, #360]	@ (8002b5c <HAL_GPIO_Init+0x334>)
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	089b      	lsrs	r3, r3, #2
 80029f8:	3302      	adds	r3, #2
 80029fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	f003 0303 	and.w	r3, r3, #3
 8002a06:	009b      	lsls	r3, r3, #2
 8002a08:	220f      	movs	r2, #15
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	4013      	ands	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a1c:	d025      	beq.n	8002a6a <HAL_GPIO_Init+0x242>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a4f      	ldr	r2, [pc, #316]	@ (8002b60 <HAL_GPIO_Init+0x338>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d01f      	beq.n	8002a66 <HAL_GPIO_Init+0x23e>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4a4e      	ldr	r2, [pc, #312]	@ (8002b64 <HAL_GPIO_Init+0x33c>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d019      	beq.n	8002a62 <HAL_GPIO_Init+0x23a>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	4a4d      	ldr	r2, [pc, #308]	@ (8002b68 <HAL_GPIO_Init+0x340>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d013      	beq.n	8002a5e <HAL_GPIO_Init+0x236>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4a4c      	ldr	r2, [pc, #304]	@ (8002b6c <HAL_GPIO_Init+0x344>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d00d      	beq.n	8002a5a <HAL_GPIO_Init+0x232>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	4a4b      	ldr	r2, [pc, #300]	@ (8002b70 <HAL_GPIO_Init+0x348>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d007      	beq.n	8002a56 <HAL_GPIO_Init+0x22e>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a4a      	ldr	r2, [pc, #296]	@ (8002b74 <HAL_GPIO_Init+0x34c>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d101      	bne.n	8002a52 <HAL_GPIO_Init+0x22a>
 8002a4e:	2306      	movs	r3, #6
 8002a50:	e00c      	b.n	8002a6c <HAL_GPIO_Init+0x244>
 8002a52:	2307      	movs	r3, #7
 8002a54:	e00a      	b.n	8002a6c <HAL_GPIO_Init+0x244>
 8002a56:	2305      	movs	r3, #5
 8002a58:	e008      	b.n	8002a6c <HAL_GPIO_Init+0x244>
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	e006      	b.n	8002a6c <HAL_GPIO_Init+0x244>
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e004      	b.n	8002a6c <HAL_GPIO_Init+0x244>
 8002a62:	2302      	movs	r3, #2
 8002a64:	e002      	b.n	8002a6c <HAL_GPIO_Init+0x244>
 8002a66:	2301      	movs	r3, #1
 8002a68:	e000      	b.n	8002a6c <HAL_GPIO_Init+0x244>
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	697a      	ldr	r2, [r7, #20]
 8002a6e:	f002 0203 	and.w	r2, r2, #3
 8002a72:	0092      	lsls	r2, r2, #2
 8002a74:	4093      	lsls	r3, r2
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a7c:	4937      	ldr	r1, [pc, #220]	@ (8002b5c <HAL_GPIO_Init+0x334>)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	089b      	lsrs	r3, r3, #2
 8002a82:	3302      	adds	r3, #2
 8002a84:	693a      	ldr	r2, [r7, #16]
 8002a86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	43db      	mvns	r3, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4013      	ands	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002aae:	4a32      	ldr	r2, [pc, #200]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ab4:	4b30      	ldr	r3, [pc, #192]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	43db      	mvns	r3, r3
 8002abe:	693a      	ldr	r2, [r7, #16]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d003      	beq.n	8002ad8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ad8:	4a27      	ldr	r2, [pc, #156]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ade:	4b26      	ldr	r3, [pc, #152]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	43db      	mvns	r3, r3
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	4013      	ands	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d003      	beq.n	8002b02 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b02:	4a1d      	ldr	r2, [pc, #116]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b08:	4b1b      	ldr	r3, [pc, #108]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	43db      	mvns	r3, r3
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4013      	ands	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002b24:	693a      	ldr	r2, [r7, #16]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b2c:	4a12      	ldr	r2, [pc, #72]	@ (8002b78 <HAL_GPIO_Init+0x350>)
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	3301      	adds	r3, #1
 8002b36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f47f ae78 	bne.w	8002838 <HAL_GPIO_Init+0x10>
  }
}
 8002b48:	bf00      	nop
 8002b4a:	bf00      	nop
 8002b4c:	371c      	adds	r7, #28
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40010000 	.word	0x40010000
 8002b60:	48000400 	.word	0x48000400
 8002b64:	48000800 	.word	0x48000800
 8002b68:	48000c00 	.word	0x48000c00
 8002b6c:	48001000 	.word	0x48001000
 8002b70:	48001400 	.word	0x48001400
 8002b74:	48001800 	.word	0x48001800
 8002b78:	40010400 	.word	0x40010400

08002b7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	460b      	mov	r3, r1
 8002b86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	691a      	ldr	r2, [r3, #16]
 8002b8c:	887b      	ldrh	r3, [r7, #2]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d002      	beq.n	8002b9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b94:	2301      	movs	r3, #1
 8002b96:	73fb      	strb	r3, [r7, #15]
 8002b98:	e001      	b.n	8002b9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3714      	adds	r7, #20
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	807b      	strh	r3, [r7, #2]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bbc:	787b      	ldrb	r3, [r7, #1]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bc2:	887a      	ldrh	r2, [r7, #2]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bc8:	e002      	b.n	8002bd0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bca:	887a      	ldrh	r2, [r7, #2]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	4603      	mov	r3, r0
 8002be4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002be6:	4b08      	ldr	r3, [pc, #32]	@ (8002c08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002be8:	695a      	ldr	r2, [r3, #20]
 8002bea:	88fb      	ldrh	r3, [r7, #6]
 8002bec:	4013      	ands	r3, r2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d006      	beq.n	8002c00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002bf2:	4a05      	ldr	r2, [pc, #20]	@ (8002c08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002bf4:	88fb      	ldrh	r3, [r7, #6]
 8002bf6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002bf8:	88fb      	ldrh	r3, [r7, #6]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7fe f976 	bl	8000eec <HAL_GPIO_EXTI_Callback>
  }
}
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40010400 	.word	0x40010400

08002c0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e08d      	b.n	8002d3a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d106      	bne.n	8002c38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f7fe fee0 	bl	80019f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2224      	movs	r2, #36	@ 0x24
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0201 	bic.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	685a      	ldr	r2, [r3, #4]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002c5c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c6c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d107      	bne.n	8002c86 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	e006      	b.n	8002c94 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002c92:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d108      	bne.n	8002cae <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002caa:	605a      	str	r2, [r3, #4]
 8002cac:	e007      	b.n	8002cbe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685a      	ldr	r2, [r3, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002cbc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	687a      	ldr	r2, [r7, #4]
 8002cc6:	6812      	ldr	r2, [r2, #0]
 8002cc8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002ccc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cd0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68da      	ldr	r2, [r3, #12]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ce0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	691a      	ldr	r2, [r3, #16]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	695b      	ldr	r3, [r3, #20]
 8002cea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	699b      	ldr	r3, [r3, #24]
 8002cf2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	69d9      	ldr	r1, [r3, #28]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a1a      	ldr	r2, [r3, #32]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0201 	orr.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2220      	movs	r2, #32
 8002d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
 8002d4a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b20      	cmp	r3, #32
 8002d56:	d138      	bne.n	8002dca <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d101      	bne.n	8002d66 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002d62:	2302      	movs	r3, #2
 8002d64:	e032      	b.n	8002dcc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2224      	movs	r2, #36	@ 0x24
 8002d72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0201 	bic.w	r2, r2, #1
 8002d84:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d94:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6819      	ldr	r1, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	430a      	orrs	r2, r1
 8002da4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f042 0201 	orr.w	r2, r2, #1
 8002db4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	e000      	b.n	8002dcc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002dca:	2302      	movs	r3, #2
  }
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b085      	sub	sp, #20
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b20      	cmp	r3, #32
 8002dec:	d139      	bne.n	8002e62 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d101      	bne.n	8002dfc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	e033      	b.n	8002e64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2201      	movs	r2, #1
 8002e00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2224      	movs	r2, #36	@ 0x24
 8002e08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0201 	bic.w	r2, r2, #1
 8002e1a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e2a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	021b      	lsls	r3, r3, #8
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f042 0201 	orr.w	r2, r2, #1
 8002e4c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2220      	movs	r2, #32
 8002e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	e000      	b.n	8002e64 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002e62:	2302      	movs	r3, #2
  }
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e74:	4b04      	ldr	r3, [pc, #16]	@ (8002e88 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	40007000 	.word	0x40007000

08002e8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b085      	sub	sp, #20
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e9a:	d130      	bne.n	8002efe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e9c:	4b23      	ldr	r3, [pc, #140]	@ (8002f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ea8:	d038      	beq.n	8002f1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002eaa:	4b20      	ldr	r3, [pc, #128]	@ (8002f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8002f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002eb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002eba:	4b1d      	ldr	r3, [pc, #116]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2232      	movs	r2, #50	@ 0x32
 8002ec0:	fb02 f303 	mul.w	r3, r2, r3
 8002ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8002f34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eca:	0c9b      	lsrs	r3, r3, #18
 8002ecc:	3301      	adds	r3, #1
 8002ece:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ed0:	e002      	b.n	8002ed8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ed8:	4b14      	ldr	r3, [pc, #80]	@ (8002f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee4:	d102      	bne.n	8002eec <HAL_PWREx_ControlVoltageScaling+0x60>
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1f2      	bne.n	8002ed2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eec:	4b0f      	ldr	r3, [pc, #60]	@ (8002f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eee:	695b      	ldr	r3, [r3, #20]
 8002ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ef8:	d110      	bne.n	8002f1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e00f      	b.n	8002f1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002efe:	4b0b      	ldr	r3, [pc, #44]	@ (8002f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f0a:	d007      	beq.n	8002f1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f0c:	4b07      	ldr	r3, [pc, #28]	@ (8002f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f14:	4a05      	ldr	r2, [pc, #20]	@ (8002f2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	40007000 	.word	0x40007000
 8002f30:	20000000 	.word	0x20000000
 8002f34:	431bde83 	.word	0x431bde83

08002f38 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b088      	sub	sp, #32
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e3ca      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f4a:	4b97      	ldr	r3, [pc, #604]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	f003 030c 	and.w	r3, r3, #12
 8002f52:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f54:	4b94      	ldr	r3, [pc, #592]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f003 0303 	and.w	r3, r3, #3
 8002f5c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0310 	and.w	r3, r3, #16
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	f000 80e4 	beq.w	8003134 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d007      	beq.n	8002f82 <HAL_RCC_OscConfig+0x4a>
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	2b0c      	cmp	r3, #12
 8002f76:	f040 808b 	bne.w	8003090 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	f040 8087 	bne.w	8003090 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f82:	4b89      	ldr	r3, [pc, #548]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d005      	beq.n	8002f9a <HAL_RCC_OscConfig+0x62>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	699b      	ldr	r3, [r3, #24]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e3a2      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a1a      	ldr	r2, [r3, #32]
 8002f9e:	4b82      	ldr	r3, [pc, #520]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0308 	and.w	r3, r3, #8
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d004      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x7c>
 8002faa:	4b7f      	ldr	r3, [pc, #508]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fb2:	e005      	b.n	8002fc0 <HAL_RCC_OscConfig+0x88>
 8002fb4:	4b7c      	ldr	r3, [pc, #496]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fba:	091b      	lsrs	r3, r3, #4
 8002fbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d223      	bcs.n	800300c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f000 fd55 	bl	8003a78 <RCC_SetFlashLatencyFromMSIRange>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e383      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fd8:	4b73      	ldr	r3, [pc, #460]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a72      	ldr	r2, [pc, #456]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002fde:	f043 0308 	orr.w	r3, r3, #8
 8002fe2:	6013      	str	r3, [r2, #0]
 8002fe4:	4b70      	ldr	r3, [pc, #448]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	496d      	ldr	r1, [pc, #436]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ff6:	4b6c      	ldr	r3, [pc, #432]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	69db      	ldr	r3, [r3, #28]
 8003002:	021b      	lsls	r3, r3, #8
 8003004:	4968      	ldr	r1, [pc, #416]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003006:	4313      	orrs	r3, r2
 8003008:	604b      	str	r3, [r1, #4]
 800300a:	e025      	b.n	8003058 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800300c:	4b66      	ldr	r3, [pc, #408]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a65      	ldr	r2, [pc, #404]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003012:	f043 0308 	orr.w	r3, r3, #8
 8003016:	6013      	str	r3, [r2, #0]
 8003018:	4b63      	ldr	r3, [pc, #396]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a1b      	ldr	r3, [r3, #32]
 8003024:	4960      	ldr	r1, [pc, #384]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800302a:	4b5f      	ldr	r3, [pc, #380]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	021b      	lsls	r3, r3, #8
 8003038:	495b      	ldr	r1, [pc, #364]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800303a:	4313      	orrs	r3, r2
 800303c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d109      	bne.n	8003058 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	4618      	mov	r0, r3
 800304a:	f000 fd15 	bl	8003a78 <RCC_SetFlashLatencyFromMSIRange>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e343      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003058:	f000 fc4a 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 800305c:	4602      	mov	r2, r0
 800305e:	4b52      	ldr	r3, [pc, #328]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	091b      	lsrs	r3, r3, #4
 8003064:	f003 030f 	and.w	r3, r3, #15
 8003068:	4950      	ldr	r1, [pc, #320]	@ (80031ac <HAL_RCC_OscConfig+0x274>)
 800306a:	5ccb      	ldrb	r3, [r1, r3]
 800306c:	f003 031f 	and.w	r3, r3, #31
 8003070:	fa22 f303 	lsr.w	r3, r2, r3
 8003074:	4a4e      	ldr	r2, [pc, #312]	@ (80031b0 <HAL_RCC_OscConfig+0x278>)
 8003076:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003078:	4b4e      	ldr	r3, [pc, #312]	@ (80031b4 <HAL_RCC_OscConfig+0x27c>)
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff f8d9 	bl	8002234 <HAL_InitTick>
 8003082:	4603      	mov	r3, r0
 8003084:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d052      	beq.n	8003132 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	e327      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	699b      	ldr	r3, [r3, #24]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d032      	beq.n	80030fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003098:	4b43      	ldr	r3, [pc, #268]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a42      	ldr	r2, [pc, #264]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800309e:	f043 0301 	orr.w	r3, r3, #1
 80030a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030a4:	f7ff f916 	bl	80022d4 <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030ac:	f7ff f912 	bl	80022d4 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b02      	cmp	r3, #2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e310      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030be:	4b3a      	ldr	r3, [pc, #232]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d0f0      	beq.n	80030ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030ca:	4b37      	ldr	r3, [pc, #220]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a36      	ldr	r2, [pc, #216]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 80030d0:	f043 0308 	orr.w	r3, r3, #8
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	4b34      	ldr	r3, [pc, #208]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6a1b      	ldr	r3, [r3, #32]
 80030e2:	4931      	ldr	r1, [pc, #196]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 80030e4:	4313      	orrs	r3, r2
 80030e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030e8:	4b2f      	ldr	r3, [pc, #188]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	021b      	lsls	r3, r3, #8
 80030f6:	492c      	ldr	r1, [pc, #176]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 80030f8:	4313      	orrs	r3, r2
 80030fa:	604b      	str	r3, [r1, #4]
 80030fc:	e01a      	b.n	8003134 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030fe:	4b2a      	ldr	r3, [pc, #168]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a29      	ldr	r2, [pc, #164]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800310a:	f7ff f8e3 	bl	80022d4 <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003112:	f7ff f8df 	bl	80022d4 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e2dd      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003124:	4b20      	ldr	r3, [pc, #128]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1f0      	bne.n	8003112 <HAL_RCC_OscConfig+0x1da>
 8003130:	e000      	b.n	8003134 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003132:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	2b00      	cmp	r3, #0
 800313e:	d074      	beq.n	800322a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	2b08      	cmp	r3, #8
 8003144:	d005      	beq.n	8003152 <HAL_RCC_OscConfig+0x21a>
 8003146:	69bb      	ldr	r3, [r7, #24]
 8003148:	2b0c      	cmp	r3, #12
 800314a:	d10e      	bne.n	800316a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	2b03      	cmp	r3, #3
 8003150:	d10b      	bne.n	800316a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003152:	4b15      	ldr	r3, [pc, #84]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d064      	beq.n	8003228 <HAL_RCC_OscConfig+0x2f0>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d160      	bne.n	8003228 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e2ba      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003172:	d106      	bne.n	8003182 <HAL_RCC_OscConfig+0x24a>
 8003174:	4b0c      	ldr	r3, [pc, #48]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a0b      	ldr	r2, [pc, #44]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800317a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800317e:	6013      	str	r3, [r2, #0]
 8003180:	e026      	b.n	80031d0 <HAL_RCC_OscConfig+0x298>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800318a:	d115      	bne.n	80031b8 <HAL_RCC_OscConfig+0x280>
 800318c:	4b06      	ldr	r3, [pc, #24]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a05      	ldr	r2, [pc, #20]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 8003192:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003196:	6013      	str	r3, [r2, #0]
 8003198:	4b03      	ldr	r3, [pc, #12]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a02      	ldr	r2, [pc, #8]	@ (80031a8 <HAL_RCC_OscConfig+0x270>)
 800319e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031a2:	6013      	str	r3, [r2, #0]
 80031a4:	e014      	b.n	80031d0 <HAL_RCC_OscConfig+0x298>
 80031a6:	bf00      	nop
 80031a8:	40021000 	.word	0x40021000
 80031ac:	08009f8c 	.word	0x08009f8c
 80031b0:	20000000 	.word	0x20000000
 80031b4:	20000004 	.word	0x20000004
 80031b8:	4ba0      	ldr	r3, [pc, #640]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a9f      	ldr	r2, [pc, #636]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80031be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c2:	6013      	str	r3, [r2, #0]
 80031c4:	4b9d      	ldr	r3, [pc, #628]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a9c      	ldr	r2, [pc, #624]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80031ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d013      	beq.n	8003200 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d8:	f7ff f87c 	bl	80022d4 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031e0:	f7ff f878 	bl	80022d4 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b64      	cmp	r3, #100	@ 0x64
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e276      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031f2:	4b92      	ldr	r3, [pc, #584]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0f0      	beq.n	80031e0 <HAL_RCC_OscConfig+0x2a8>
 80031fe:	e014      	b.n	800322a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003200:	f7ff f868 	bl	80022d4 <HAL_GetTick>
 8003204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003208:	f7ff f864 	bl	80022d4 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b64      	cmp	r3, #100	@ 0x64
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e262      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800321a:	4b88      	ldr	r3, [pc, #544]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f0      	bne.n	8003208 <HAL_RCC_OscConfig+0x2d0>
 8003226:	e000      	b.n	800322a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d060      	beq.n	80032f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	2b04      	cmp	r3, #4
 800323a:	d005      	beq.n	8003248 <HAL_RCC_OscConfig+0x310>
 800323c:	69bb      	ldr	r3, [r7, #24]
 800323e:	2b0c      	cmp	r3, #12
 8003240:	d119      	bne.n	8003276 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	2b02      	cmp	r3, #2
 8003246:	d116      	bne.n	8003276 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003248:	4b7c      	ldr	r3, [pc, #496]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003250:	2b00      	cmp	r3, #0
 8003252:	d005      	beq.n	8003260 <HAL_RCC_OscConfig+0x328>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e23f      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003260:	4b76      	ldr	r3, [pc, #472]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	691b      	ldr	r3, [r3, #16]
 800326c:	061b      	lsls	r3, r3, #24
 800326e:	4973      	ldr	r1, [pc, #460]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003270:	4313      	orrs	r3, r2
 8003272:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003274:	e040      	b.n	80032f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d023      	beq.n	80032c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800327e:	4b6f      	ldr	r3, [pc, #444]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a6e      	ldr	r2, [pc, #440]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003288:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328a:	f7ff f823 	bl	80022d4 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003292:	f7ff f81f 	bl	80022d4 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e21d      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032a4:	4b65      	ldr	r3, [pc, #404]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f0      	beq.n	8003292 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b0:	4b62      	ldr	r3, [pc, #392]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	061b      	lsls	r3, r3, #24
 80032be:	495f      	ldr	r1, [pc, #380]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	604b      	str	r3, [r1, #4]
 80032c4:	e018      	b.n	80032f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032c6:	4b5d      	ldr	r3, [pc, #372]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a5c      	ldr	r2, [pc, #368]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80032cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d2:	f7fe ffff 	bl	80022d4 <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032da:	f7fe fffb 	bl	80022d4 <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e1f9      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032ec:	4b53      	ldr	r3, [pc, #332]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1f0      	bne.n	80032da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0308 	and.w	r3, r3, #8
 8003300:	2b00      	cmp	r3, #0
 8003302:	d03c      	beq.n	800337e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	695b      	ldr	r3, [r3, #20]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d01c      	beq.n	8003346 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800330c:	4b4b      	ldr	r3, [pc, #300]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 800330e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003312:	4a4a      	ldr	r2, [pc, #296]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003314:	f043 0301 	orr.w	r3, r3, #1
 8003318:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331c:	f7fe ffda 	bl	80022d4 <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003322:	e008      	b.n	8003336 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003324:	f7fe ffd6 	bl	80022d4 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d901      	bls.n	8003336 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003332:	2303      	movs	r3, #3
 8003334:	e1d4      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003336:	4b41      	ldr	r3, [pc, #260]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003338:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0ef      	beq.n	8003324 <HAL_RCC_OscConfig+0x3ec>
 8003344:	e01b      	b.n	800337e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003346:	4b3d      	ldr	r3, [pc, #244]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003348:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800334c:	4a3b      	ldr	r2, [pc, #236]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 800334e:	f023 0301 	bic.w	r3, r3, #1
 8003352:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003356:	f7fe ffbd 	bl	80022d4 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800335e:	f7fe ffb9 	bl	80022d4 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e1b7      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003370:	4b32      	ldr	r3, [pc, #200]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003372:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1ef      	bne.n	800335e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0304 	and.w	r3, r3, #4
 8003386:	2b00      	cmp	r3, #0
 8003388:	f000 80a6 	beq.w	80034d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800338c:	2300      	movs	r3, #0
 800338e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003390:	4b2a      	ldr	r3, [pc, #168]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003394:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d10d      	bne.n	80033b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800339c:	4b27      	ldr	r3, [pc, #156]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 800339e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a0:	4a26      	ldr	r2, [pc, #152]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80033a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80033a8:	4b24      	ldr	r3, [pc, #144]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 80033aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b0:	60bb      	str	r3, [r7, #8]
 80033b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033b4:	2301      	movs	r3, #1
 80033b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b8:	4b21      	ldr	r3, [pc, #132]	@ (8003440 <HAL_RCC_OscConfig+0x508>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d118      	bne.n	80033f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003440 <HAL_RCC_OscConfig+0x508>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a1d      	ldr	r2, [pc, #116]	@ (8003440 <HAL_RCC_OscConfig+0x508>)
 80033ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033d0:	f7fe ff80 	bl	80022d4 <HAL_GetTick>
 80033d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033d6:	e008      	b.n	80033ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033d8:	f7fe ff7c 	bl	80022d4 <HAL_GetTick>
 80033dc:	4602      	mov	r2, r0
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	1ad3      	subs	r3, r2, r3
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d901      	bls.n	80033ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033e6:	2303      	movs	r3, #3
 80033e8:	e17a      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033ea:	4b15      	ldr	r3, [pc, #84]	@ (8003440 <HAL_RCC_OscConfig+0x508>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d0f0      	beq.n	80033d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d108      	bne.n	8003410 <HAL_RCC_OscConfig+0x4d8>
 80033fe:	4b0f      	ldr	r3, [pc, #60]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003404:	4a0d      	ldr	r2, [pc, #52]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800340e:	e029      	b.n	8003464 <HAL_RCC_OscConfig+0x52c>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	2b05      	cmp	r3, #5
 8003416:	d115      	bne.n	8003444 <HAL_RCC_OscConfig+0x50c>
 8003418:	4b08      	ldr	r3, [pc, #32]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 800341a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800341e:	4a07      	ldr	r2, [pc, #28]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003420:	f043 0304 	orr.w	r3, r3, #4
 8003424:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003428:	4b04      	ldr	r3, [pc, #16]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 800342a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342e:	4a03      	ldr	r2, [pc, #12]	@ (800343c <HAL_RCC_OscConfig+0x504>)
 8003430:	f043 0301 	orr.w	r3, r3, #1
 8003434:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003438:	e014      	b.n	8003464 <HAL_RCC_OscConfig+0x52c>
 800343a:	bf00      	nop
 800343c:	40021000 	.word	0x40021000
 8003440:	40007000 	.word	0x40007000
 8003444:	4b9c      	ldr	r3, [pc, #624]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800344a:	4a9b      	ldr	r2, [pc, #620]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800344c:	f023 0301 	bic.w	r3, r3, #1
 8003450:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003454:	4b98      	ldr	r3, [pc, #608]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345a:	4a97      	ldr	r2, [pc, #604]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800345c:	f023 0304 	bic.w	r3, r3, #4
 8003460:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d016      	beq.n	800349a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800346c:	f7fe ff32 	bl	80022d4 <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003472:	e00a      	b.n	800348a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003474:	f7fe ff2e 	bl	80022d4 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003482:	4293      	cmp	r3, r2
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e12a      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800348a:	4b8b      	ldr	r3, [pc, #556]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800348c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0ed      	beq.n	8003474 <HAL_RCC_OscConfig+0x53c>
 8003498:	e015      	b.n	80034c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800349a:	f7fe ff1b 	bl	80022d4 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034a0:	e00a      	b.n	80034b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034a2:	f7fe ff17 	bl	80022d4 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d901      	bls.n	80034b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e113      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034b8:	4b7f      	ldr	r3, [pc, #508]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 80034ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1ed      	bne.n	80034a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034c6:	7ffb      	ldrb	r3, [r7, #31]
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	d105      	bne.n	80034d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034cc:	4b7a      	ldr	r3, [pc, #488]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 80034ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d0:	4a79      	ldr	r2, [pc, #484]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 80034d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034d6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 80fe 	beq.w	80036de <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	f040 80d0 	bne.w	800368c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034ec:	4b72      	ldr	r3, [pc, #456]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f003 0203 	and.w	r2, r3, #3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d130      	bne.n	8003562 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800350a:	3b01      	subs	r3, #1
 800350c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800350e:	429a      	cmp	r2, r3
 8003510:	d127      	bne.n	8003562 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800351c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800351e:	429a      	cmp	r2, r3
 8003520:	d11f      	bne.n	8003562 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800352c:	2a07      	cmp	r2, #7
 800352e:	bf14      	ite	ne
 8003530:	2201      	movne	r2, #1
 8003532:	2200      	moveq	r2, #0
 8003534:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003536:	4293      	cmp	r3, r2
 8003538:	d113      	bne.n	8003562 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003544:	085b      	lsrs	r3, r3, #1
 8003546:	3b01      	subs	r3, #1
 8003548:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800354a:	429a      	cmp	r2, r3
 800354c:	d109      	bne.n	8003562 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003558:	085b      	lsrs	r3, r3, #1
 800355a:	3b01      	subs	r3, #1
 800355c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800355e:	429a      	cmp	r2, r3
 8003560:	d06e      	beq.n	8003640 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	2b0c      	cmp	r3, #12
 8003566:	d069      	beq.n	800363c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003568:	4b53      	ldr	r3, [pc, #332]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d105      	bne.n	8003580 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003574:	4b50      	ldr	r3, [pc, #320]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e0ad      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003584:	4b4c      	ldr	r3, [pc, #304]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a4b      	ldr	r2, [pc, #300]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800358a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800358e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003590:	f7fe fea0 	bl	80022d4 <HAL_GetTick>
 8003594:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003596:	e008      	b.n	80035aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003598:	f7fe fe9c 	bl	80022d4 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e09a      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035aa:	4b43      	ldr	r3, [pc, #268]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1f0      	bne.n	8003598 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035b6:	4b40      	ldr	r3, [pc, #256]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	4b40      	ldr	r3, [pc, #256]	@ (80036bc <HAL_RCC_OscConfig+0x784>)
 80035bc:	4013      	ands	r3, r2
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80035c6:	3a01      	subs	r2, #1
 80035c8:	0112      	lsls	r2, r2, #4
 80035ca:	4311      	orrs	r1, r2
 80035cc:	687a      	ldr	r2, [r7, #4]
 80035ce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80035d0:	0212      	lsls	r2, r2, #8
 80035d2:	4311      	orrs	r1, r2
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80035d8:	0852      	lsrs	r2, r2, #1
 80035da:	3a01      	subs	r2, #1
 80035dc:	0552      	lsls	r2, r2, #21
 80035de:	4311      	orrs	r1, r2
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80035e4:	0852      	lsrs	r2, r2, #1
 80035e6:	3a01      	subs	r2, #1
 80035e8:	0652      	lsls	r2, r2, #25
 80035ea:	4311      	orrs	r1, r2
 80035ec:	687a      	ldr	r2, [r7, #4]
 80035ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035f0:	0912      	lsrs	r2, r2, #4
 80035f2:	0452      	lsls	r2, r2, #17
 80035f4:	430a      	orrs	r2, r1
 80035f6:	4930      	ldr	r1, [pc, #192]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035fc:	4b2e      	ldr	r3, [pc, #184]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a2d      	ldr	r2, [pc, #180]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003606:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003608:	4b2b      	ldr	r3, [pc, #172]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	4a2a      	ldr	r2, [pc, #168]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800360e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003612:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003614:	f7fe fe5e 	bl	80022d4 <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800361a:	e008      	b.n	800362e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800361c:	f7fe fe5a 	bl	80022d4 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d901      	bls.n	800362e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e058      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800362e:	4b22      	ldr	r3, [pc, #136]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d0f0      	beq.n	800361c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800363a:	e050      	b.n	80036de <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e04f      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003640:	4b1d      	ldr	r3, [pc, #116]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d148      	bne.n	80036de <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800364c:	4b1a      	ldr	r3, [pc, #104]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a19      	ldr	r2, [pc, #100]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003652:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003656:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003658:	4b17      	ldr	r3, [pc, #92]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	4a16      	ldr	r2, [pc, #88]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 800365e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003662:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003664:	f7fe fe36 	bl	80022d4 <HAL_GetTick>
 8003668:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366c:	f7fe fe32 	bl	80022d4 <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b02      	cmp	r3, #2
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e030      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800367e:	4b0e      	ldr	r3, [pc, #56]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d0f0      	beq.n	800366c <HAL_RCC_OscConfig+0x734>
 800368a:	e028      	b.n	80036de <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	2b0c      	cmp	r3, #12
 8003690:	d023      	beq.n	80036da <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003692:	4b09      	ldr	r3, [pc, #36]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a08      	ldr	r2, [pc, #32]	@ (80036b8 <HAL_RCC_OscConfig+0x780>)
 8003698:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800369c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369e:	f7fe fe19 	bl	80022d4 <HAL_GetTick>
 80036a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036a4:	e00c      	b.n	80036c0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036a6:	f7fe fe15 	bl	80022d4 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d905      	bls.n	80036c0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e013      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
 80036b8:	40021000 	.word	0x40021000
 80036bc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80036c0:	4b09      	ldr	r3, [pc, #36]	@ (80036e8 <HAL_RCC_OscConfig+0x7b0>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1ec      	bne.n	80036a6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80036cc:	4b06      	ldr	r3, [pc, #24]	@ (80036e8 <HAL_RCC_OscConfig+0x7b0>)
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	4905      	ldr	r1, [pc, #20]	@ (80036e8 <HAL_RCC_OscConfig+0x7b0>)
 80036d2:	4b06      	ldr	r3, [pc, #24]	@ (80036ec <HAL_RCC_OscConfig+0x7b4>)
 80036d4:	4013      	ands	r3, r2
 80036d6:	60cb      	str	r3, [r1, #12]
 80036d8:	e001      	b.n	80036de <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e000      	b.n	80036e0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80036de:	2300      	movs	r3, #0
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3720      	adds	r7, #32
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40021000 	.word	0x40021000
 80036ec:	feeefffc 	.word	0xfeeefffc

080036f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e0e7      	b.n	80038d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003704:	4b75      	ldr	r3, [pc, #468]	@ (80038dc <HAL_RCC_ClockConfig+0x1ec>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	429a      	cmp	r2, r3
 8003710:	d910      	bls.n	8003734 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003712:	4b72      	ldr	r3, [pc, #456]	@ (80038dc <HAL_RCC_ClockConfig+0x1ec>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f023 0207 	bic.w	r2, r3, #7
 800371a:	4970      	ldr	r1, [pc, #448]	@ (80038dc <HAL_RCC_ClockConfig+0x1ec>)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	4313      	orrs	r3, r2
 8003720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003722:	4b6e      	ldr	r3, [pc, #440]	@ (80038dc <HAL_RCC_ClockConfig+0x1ec>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	429a      	cmp	r2, r3
 800372e:	d001      	beq.n	8003734 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e0cf      	b.n	80038d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d010      	beq.n	8003762 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	4b66      	ldr	r3, [pc, #408]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800374c:	429a      	cmp	r2, r3
 800374e:	d908      	bls.n	8003762 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003750:	4b63      	ldr	r3, [pc, #396]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	4960      	ldr	r1, [pc, #384]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 800375e:	4313      	orrs	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	d04c      	beq.n	8003808 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b03      	cmp	r3, #3
 8003774:	d107      	bne.n	8003786 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003776:	4b5a      	ldr	r3, [pc, #360]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d121      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e0a6      	b.n	80038d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d107      	bne.n	800379e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800378e:	4b54      	ldr	r3, [pc, #336]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003796:	2b00      	cmp	r3, #0
 8003798:	d115      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e09a      	b.n	80038d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d107      	bne.n	80037b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037a6:	4b4e      	ldr	r3, [pc, #312]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 0302 	and.w	r3, r3, #2
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d109      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e08e      	b.n	80038d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037b6:	4b4a      	ldr	r3, [pc, #296]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e086      	b.n	80038d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037c6:	4b46      	ldr	r3, [pc, #280]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	f023 0203 	bic.w	r2, r3, #3
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	4943      	ldr	r1, [pc, #268]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037d8:	f7fe fd7c 	bl	80022d4 <HAL_GetTick>
 80037dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037de:	e00a      	b.n	80037f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037e0:	f7fe fd78 	bl	80022d4 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d901      	bls.n	80037f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80037f2:	2303      	movs	r3, #3
 80037f4:	e06e      	b.n	80038d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037f6:	4b3a      	ldr	r3, [pc, #232]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 80037f8:	689b      	ldr	r3, [r3, #8]
 80037fa:	f003 020c 	and.w	r2, r3, #12
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	429a      	cmp	r2, r3
 8003806:	d1eb      	bne.n	80037e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b00      	cmp	r3, #0
 8003812:	d010      	beq.n	8003836 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	689a      	ldr	r2, [r3, #8]
 8003818:	4b31      	ldr	r3, [pc, #196]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003820:	429a      	cmp	r2, r3
 8003822:	d208      	bcs.n	8003836 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003824:	4b2e      	ldr	r3, [pc, #184]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	492b      	ldr	r1, [pc, #172]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003832:	4313      	orrs	r3, r2
 8003834:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003836:	4b29      	ldr	r3, [pc, #164]	@ (80038dc <HAL_RCC_ClockConfig+0x1ec>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0307 	and.w	r3, r3, #7
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	429a      	cmp	r2, r3
 8003842:	d210      	bcs.n	8003866 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003844:	4b25      	ldr	r3, [pc, #148]	@ (80038dc <HAL_RCC_ClockConfig+0x1ec>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f023 0207 	bic.w	r2, r3, #7
 800384c:	4923      	ldr	r1, [pc, #140]	@ (80038dc <HAL_RCC_ClockConfig+0x1ec>)
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	4313      	orrs	r3, r2
 8003852:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003854:	4b21      	ldr	r3, [pc, #132]	@ (80038dc <HAL_RCC_ClockConfig+0x1ec>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d001      	beq.n	8003866 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e036      	b.n	80038d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0304 	and.w	r3, r3, #4
 800386e:	2b00      	cmp	r3, #0
 8003870:	d008      	beq.n	8003884 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003872:	4b1b      	ldr	r3, [pc, #108]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	4918      	ldr	r1, [pc, #96]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003880:	4313      	orrs	r3, r2
 8003882:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0308 	and.w	r3, r3, #8
 800388c:	2b00      	cmp	r3, #0
 800388e:	d009      	beq.n	80038a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003890:	4b13      	ldr	r3, [pc, #76]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	00db      	lsls	r3, r3, #3
 800389e:	4910      	ldr	r1, [pc, #64]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038a4:	f000 f824 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 80038a8:	4602      	mov	r2, r0
 80038aa:	4b0d      	ldr	r3, [pc, #52]	@ (80038e0 <HAL_RCC_ClockConfig+0x1f0>)
 80038ac:	689b      	ldr	r3, [r3, #8]
 80038ae:	091b      	lsrs	r3, r3, #4
 80038b0:	f003 030f 	and.w	r3, r3, #15
 80038b4:	490b      	ldr	r1, [pc, #44]	@ (80038e4 <HAL_RCC_ClockConfig+0x1f4>)
 80038b6:	5ccb      	ldrb	r3, [r1, r3]
 80038b8:	f003 031f 	and.w	r3, r3, #31
 80038bc:	fa22 f303 	lsr.w	r3, r2, r3
 80038c0:	4a09      	ldr	r2, [pc, #36]	@ (80038e8 <HAL_RCC_ClockConfig+0x1f8>)
 80038c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80038c4:	4b09      	ldr	r3, [pc, #36]	@ (80038ec <HAL_RCC_ClockConfig+0x1fc>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fe fcb3 	bl	8002234 <HAL_InitTick>
 80038ce:	4603      	mov	r3, r0
 80038d0:	72fb      	strb	r3, [r7, #11]

  return status;
 80038d2:	7afb      	ldrb	r3, [r7, #11]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40022000 	.word	0x40022000
 80038e0:	40021000 	.word	0x40021000
 80038e4:	08009f8c 	.word	0x08009f8c
 80038e8:	20000000 	.word	0x20000000
 80038ec:	20000004 	.word	0x20000004

080038f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b089      	sub	sp, #36	@ 0x24
 80038f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80038f6:	2300      	movs	r3, #0
 80038f8:	61fb      	str	r3, [r7, #28]
 80038fa:	2300      	movs	r3, #0
 80038fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038fe:	4b3e      	ldr	r3, [pc, #248]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	f003 030c 	and.w	r3, r3, #12
 8003906:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003908:	4b3b      	ldr	r3, [pc, #236]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	f003 0303 	and.w	r3, r3, #3
 8003910:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d005      	beq.n	8003924 <HAL_RCC_GetSysClockFreq+0x34>
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	2b0c      	cmp	r3, #12
 800391c:	d121      	bne.n	8003962 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d11e      	bne.n	8003962 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003924:	4b34      	ldr	r3, [pc, #208]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b00      	cmp	r3, #0
 800392e:	d107      	bne.n	8003940 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003930:	4b31      	ldr	r3, [pc, #196]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003932:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003936:	0a1b      	lsrs	r3, r3, #8
 8003938:	f003 030f 	and.w	r3, r3, #15
 800393c:	61fb      	str	r3, [r7, #28]
 800393e:	e005      	b.n	800394c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003940:	4b2d      	ldr	r3, [pc, #180]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800394c:	4a2b      	ldr	r2, [pc, #172]	@ (80039fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003954:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d10d      	bne.n	8003978 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800395c:	69fb      	ldr	r3, [r7, #28]
 800395e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003960:	e00a      	b.n	8003978 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	2b04      	cmp	r3, #4
 8003966:	d102      	bne.n	800396e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003968:	4b25      	ldr	r3, [pc, #148]	@ (8003a00 <HAL_RCC_GetSysClockFreq+0x110>)
 800396a:	61bb      	str	r3, [r7, #24]
 800396c:	e004      	b.n	8003978 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	2b08      	cmp	r3, #8
 8003972:	d101      	bne.n	8003978 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003974:	4b23      	ldr	r3, [pc, #140]	@ (8003a04 <HAL_RCC_GetSysClockFreq+0x114>)
 8003976:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	2b0c      	cmp	r3, #12
 800397c:	d134      	bne.n	80039e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800397e:	4b1e      	ldr	r3, [pc, #120]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	f003 0303 	and.w	r3, r3, #3
 8003986:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003988:	68bb      	ldr	r3, [r7, #8]
 800398a:	2b02      	cmp	r3, #2
 800398c:	d003      	beq.n	8003996 <HAL_RCC_GetSysClockFreq+0xa6>
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	2b03      	cmp	r3, #3
 8003992:	d003      	beq.n	800399c <HAL_RCC_GetSysClockFreq+0xac>
 8003994:	e005      	b.n	80039a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003996:	4b1a      	ldr	r3, [pc, #104]	@ (8003a00 <HAL_RCC_GetSysClockFreq+0x110>)
 8003998:	617b      	str	r3, [r7, #20]
      break;
 800399a:	e005      	b.n	80039a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800399c:	4b19      	ldr	r3, [pc, #100]	@ (8003a04 <HAL_RCC_GetSysClockFreq+0x114>)
 800399e:	617b      	str	r3, [r7, #20]
      break;
 80039a0:	e002      	b.n	80039a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	617b      	str	r3, [r7, #20]
      break;
 80039a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80039a8:	4b13      	ldr	r3, [pc, #76]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	091b      	lsrs	r3, r3, #4
 80039ae:	f003 0307 	and.w	r3, r3, #7
 80039b2:	3301      	adds	r3, #1
 80039b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80039b6:	4b10      	ldr	r3, [pc, #64]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	0a1b      	lsrs	r3, r3, #8
 80039bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80039c0:	697a      	ldr	r2, [r7, #20]
 80039c2:	fb03 f202 	mul.w	r2, r3, r2
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039ce:	4b0a      	ldr	r3, [pc, #40]	@ (80039f8 <HAL_RCC_GetSysClockFreq+0x108>)
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	0e5b      	lsrs	r3, r3, #25
 80039d4:	f003 0303 	and.w	r3, r3, #3
 80039d8:	3301      	adds	r3, #1
 80039da:	005b      	lsls	r3, r3, #1
 80039dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80039de:	697a      	ldr	r2, [r7, #20]
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039e8:	69bb      	ldr	r3, [r7, #24]
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3724      	adds	r7, #36	@ 0x24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40021000 	.word	0x40021000
 80039fc:	08009fa4 	.word	0x08009fa4
 8003a00:	00f42400 	.word	0x00f42400
 8003a04:	017d7840 	.word	0x017d7840

08003a08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a0c:	4b03      	ldr	r3, [pc, #12]	@ (8003a1c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
}
 8003a10:	4618      	mov	r0, r3
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	20000000 	.word	0x20000000

08003a20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003a24:	f7ff fff0 	bl	8003a08 <HAL_RCC_GetHCLKFreq>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	4b06      	ldr	r3, [pc, #24]	@ (8003a44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	0a1b      	lsrs	r3, r3, #8
 8003a30:	f003 0307 	and.w	r3, r3, #7
 8003a34:	4904      	ldr	r1, [pc, #16]	@ (8003a48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a36:	5ccb      	ldrb	r3, [r1, r3]
 8003a38:	f003 031f 	and.w	r3, r3, #31
 8003a3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	40021000 	.word	0x40021000
 8003a48:	08009f9c 	.word	0x08009f9c

08003a4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a50:	f7ff ffda 	bl	8003a08 <HAL_RCC_GetHCLKFreq>
 8003a54:	4602      	mov	r2, r0
 8003a56:	4b06      	ldr	r3, [pc, #24]	@ (8003a70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	0adb      	lsrs	r3, r3, #11
 8003a5c:	f003 0307 	and.w	r3, r3, #7
 8003a60:	4904      	ldr	r1, [pc, #16]	@ (8003a74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a62:	5ccb      	ldrb	r3, [r1, r3]
 8003a64:	f003 031f 	and.w	r3, r3, #31
 8003a68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	40021000 	.word	0x40021000
 8003a74:	08009f9c 	.word	0x08009f9c

08003a78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b086      	sub	sp, #24
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a80:	2300      	movs	r3, #0
 8003a82:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a84:	4b2a      	ldr	r3, [pc, #168]	@ (8003b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d003      	beq.n	8003a98 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a90:	f7ff f9ee 	bl	8002e70 <HAL_PWREx_GetVoltageRange>
 8003a94:	6178      	str	r0, [r7, #20]
 8003a96:	e014      	b.n	8003ac2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a98:	4b25      	ldr	r3, [pc, #148]	@ (8003b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a9c:	4a24      	ldr	r2, [pc, #144]	@ (8003b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aa2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aa4:	4b22      	ldr	r3, [pc, #136]	@ (8003b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aac:	60fb      	str	r3, [r7, #12]
 8003aae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ab0:	f7ff f9de 	bl	8002e70 <HAL_PWREx_GetVoltageRange>
 8003ab4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8003b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aba:	4a1d      	ldr	r2, [pc, #116]	@ (8003b30 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003abc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ac0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ac8:	d10b      	bne.n	8003ae2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b80      	cmp	r3, #128	@ 0x80
 8003ace:	d919      	bls.n	8003b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2ba0      	cmp	r3, #160	@ 0xa0
 8003ad4:	d902      	bls.n	8003adc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	613b      	str	r3, [r7, #16]
 8003ada:	e013      	b.n	8003b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003adc:	2301      	movs	r3, #1
 8003ade:	613b      	str	r3, [r7, #16]
 8003ae0:	e010      	b.n	8003b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b80      	cmp	r3, #128	@ 0x80
 8003ae6:	d902      	bls.n	8003aee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ae8:	2303      	movs	r3, #3
 8003aea:	613b      	str	r3, [r7, #16]
 8003aec:	e00a      	b.n	8003b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b80      	cmp	r3, #128	@ 0x80
 8003af2:	d102      	bne.n	8003afa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003af4:	2302      	movs	r3, #2
 8003af6:	613b      	str	r3, [r7, #16]
 8003af8:	e004      	b.n	8003b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b70      	cmp	r3, #112	@ 0x70
 8003afe:	d101      	bne.n	8003b04 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b00:	2301      	movs	r3, #1
 8003b02:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b04:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f023 0207 	bic.w	r2, r3, #7
 8003b0c:	4909      	ldr	r1, [pc, #36]	@ (8003b34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	4313      	orrs	r3, r2
 8003b12:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b14:	4b07      	ldr	r3, [pc, #28]	@ (8003b34 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0307 	and.w	r3, r3, #7
 8003b1c:	693a      	ldr	r2, [r7, #16]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d001      	beq.n	8003b26 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3718      	adds	r7, #24
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	40021000 	.word	0x40021000
 8003b34:	40022000 	.word	0x40022000

08003b38 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b40:	2300      	movs	r3, #0
 8003b42:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b44:	2300      	movs	r3, #0
 8003b46:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d041      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b58:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b5c:	d02a      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b5e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b62:	d824      	bhi.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b68:	d008      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b6e:	d81e      	bhi.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00a      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b78:	d010      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b7a:	e018      	b.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b7c:	4b86      	ldr	r3, [pc, #536]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	4a85      	ldr	r2, [pc, #532]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b86:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b88:	e015      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	3304      	adds	r3, #4
 8003b8e:	2100      	movs	r1, #0
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 fabb 	bl	800410c <RCCEx_PLLSAI1_Config>
 8003b96:	4603      	mov	r3, r0
 8003b98:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b9a:	e00c      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	3320      	adds	r3, #32
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fba6 	bl	80042f4 <RCCEx_PLLSAI2_Config>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003bac:	e003      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	74fb      	strb	r3, [r7, #19]
      break;
 8003bb2:	e000      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003bb4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bb6:	7cfb      	ldrb	r3, [r7, #19]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10b      	bne.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003bbc:	4b76      	ldr	r3, [pc, #472]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bca:	4973      	ldr	r1, [pc, #460]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003bd2:	e001      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd4:	7cfb      	ldrb	r3, [r7, #19]
 8003bd6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d041      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003be8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bec:	d02a      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003bee:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003bf2:	d824      	bhi.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bf8:	d008      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003bfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003bfe:	d81e      	bhi.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00a      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003c04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c08:	d010      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c0a:	e018      	b.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c0c:	4b62      	ldr	r3, [pc, #392]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	4a61      	ldr	r2, [pc, #388]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c16:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c18:	e015      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	3304      	adds	r3, #4
 8003c1e:	2100      	movs	r1, #0
 8003c20:	4618      	mov	r0, r3
 8003c22:	f000 fa73 	bl	800410c <RCCEx_PLLSAI1_Config>
 8003c26:	4603      	mov	r3, r0
 8003c28:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c2a:	e00c      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3320      	adds	r3, #32
 8003c30:	2100      	movs	r1, #0
 8003c32:	4618      	mov	r0, r3
 8003c34:	f000 fb5e 	bl	80042f4 <RCCEx_PLLSAI2_Config>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c3c:	e003      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	74fb      	strb	r3, [r7, #19]
      break;
 8003c42:	e000      	b.n	8003c46 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003c44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c46:	7cfb      	ldrb	r3, [r7, #19]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d10b      	bne.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c4c:	4b52      	ldr	r3, [pc, #328]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c52:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c5a:	494f      	ldr	r1, [pc, #316]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c62:	e001      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c64:	7cfb      	ldrb	r3, [r7, #19]
 8003c66:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	f000 80a0 	beq.w	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c76:	2300      	movs	r3, #0
 8003c78:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c7a:	4b47      	ldr	r3, [pc, #284]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00d      	beq.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c90:	4b41      	ldr	r3, [pc, #260]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c94:	4a40      	ldr	r2, [pc, #256]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003cac:	4b3b      	ldr	r3, [pc, #236]	@ (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a3a      	ldr	r2, [pc, #232]	@ (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cb6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003cb8:	f7fe fb0c 	bl	80022d4 <HAL_GetTick>
 8003cbc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cbe:	e009      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cc0:	f7fe fb08 	bl	80022d4 <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b02      	cmp	r3, #2
 8003ccc:	d902      	bls.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	74fb      	strb	r3, [r7, #19]
        break;
 8003cd2:	e005      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003cd4:	4b31      	ldr	r3, [pc, #196]	@ (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0ef      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ce0:	7cfb      	ldrb	r3, [r7, #19]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d15c      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ce6:	4b2c      	ldr	r3, [pc, #176]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cf0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d01f      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	429a      	cmp	r2, r3
 8003d02:	d019      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d04:	4b24      	ldr	r3, [pc, #144]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d0e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d10:	4b21      	ldr	r3, [pc, #132]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d16:	4a20      	ldr	r2, [pc, #128]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d20:	4b1d      	ldr	r3, [pc, #116]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d26:	4a1c      	ldr	r2, [pc, #112]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d30:	4a19      	ldr	r2, [pc, #100]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d32:	697b      	ldr	r3, [r7, #20]
 8003d34:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	f003 0301 	and.w	r3, r3, #1
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d016      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d42:	f7fe fac7 	bl	80022d4 <HAL_GetTick>
 8003d46:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d48:	e00b      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d4a:	f7fe fac3 	bl	80022d4 <HAL_GetTick>
 8003d4e:	4602      	mov	r2, r0
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d902      	bls.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	74fb      	strb	r3, [r7, #19]
            break;
 8003d60:	e006      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d62:	4b0d      	ldr	r3, [pc, #52]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0ec      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d70:	7cfb      	ldrb	r3, [r7, #19]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10c      	bne.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d76:	4b08      	ldr	r3, [pc, #32]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d86:	4904      	ldr	r1, [pc, #16]	@ (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003d8e:	e009      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d90:	7cfb      	ldrb	r3, [r7, #19]
 8003d92:	74bb      	strb	r3, [r7, #18]
 8003d94:	e006      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003d96:	bf00      	nop
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da0:	7cfb      	ldrb	r3, [r7, #19]
 8003da2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003da4:	7c7b      	ldrb	r3, [r7, #17]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d105      	bne.n	8003db6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003daa:	4b9e      	ldr	r3, [pc, #632]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dae:	4a9d      	ldr	r2, [pc, #628]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003db0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003db4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0301 	and.w	r3, r3, #1
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00a      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003dc2:	4b98      	ldr	r3, [pc, #608]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dc8:	f023 0203 	bic.w	r2, r3, #3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd0:	4994      	ldr	r1, [pc, #592]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00a      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003de4:	4b8f      	ldr	r3, [pc, #572]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dea:	f023 020c 	bic.w	r2, r3, #12
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003df2:	498c      	ldr	r1, [pc, #560]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f003 0304 	and.w	r3, r3, #4
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00a      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e06:	4b87      	ldr	r3, [pc, #540]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e14:	4983      	ldr	r1, [pc, #524]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0308 	and.w	r3, r3, #8
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d00a      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e28:	4b7e      	ldr	r3, [pc, #504]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e2e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e36:	497b      	ldr	r1, [pc, #492]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0310 	and.w	r3, r3, #16
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00a      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e4a:	4b76      	ldr	r3, [pc, #472]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e50:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e58:	4972      	ldr	r1, [pc, #456]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 0320 	and.w	r3, r3, #32
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d00a      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e6c:	4b6d      	ldr	r3, [pc, #436]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e72:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e7a:	496a      	ldr	r1, [pc, #424]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00a      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e8e:	4b65      	ldr	r3, [pc, #404]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e9c:	4961      	ldr	r1, [pc, #388]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00a      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003eb0:	4b5c      	ldr	r3, [pc, #368]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ebe:	4959      	ldr	r1, [pc, #356]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00a      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ed2:	4b54      	ldr	r3, [pc, #336]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ee0:	4950      	ldr	r1, [pc, #320]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00a      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ef4:	4b4b      	ldr	r3, [pc, #300]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003efa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f02:	4948      	ldr	r1, [pc, #288]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00a      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f16:	4b43      	ldr	r3, [pc, #268]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f24:	493f      	ldr	r1, [pc, #252]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d028      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f38:	4b3a      	ldr	r3, [pc, #232]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f46:	4937      	ldr	r1, [pc, #220]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f56:	d106      	bne.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f58:	4b32      	ldr	r3, [pc, #200]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	4a31      	ldr	r2, [pc, #196]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f62:	60d3      	str	r3, [r2, #12]
 8003f64:	e011      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f6a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f6e:	d10c      	bne.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	3304      	adds	r3, #4
 8003f74:	2101      	movs	r1, #1
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 f8c8 	bl	800410c <RCCEx_PLLSAI1_Config>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f80:	7cfb      	ldrb	r3, [r7, #19]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f86:	7cfb      	ldrb	r3, [r7, #19]
 8003f88:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d028      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f96:	4b23      	ldr	r3, [pc, #140]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f9c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa4:	491f      	ldr	r1, [pc, #124]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fb4:	d106      	bne.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	4a1a      	ldr	r2, [pc, #104]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fbc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fc0:	60d3      	str	r3, [r2, #12]
 8003fc2:	e011      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003fcc:	d10c      	bne.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	3304      	adds	r3, #4
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f000 f899 	bl	800410c <RCCEx_PLLSAI1_Config>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fde:	7cfb      	ldrb	r3, [r7, #19]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003fe4:	7cfb      	ldrb	r3, [r7, #19]
 8003fe6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d02b      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ffa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004002:	4908      	ldr	r1, [pc, #32]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004004:	4313      	orrs	r3, r2
 8004006:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800400e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004012:	d109      	bne.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004014:	4b03      	ldr	r3, [pc, #12]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	4a02      	ldr	r2, [pc, #8]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800401a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800401e:	60d3      	str	r3, [r2, #12]
 8004020:	e014      	b.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004022:	bf00      	nop
 8004024:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800402c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004030:	d10c      	bne.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	3304      	adds	r3, #4
 8004036:	2101      	movs	r1, #1
 8004038:	4618      	mov	r0, r3
 800403a:	f000 f867 	bl	800410c <RCCEx_PLLSAI1_Config>
 800403e:	4603      	mov	r3, r0
 8004040:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004042:	7cfb      	ldrb	r3, [r7, #19]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004048:	7cfb      	ldrb	r3, [r7, #19]
 800404a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d02f      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004058:	4b2b      	ldr	r3, [pc, #172]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800405a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004066:	4928      	ldr	r1, [pc, #160]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004068:	4313      	orrs	r3, r2
 800406a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004072:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004076:	d10d      	bne.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	3304      	adds	r3, #4
 800407c:	2102      	movs	r1, #2
 800407e:	4618      	mov	r0, r3
 8004080:	f000 f844 	bl	800410c <RCCEx_PLLSAI1_Config>
 8004084:	4603      	mov	r3, r0
 8004086:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004088:	7cfb      	ldrb	r3, [r7, #19]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d014      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800408e:	7cfb      	ldrb	r3, [r7, #19]
 8004090:	74bb      	strb	r3, [r7, #18]
 8004092:	e011      	b.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004098:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800409c:	d10c      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	3320      	adds	r3, #32
 80040a2:	2102      	movs	r1, #2
 80040a4:	4618      	mov	r0, r3
 80040a6:	f000 f925 	bl	80042f4 <RCCEx_PLLSAI2_Config>
 80040aa:	4603      	mov	r3, r0
 80040ac:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040ae:	7cfb      	ldrb	r3, [r7, #19]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80040b4:	7cfb      	ldrb	r3, [r7, #19]
 80040b6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00a      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80040c4:	4b10      	ldr	r3, [pc, #64]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ca:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040d2:	490d      	ldr	r1, [pc, #52]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00b      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040e6:	4b08      	ldr	r3, [pc, #32]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ec:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040f6:	4904      	ldr	r1, [pc, #16]	@ (8004108 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80040fe:	7cbb      	ldrb	r3, [r7, #18]
}
 8004100:	4618      	mov	r0, r3
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40021000 	.word	0x40021000

0800410c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004116:	2300      	movs	r3, #0
 8004118:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800411a:	4b75      	ldr	r3, [pc, #468]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	f003 0303 	and.w	r3, r3, #3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d018      	beq.n	8004158 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004126:	4b72      	ldr	r3, [pc, #456]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f003 0203 	and.w	r2, r3, #3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	429a      	cmp	r2, r3
 8004134:	d10d      	bne.n	8004152 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
       ||
 800413a:	2b00      	cmp	r3, #0
 800413c:	d009      	beq.n	8004152 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800413e:	4b6c      	ldr	r3, [pc, #432]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	091b      	lsrs	r3, r3, #4
 8004144:	f003 0307 	and.w	r3, r3, #7
 8004148:	1c5a      	adds	r2, r3, #1
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
       ||
 800414e:	429a      	cmp	r2, r3
 8004150:	d047      	beq.n	80041e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	73fb      	strb	r3, [r7, #15]
 8004156:	e044      	b.n	80041e2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2b03      	cmp	r3, #3
 800415e:	d018      	beq.n	8004192 <RCCEx_PLLSAI1_Config+0x86>
 8004160:	2b03      	cmp	r3, #3
 8004162:	d825      	bhi.n	80041b0 <RCCEx_PLLSAI1_Config+0xa4>
 8004164:	2b01      	cmp	r3, #1
 8004166:	d002      	beq.n	800416e <RCCEx_PLLSAI1_Config+0x62>
 8004168:	2b02      	cmp	r3, #2
 800416a:	d009      	beq.n	8004180 <RCCEx_PLLSAI1_Config+0x74>
 800416c:	e020      	b.n	80041b0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800416e:	4b60      	ldr	r3, [pc, #384]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b00      	cmp	r3, #0
 8004178:	d11d      	bne.n	80041b6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800417e:	e01a      	b.n	80041b6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004180:	4b5b      	ldr	r3, [pc, #364]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004188:	2b00      	cmp	r3, #0
 800418a:	d116      	bne.n	80041ba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004190:	e013      	b.n	80041ba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004192:	4b57      	ldr	r3, [pc, #348]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10f      	bne.n	80041be <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800419e:	4b54      	ldr	r3, [pc, #336]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d109      	bne.n	80041be <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041ae:	e006      	b.n	80041be <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	73fb      	strb	r3, [r7, #15]
      break;
 80041b4:	e004      	b.n	80041c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041b6:	bf00      	nop
 80041b8:	e002      	b.n	80041c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041ba:	bf00      	nop
 80041bc:	e000      	b.n	80041c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80041be:	bf00      	nop
    }

    if(status == HAL_OK)
 80041c0:	7bfb      	ldrb	r3, [r7, #15]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10d      	bne.n	80041e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041c6:	4b4a      	ldr	r3, [pc, #296]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6819      	ldr	r1, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	3b01      	subs	r3, #1
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	430b      	orrs	r3, r1
 80041dc:	4944      	ldr	r1, [pc, #272]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041e2:	7bfb      	ldrb	r3, [r7, #15]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d17d      	bne.n	80042e4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041e8:	4b41      	ldr	r3, [pc, #260]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a40      	ldr	r2, [pc, #256]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80041f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041f4:	f7fe f86e 	bl	80022d4 <HAL_GetTick>
 80041f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041fa:	e009      	b.n	8004210 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041fc:	f7fe f86a 	bl	80022d4 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d902      	bls.n	8004210 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	73fb      	strb	r3, [r7, #15]
        break;
 800420e:	e005      	b.n	800421c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004210:	4b37      	ldr	r3, [pc, #220]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1ef      	bne.n	80041fc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800421c:	7bfb      	ldrb	r3, [r7, #15]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d160      	bne.n	80042e4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d111      	bne.n	800424c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004228:	4b31      	ldr	r3, [pc, #196]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	6892      	ldr	r2, [r2, #8]
 8004238:	0211      	lsls	r1, r2, #8
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	68d2      	ldr	r2, [r2, #12]
 800423e:	0912      	lsrs	r2, r2, #4
 8004240:	0452      	lsls	r2, r2, #17
 8004242:	430a      	orrs	r2, r1
 8004244:	492a      	ldr	r1, [pc, #168]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004246:	4313      	orrs	r3, r2
 8004248:	610b      	str	r3, [r1, #16]
 800424a:	e027      	b.n	800429c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d112      	bne.n	8004278 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004252:	4b27      	ldr	r3, [pc, #156]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004254:	691b      	ldr	r3, [r3, #16]
 8004256:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800425a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6892      	ldr	r2, [r2, #8]
 8004262:	0211      	lsls	r1, r2, #8
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6912      	ldr	r2, [r2, #16]
 8004268:	0852      	lsrs	r2, r2, #1
 800426a:	3a01      	subs	r2, #1
 800426c:	0552      	lsls	r2, r2, #21
 800426e:	430a      	orrs	r2, r1
 8004270:	491f      	ldr	r1, [pc, #124]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004272:	4313      	orrs	r3, r2
 8004274:	610b      	str	r3, [r1, #16]
 8004276:	e011      	b.n	800429c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004278:	4b1d      	ldr	r3, [pc, #116]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004280:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	6892      	ldr	r2, [r2, #8]
 8004288:	0211      	lsls	r1, r2, #8
 800428a:	687a      	ldr	r2, [r7, #4]
 800428c:	6952      	ldr	r2, [r2, #20]
 800428e:	0852      	lsrs	r2, r2, #1
 8004290:	3a01      	subs	r2, #1
 8004292:	0652      	lsls	r2, r2, #25
 8004294:	430a      	orrs	r2, r1
 8004296:	4916      	ldr	r1, [pc, #88]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004298:	4313      	orrs	r3, r2
 800429a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800429c:	4b14      	ldr	r3, [pc, #80]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a13      	ldr	r2, [pc, #76]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80042a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042a8:	f7fe f814 	bl	80022d4 <HAL_GetTick>
 80042ac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042ae:	e009      	b.n	80042c4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80042b0:	f7fe f810 	bl	80022d4 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d902      	bls.n	80042c4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	73fb      	strb	r3, [r7, #15]
          break;
 80042c2:	e005      	b.n	80042d0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80042c4:	4b0a      	ldr	r3, [pc, #40]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d0ef      	beq.n	80042b0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d106      	bne.n	80042e4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80042d6:	4b06      	ldr	r3, [pc, #24]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	4904      	ldr	r1, [pc, #16]	@ (80042f0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042e6:	4618      	mov	r0, r3
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000

080042f4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042fe:	2300      	movs	r3, #0
 8004300:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004302:	4b6a      	ldr	r3, [pc, #424]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	f003 0303 	and.w	r3, r3, #3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d018      	beq.n	8004340 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800430e:	4b67      	ldr	r3, [pc, #412]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	f003 0203 	and.w	r2, r3, #3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	429a      	cmp	r2, r3
 800431c:	d10d      	bne.n	800433a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
       ||
 8004322:	2b00      	cmp	r3, #0
 8004324:	d009      	beq.n	800433a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004326:	4b61      	ldr	r3, [pc, #388]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	091b      	lsrs	r3, r3, #4
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	1c5a      	adds	r2, r3, #1
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	685b      	ldr	r3, [r3, #4]
       ||
 8004336:	429a      	cmp	r2, r3
 8004338:	d047      	beq.n	80043ca <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	73fb      	strb	r3, [r7, #15]
 800433e:	e044      	b.n	80043ca <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	2b03      	cmp	r3, #3
 8004346:	d018      	beq.n	800437a <RCCEx_PLLSAI2_Config+0x86>
 8004348:	2b03      	cmp	r3, #3
 800434a:	d825      	bhi.n	8004398 <RCCEx_PLLSAI2_Config+0xa4>
 800434c:	2b01      	cmp	r3, #1
 800434e:	d002      	beq.n	8004356 <RCCEx_PLLSAI2_Config+0x62>
 8004350:	2b02      	cmp	r3, #2
 8004352:	d009      	beq.n	8004368 <RCCEx_PLLSAI2_Config+0x74>
 8004354:	e020      	b.n	8004398 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004356:	4b55      	ldr	r3, [pc, #340]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0302 	and.w	r3, r3, #2
 800435e:	2b00      	cmp	r3, #0
 8004360:	d11d      	bne.n	800439e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004366:	e01a      	b.n	800439e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004368:	4b50      	ldr	r3, [pc, #320]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004370:	2b00      	cmp	r3, #0
 8004372:	d116      	bne.n	80043a2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004378:	e013      	b.n	80043a2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800437a:	4b4c      	ldr	r3, [pc, #304]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d10f      	bne.n	80043a6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004386:	4b49      	ldr	r3, [pc, #292]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800438e:	2b00      	cmp	r3, #0
 8004390:	d109      	bne.n	80043a6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004396:	e006      	b.n	80043a6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	73fb      	strb	r3, [r7, #15]
      break;
 800439c:	e004      	b.n	80043a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800439e:	bf00      	nop
 80043a0:	e002      	b.n	80043a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043a2:	bf00      	nop
 80043a4:	e000      	b.n	80043a8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80043a6:	bf00      	nop
    }

    if(status == HAL_OK)
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10d      	bne.n	80043ca <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80043ae:	4b3f      	ldr	r3, [pc, #252]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80043b0:	68db      	ldr	r3, [r3, #12]
 80043b2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6819      	ldr	r1, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	3b01      	subs	r3, #1
 80043c0:	011b      	lsls	r3, r3, #4
 80043c2:	430b      	orrs	r3, r1
 80043c4:	4939      	ldr	r1, [pc, #228]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043ca:	7bfb      	ldrb	r3, [r7, #15]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d167      	bne.n	80044a0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80043d0:	4b36      	ldr	r3, [pc, #216]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a35      	ldr	r2, [pc, #212]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80043d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043dc:	f7fd ff7a 	bl	80022d4 <HAL_GetTick>
 80043e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043e2:	e009      	b.n	80043f8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043e4:	f7fd ff76 	bl	80022d4 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d902      	bls.n	80043f8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043f2:	2303      	movs	r3, #3
 80043f4:	73fb      	strb	r3, [r7, #15]
        break;
 80043f6:	e005      	b.n	8004404 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043f8:	4b2c      	ldr	r3, [pc, #176]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d1ef      	bne.n	80043e4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d14a      	bne.n	80044a0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d111      	bne.n	8004434 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004410:	4b26      	ldr	r3, [pc, #152]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004412:	695b      	ldr	r3, [r3, #20]
 8004414:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004418:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	6892      	ldr	r2, [r2, #8]
 8004420:	0211      	lsls	r1, r2, #8
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	68d2      	ldr	r2, [r2, #12]
 8004426:	0912      	lsrs	r2, r2, #4
 8004428:	0452      	lsls	r2, r2, #17
 800442a:	430a      	orrs	r2, r1
 800442c:	491f      	ldr	r1, [pc, #124]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800442e:	4313      	orrs	r3, r2
 8004430:	614b      	str	r3, [r1, #20]
 8004432:	e011      	b.n	8004458 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004434:	4b1d      	ldr	r3, [pc, #116]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800443c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	6892      	ldr	r2, [r2, #8]
 8004444:	0211      	lsls	r1, r2, #8
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6912      	ldr	r2, [r2, #16]
 800444a:	0852      	lsrs	r2, r2, #1
 800444c:	3a01      	subs	r2, #1
 800444e:	0652      	lsls	r2, r2, #25
 8004450:	430a      	orrs	r2, r1
 8004452:	4916      	ldr	r1, [pc, #88]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004454:	4313      	orrs	r3, r2
 8004456:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004458:	4b14      	ldr	r3, [pc, #80]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a13      	ldr	r2, [pc, #76]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800445e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004462:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004464:	f7fd ff36 	bl	80022d4 <HAL_GetTick>
 8004468:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800446a:	e009      	b.n	8004480 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800446c:	f7fd ff32 	bl	80022d4 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d902      	bls.n	8004480 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	73fb      	strb	r3, [r7, #15]
          break;
 800447e:	e005      	b.n	800448c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004480:	4b0a      	ldr	r3, [pc, #40]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0ef      	beq.n	800446c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800448c:	7bfb      	ldrb	r3, [r7, #15]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d106      	bne.n	80044a0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004492:	4b06      	ldr	r3, [pc, #24]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 8004494:	695a      	ldr	r2, [r3, #20]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	4904      	ldr	r1, [pc, #16]	@ (80044ac <RCCEx_PLLSAI2_Config+0x1b8>)
 800449c:	4313      	orrs	r3, r2
 800449e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	40021000 	.word	0x40021000

080044b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e095      	b.n	80045ee <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d108      	bne.n	80044dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044d2:	d009      	beq.n	80044e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2200      	movs	r2, #0
 80044d8:	61da      	str	r2, [r3, #28]
 80044da:	e005      	b.n	80044e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d106      	bne.n	8004508 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7fd fad6 	bl	8001ab4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2202      	movs	r2, #2
 800450c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800451e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004528:	d902      	bls.n	8004530 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800452a:	2300      	movs	r3, #0
 800452c:	60fb      	str	r3, [r7, #12]
 800452e:	e002      	b.n	8004536 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004530:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004534:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800453e:	d007      	beq.n	8004550 <HAL_SPI_Init+0xa0>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004548:	d002      	beq.n	8004550 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004560:	431a      	orrs	r2, r3
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	431a      	orrs	r2, r3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800457e:	431a      	orrs	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	69db      	ldr	r3, [r3, #28]
 8004584:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004588:	431a      	orrs	r2, r3
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a1b      	ldr	r3, [r3, #32]
 800458e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004592:	ea42 0103 	orr.w	r1, r2, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800459a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	430a      	orrs	r2, r1
 80045a4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	699b      	ldr	r3, [r3, #24]
 80045aa:	0c1b      	lsrs	r3, r3, #16
 80045ac:	f003 0204 	and.w	r2, r3, #4
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	f003 0310 	and.w	r3, r3, #16
 80045b8:	431a      	orrs	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045be:	f003 0308 	and.w	r3, r3, #8
 80045c2:	431a      	orrs	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80045cc:	ea42 0103 	orr.w	r1, r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	430a      	orrs	r2, r1
 80045dc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b082      	sub	sp, #8
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d101      	bne.n	8004608 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e049      	b.n	800469c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	d106      	bne.n	8004622 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f7fd fb4b 	bl	8001cb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2202      	movs	r2, #2
 8004626:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3304      	adds	r3, #4
 8004632:	4619      	mov	r1, r3
 8004634:	4610      	mov	r0, r2
 8004636:	f000 fe65 	bl	8005304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2201      	movs	r2, #1
 800463e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2201      	movs	r2, #1
 800466e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2201      	movs	r2, #1
 800467e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2201      	movs	r2, #1
 8004696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046a4:	b480      	push	{r7}
 80046a6:	b085      	sub	sp, #20
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d001      	beq.n	80046bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e04f      	b.n	800475c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2202      	movs	r2, #2
 80046c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68da      	ldr	r2, [r3, #12]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f042 0201 	orr.w	r2, r2, #1
 80046d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a23      	ldr	r2, [pc, #140]	@ (8004768 <HAL_TIM_Base_Start_IT+0xc4>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d01d      	beq.n	800471a <HAL_TIM_Base_Start_IT+0x76>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046e6:	d018      	beq.n	800471a <HAL_TIM_Base_Start_IT+0x76>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a1f      	ldr	r2, [pc, #124]	@ (800476c <HAL_TIM_Base_Start_IT+0xc8>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d013      	beq.n	800471a <HAL_TIM_Base_Start_IT+0x76>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a1e      	ldr	r2, [pc, #120]	@ (8004770 <HAL_TIM_Base_Start_IT+0xcc>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d00e      	beq.n	800471a <HAL_TIM_Base_Start_IT+0x76>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a1c      	ldr	r2, [pc, #112]	@ (8004774 <HAL_TIM_Base_Start_IT+0xd0>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d009      	beq.n	800471a <HAL_TIM_Base_Start_IT+0x76>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a1b      	ldr	r2, [pc, #108]	@ (8004778 <HAL_TIM_Base_Start_IT+0xd4>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d004      	beq.n	800471a <HAL_TIM_Base_Start_IT+0x76>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a19      	ldr	r2, [pc, #100]	@ (800477c <HAL_TIM_Base_Start_IT+0xd8>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d115      	bne.n	8004746 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	689a      	ldr	r2, [r3, #8]
 8004720:	4b17      	ldr	r3, [pc, #92]	@ (8004780 <HAL_TIM_Base_Start_IT+0xdc>)
 8004722:	4013      	ands	r3, r2
 8004724:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2b06      	cmp	r3, #6
 800472a:	d015      	beq.n	8004758 <HAL_TIM_Base_Start_IT+0xb4>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004732:	d011      	beq.n	8004758 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f042 0201 	orr.w	r2, r2, #1
 8004742:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004744:	e008      	b.n	8004758 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f042 0201 	orr.w	r2, r2, #1
 8004754:	601a      	str	r2, [r3, #0]
 8004756:	e000      	b.n	800475a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004758:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3714      	adds	r7, #20
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	40012c00 	.word	0x40012c00
 800476c:	40000400 	.word	0x40000400
 8004770:	40000800 	.word	0x40000800
 8004774:	40000c00 	.word	0x40000c00
 8004778:	40013400 	.word	0x40013400
 800477c:	40014000 	.word	0x40014000
 8004780:	00010007 	.word	0x00010007

08004784 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e049      	b.n	800482a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d106      	bne.n	80047b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 f841 	bl	8004832 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	3304      	adds	r3, #4
 80047c0:	4619      	mov	r1, r3
 80047c2:	4610      	mov	r0, r2
 80047c4:	f000 fd9e 	bl	8005304 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}

08004832 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004832:	b480      	push	{r7}
 8004834:	b083      	sub	sp, #12
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800483a:	bf00      	nop
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
	...

08004848 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d109      	bne.n	800486c <HAL_TIM_PWM_Start+0x24>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800485e:	b2db      	uxtb	r3, r3
 8004860:	2b01      	cmp	r3, #1
 8004862:	bf14      	ite	ne
 8004864:	2301      	movne	r3, #1
 8004866:	2300      	moveq	r3, #0
 8004868:	b2db      	uxtb	r3, r3
 800486a:	e03c      	b.n	80048e6 <HAL_TIM_PWM_Start+0x9e>
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	2b04      	cmp	r3, #4
 8004870:	d109      	bne.n	8004886 <HAL_TIM_PWM_Start+0x3e>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b01      	cmp	r3, #1
 800487c:	bf14      	ite	ne
 800487e:	2301      	movne	r3, #1
 8004880:	2300      	moveq	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	e02f      	b.n	80048e6 <HAL_TIM_PWM_Start+0x9e>
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	2b08      	cmp	r3, #8
 800488a:	d109      	bne.n	80048a0 <HAL_TIM_PWM_Start+0x58>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b01      	cmp	r3, #1
 8004896:	bf14      	ite	ne
 8004898:	2301      	movne	r3, #1
 800489a:	2300      	moveq	r3, #0
 800489c:	b2db      	uxtb	r3, r3
 800489e:	e022      	b.n	80048e6 <HAL_TIM_PWM_Start+0x9e>
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	2b0c      	cmp	r3, #12
 80048a4:	d109      	bne.n	80048ba <HAL_TIM_PWM_Start+0x72>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	bf14      	ite	ne
 80048b2:	2301      	movne	r3, #1
 80048b4:	2300      	moveq	r3, #0
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	e015      	b.n	80048e6 <HAL_TIM_PWM_Start+0x9e>
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	2b10      	cmp	r3, #16
 80048be:	d109      	bne.n	80048d4 <HAL_TIM_PWM_Start+0x8c>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	bf14      	ite	ne
 80048cc:	2301      	movne	r3, #1
 80048ce:	2300      	moveq	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	e008      	b.n	80048e6 <HAL_TIM_PWM_Start+0x9e>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	2b01      	cmp	r3, #1
 80048de:	bf14      	ite	ne
 80048e0:	2301      	movne	r3, #1
 80048e2:	2300      	moveq	r3, #0
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e09c      	b.n	8004a28 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d104      	bne.n	80048fe <HAL_TIM_PWM_Start+0xb6>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2202      	movs	r2, #2
 80048f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048fc:	e023      	b.n	8004946 <HAL_TIM_PWM_Start+0xfe>
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	2b04      	cmp	r3, #4
 8004902:	d104      	bne.n	800490e <HAL_TIM_PWM_Start+0xc6>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2202      	movs	r2, #2
 8004908:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800490c:	e01b      	b.n	8004946 <HAL_TIM_PWM_Start+0xfe>
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	2b08      	cmp	r3, #8
 8004912:	d104      	bne.n	800491e <HAL_TIM_PWM_Start+0xd6>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2202      	movs	r2, #2
 8004918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800491c:	e013      	b.n	8004946 <HAL_TIM_PWM_Start+0xfe>
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	2b0c      	cmp	r3, #12
 8004922:	d104      	bne.n	800492e <HAL_TIM_PWM_Start+0xe6>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800492c:	e00b      	b.n	8004946 <HAL_TIM_PWM_Start+0xfe>
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	2b10      	cmp	r3, #16
 8004932:	d104      	bne.n	800493e <HAL_TIM_PWM_Start+0xf6>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2202      	movs	r2, #2
 8004938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800493c:	e003      	b.n	8004946 <HAL_TIM_PWM_Start+0xfe>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2202      	movs	r2, #2
 8004942:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2201      	movs	r2, #1
 800494c:	6839      	ldr	r1, [r7, #0]
 800494e:	4618      	mov	r0, r3
 8004950:	f001 f8ee 	bl	8005b30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a35      	ldr	r2, [pc, #212]	@ (8004a30 <HAL_TIM_PWM_Start+0x1e8>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d013      	beq.n	8004986 <HAL_TIM_PWM_Start+0x13e>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a34      	ldr	r2, [pc, #208]	@ (8004a34 <HAL_TIM_PWM_Start+0x1ec>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00e      	beq.n	8004986 <HAL_TIM_PWM_Start+0x13e>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a32      	ldr	r2, [pc, #200]	@ (8004a38 <HAL_TIM_PWM_Start+0x1f0>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d009      	beq.n	8004986 <HAL_TIM_PWM_Start+0x13e>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a31      	ldr	r2, [pc, #196]	@ (8004a3c <HAL_TIM_PWM_Start+0x1f4>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d004      	beq.n	8004986 <HAL_TIM_PWM_Start+0x13e>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a2f      	ldr	r2, [pc, #188]	@ (8004a40 <HAL_TIM_PWM_Start+0x1f8>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d101      	bne.n	800498a <HAL_TIM_PWM_Start+0x142>
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <HAL_TIM_PWM_Start+0x144>
 800498a:	2300      	movs	r3, #0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d007      	beq.n	80049a0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800499e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a22      	ldr	r2, [pc, #136]	@ (8004a30 <HAL_TIM_PWM_Start+0x1e8>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d01d      	beq.n	80049e6 <HAL_TIM_PWM_Start+0x19e>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049b2:	d018      	beq.n	80049e6 <HAL_TIM_PWM_Start+0x19e>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a22      	ldr	r2, [pc, #136]	@ (8004a44 <HAL_TIM_PWM_Start+0x1fc>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d013      	beq.n	80049e6 <HAL_TIM_PWM_Start+0x19e>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	4a21      	ldr	r2, [pc, #132]	@ (8004a48 <HAL_TIM_PWM_Start+0x200>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d00e      	beq.n	80049e6 <HAL_TIM_PWM_Start+0x19e>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a1f      	ldr	r2, [pc, #124]	@ (8004a4c <HAL_TIM_PWM_Start+0x204>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d009      	beq.n	80049e6 <HAL_TIM_PWM_Start+0x19e>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a17      	ldr	r2, [pc, #92]	@ (8004a34 <HAL_TIM_PWM_Start+0x1ec>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d004      	beq.n	80049e6 <HAL_TIM_PWM_Start+0x19e>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a15      	ldr	r2, [pc, #84]	@ (8004a38 <HAL_TIM_PWM_Start+0x1f0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d115      	bne.n	8004a12 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	689a      	ldr	r2, [r3, #8]
 80049ec:	4b18      	ldr	r3, [pc, #96]	@ (8004a50 <HAL_TIM_PWM_Start+0x208>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2b06      	cmp	r3, #6
 80049f6:	d015      	beq.n	8004a24 <HAL_TIM_PWM_Start+0x1dc>
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049fe:	d011      	beq.n	8004a24 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f042 0201 	orr.w	r2, r2, #1
 8004a0e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a10:	e008      	b.n	8004a24 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0201 	orr.w	r2, r2, #1
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	e000      	b.n	8004a26 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a24:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004a26:	2300      	movs	r3, #0
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3710      	adds	r7, #16
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	40012c00 	.word	0x40012c00
 8004a34:	40013400 	.word	0x40013400
 8004a38:	40014000 	.word	0x40014000
 8004a3c:	40014400 	.word	0x40014400
 8004a40:	40014800 	.word	0x40014800
 8004a44:	40000400 	.word	0x40000400
 8004a48:	40000800 	.word	0x40000800
 8004a4c:	40000c00 	.word	0x40000c00
 8004a50:	00010007 	.word	0x00010007

08004a54 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b086      	sub	sp, #24
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d101      	bne.n	8004a68 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e097      	b.n	8004b98 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d106      	bne.n	8004a82 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2200      	movs	r2, #0
 8004a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f7fd f96f 	bl	8001d60 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2202      	movs	r2, #2
 8004a86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	6812      	ldr	r2, [r2, #0]
 8004a94:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004a98:	f023 0307 	bic.w	r3, r3, #7
 8004a9c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	3304      	adds	r3, #4
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4610      	mov	r0, r2
 8004aaa:	f000 fc2b 	bl	8005304 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	697a      	ldr	r2, [r7, #20]
 8004acc:	4313      	orrs	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ad6:	f023 0303 	bic.w	r3, r3, #3
 8004ada:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	689a      	ldr	r2, [r3, #8]
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	699b      	ldr	r3, [r3, #24]
 8004ae4:	021b      	lsls	r3, r3, #8
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	693a      	ldr	r2, [r7, #16]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004af4:	f023 030c 	bic.w	r3, r3, #12
 8004af8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b00:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b04:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68da      	ldr	r2, [r3, #12]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	021b      	lsls	r3, r3, #8
 8004b10:	4313      	orrs	r3, r2
 8004b12:	693a      	ldr	r2, [r7, #16]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	011a      	lsls	r2, r3, #4
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	6a1b      	ldr	r3, [r3, #32]
 8004b22:	031b      	lsls	r3, r3, #12
 8004b24:	4313      	orrs	r3, r2
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004b32:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004b3a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	4313      	orrs	r3, r2
 8004b48:	68fa      	ldr	r2, [r7, #12]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	697a      	ldr	r2, [r7, #20]
 8004b54:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2201      	movs	r2, #1
 8004b72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2201      	movs	r2, #1
 8004b82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3718      	adds	r7, #24
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bb0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bb8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004bc0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004bc8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d110      	bne.n	8004bf2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bd0:	7bfb      	ldrb	r3, [r7, #15]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d102      	bne.n	8004bdc <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004bd6:	7b7b      	ldrb	r3, [r7, #13]
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d001      	beq.n	8004be0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e089      	b.n	8004cf4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2202      	movs	r2, #2
 8004be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2202      	movs	r2, #2
 8004bec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bf0:	e031      	b.n	8004c56 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b04      	cmp	r3, #4
 8004bf6:	d110      	bne.n	8004c1a <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004bf8:	7bbb      	ldrb	r3, [r7, #14]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d102      	bne.n	8004c04 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004bfe:	7b3b      	ldrb	r3, [r7, #12]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d001      	beq.n	8004c08 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e075      	b.n	8004cf4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2202      	movs	r2, #2
 8004c0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2202      	movs	r2, #2
 8004c14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c18:	e01d      	b.n	8004c56 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d108      	bne.n	8004c32 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c20:	7bbb      	ldrb	r3, [r7, #14]
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d105      	bne.n	8004c32 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c26:	7b7b      	ldrb	r3, [r7, #13]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d102      	bne.n	8004c32 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c2c:	7b3b      	ldrb	r3, [r7, #12]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d001      	beq.n	8004c36 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e05e      	b.n	8004cf4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2202      	movs	r2, #2
 8004c3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2202      	movs	r2, #2
 8004c42:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2202      	movs	r2, #2
 8004c4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2202      	movs	r2, #2
 8004c52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d003      	beq.n	8004c64 <HAL_TIM_Encoder_Start_IT+0xc4>
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	2b04      	cmp	r3, #4
 8004c60:	d010      	beq.n	8004c84 <HAL_TIM_Encoder_Start_IT+0xe4>
 8004c62:	e01f      	b.n	8004ca4 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	2100      	movs	r1, #0
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f000 ff5f 	bl	8005b30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f042 0202 	orr.w	r2, r2, #2
 8004c80:	60da      	str	r2, [r3, #12]
      break;
 8004c82:	e02e      	b.n	8004ce2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	2104      	movs	r1, #4
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f000 ff4f 	bl	8005b30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68da      	ldr	r2, [r3, #12]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f042 0204 	orr.w	r2, r2, #4
 8004ca0:	60da      	str	r2, [r3, #12]
      break;
 8004ca2:	e01e      	b.n	8004ce2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	2100      	movs	r1, #0
 8004cac:	4618      	mov	r0, r3
 8004cae:	f000 ff3f 	bl	8005b30 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	2104      	movs	r1, #4
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 ff38 	bl	8005b30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	68da      	ldr	r2, [r3, #12]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 0202 	orr.w	r2, r2, #2
 8004cce:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	68da      	ldr	r2, [r3, #12]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f042 0204 	orr.w	r2, r2, #4
 8004cde:	60da      	str	r2, [r3, #12]
      break;
 8004ce0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f042 0201 	orr.w	r2, r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004cf2:	2300      	movs	r3, #0
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	691b      	ldr	r3, [r3, #16]
 8004d12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d020      	beq.n	8004d60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f003 0302 	and.w	r3, r3, #2
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d01b      	beq.n	8004d60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f06f 0202 	mvn.w	r2, #2
 8004d30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699b      	ldr	r3, [r3, #24]
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d003      	beq.n	8004d4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f7fc f902 	bl	8000f50 <HAL_TIM_IC_CaptureCallback>
 8004d4c:	e005      	b.n	8004d5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 fab9 	bl	80052c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 fac0 	bl	80052da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	f003 0304 	and.w	r3, r3, #4
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d020      	beq.n	8004dac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d01b      	beq.n	8004dac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f06f 0204 	mvn.w	r2, #4
 8004d7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2202      	movs	r2, #2
 8004d82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	699b      	ldr	r3, [r3, #24]
 8004d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d003      	beq.n	8004d9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f7fc f8dc 	bl	8000f50 <HAL_TIM_IC_CaptureCallback>
 8004d98:	e005      	b.n	8004da6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 fa93 	bl	80052c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 fa9a 	bl	80052da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d020      	beq.n	8004df8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d01b      	beq.n	8004df8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f06f 0208 	mvn.w	r2, #8
 8004dc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2204      	movs	r2, #4
 8004dce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f7fc f8b6 	bl	8000f50 <HAL_TIM_IC_CaptureCallback>
 8004de4:	e005      	b.n	8004df2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 fa6d 	bl	80052c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 fa74 	bl	80052da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	f003 0310 	and.w	r3, r3, #16
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d020      	beq.n	8004e44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f003 0310 	and.w	r3, r3, #16
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d01b      	beq.n	8004e44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f06f 0210 	mvn.w	r2, #16
 8004e14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2208      	movs	r2, #8
 8004e1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7fc f890 	bl	8000f50 <HAL_TIM_IC_CaptureCallback>
 8004e30:	e005      	b.n	8004e3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 fa47 	bl	80052c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 fa4e 	bl	80052da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f003 0301 	and.w	r3, r3, #1
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00c      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d007      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f06f 0201 	mvn.w	r2, #1
 8004e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f7fc f898 	bl	8000f98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d104      	bne.n	8004e7c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00c      	beq.n	8004e96 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d007      	beq.n	8004e96 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f001 f83d 	bl	8005f10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00c      	beq.n	8004eba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d007      	beq.n	8004eba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004eb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f001 f835 	bl	8005f24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d00c      	beq.n	8004ede <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d007      	beq.n	8004ede <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ed6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 fa08 	bl	80052ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	f003 0320 	and.w	r3, r3, #32
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d00c      	beq.n	8004f02 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f003 0320 	and.w	r3, r3, #32
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d007      	beq.n	8004f02 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f06f 0220 	mvn.w	r2, #32
 8004efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 fffd 	bl	8005efc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f02:	bf00      	nop
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
	...

08004f0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b086      	sub	sp, #24
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d101      	bne.n	8004f2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004f26:	2302      	movs	r3, #2
 8004f28:	e0ff      	b.n	800512a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b14      	cmp	r3, #20
 8004f36:	f200 80f0 	bhi.w	800511a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f40:	08004f95 	.word	0x08004f95
 8004f44:	0800511b 	.word	0x0800511b
 8004f48:	0800511b 	.word	0x0800511b
 8004f4c:	0800511b 	.word	0x0800511b
 8004f50:	08004fd5 	.word	0x08004fd5
 8004f54:	0800511b 	.word	0x0800511b
 8004f58:	0800511b 	.word	0x0800511b
 8004f5c:	0800511b 	.word	0x0800511b
 8004f60:	08005017 	.word	0x08005017
 8004f64:	0800511b 	.word	0x0800511b
 8004f68:	0800511b 	.word	0x0800511b
 8004f6c:	0800511b 	.word	0x0800511b
 8004f70:	08005057 	.word	0x08005057
 8004f74:	0800511b 	.word	0x0800511b
 8004f78:	0800511b 	.word	0x0800511b
 8004f7c:	0800511b 	.word	0x0800511b
 8004f80:	08005099 	.word	0x08005099
 8004f84:	0800511b 	.word	0x0800511b
 8004f88:	0800511b 	.word	0x0800511b
 8004f8c:	0800511b 	.word	0x0800511b
 8004f90:	080050d9 	.word	0x080050d9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68b9      	ldr	r1, [r7, #8]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f000 fa58 	bl	8005450 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	699a      	ldr	r2, [r3, #24]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f042 0208 	orr.w	r2, r2, #8
 8004fae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	699a      	ldr	r2, [r3, #24]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f022 0204 	bic.w	r2, r2, #4
 8004fbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6999      	ldr	r1, [r3, #24]
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	691a      	ldr	r2, [r3, #16]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	619a      	str	r2, [r3, #24]
      break;
 8004fd2:	e0a5      	b.n	8005120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68b9      	ldr	r1, [r7, #8]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f000 fac8 	bl	8005570 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	699a      	ldr	r2, [r3, #24]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	699a      	ldr	r2, [r3, #24]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ffe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6999      	ldr	r1, [r3, #24]
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	021a      	lsls	r2, r3, #8
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	430a      	orrs	r2, r1
 8005012:	619a      	str	r2, [r3, #24]
      break;
 8005014:	e084      	b.n	8005120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68b9      	ldr	r1, [r7, #8]
 800501c:	4618      	mov	r0, r3
 800501e:	f000 fb31 	bl	8005684 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	69da      	ldr	r2, [r3, #28]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f042 0208 	orr.w	r2, r2, #8
 8005030:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	69da      	ldr	r2, [r3, #28]
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f022 0204 	bic.w	r2, r2, #4
 8005040:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	69d9      	ldr	r1, [r3, #28]
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	691a      	ldr	r2, [r3, #16]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	430a      	orrs	r2, r1
 8005052:	61da      	str	r2, [r3, #28]
      break;
 8005054:	e064      	b.n	8005120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68b9      	ldr	r1, [r7, #8]
 800505c:	4618      	mov	r0, r3
 800505e:	f000 fb99 	bl	8005794 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	69da      	ldr	r2, [r3, #28]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005070:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	69da      	ldr	r2, [r3, #28]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005080:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	69d9      	ldr	r1, [r3, #28]
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	691b      	ldr	r3, [r3, #16]
 800508c:	021a      	lsls	r2, r3, #8
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	61da      	str	r2, [r3, #28]
      break;
 8005096:	e043      	b.n	8005120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68b9      	ldr	r1, [r7, #8]
 800509e:	4618      	mov	r0, r3
 80050a0:	f000 fbe2 	bl	8005868 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0208 	orr.w	r2, r2, #8
 80050b2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 0204 	bic.w	r2, r2, #4
 80050c2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	691a      	ldr	r2, [r3, #16]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80050d6:	e023      	b.n	8005120 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68b9      	ldr	r1, [r7, #8]
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 fc26 	bl	8005930 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050f2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005102:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	691b      	ldr	r3, [r3, #16]
 800510e:	021a      	lsls	r2, r3, #8
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	430a      	orrs	r2, r1
 8005116:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005118:	e002      	b.n	8005120 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	75fb      	strb	r3, [r7, #23]
      break;
 800511e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005128:	7dfb      	ldrb	r3, [r7, #23]
}
 800512a:	4618      	mov	r0, r3
 800512c:	3718      	adds	r7, #24
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop

08005134 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800513e:	2300      	movs	r3, #0
 8005140:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005148:	2b01      	cmp	r3, #1
 800514a:	d101      	bne.n	8005150 <HAL_TIM_ConfigClockSource+0x1c>
 800514c:	2302      	movs	r3, #2
 800514e:	e0b6      	b.n	80052be <HAL_TIM_ConfigClockSource+0x18a>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2202      	movs	r2, #2
 800515c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800516e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005172:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800517a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800518c:	d03e      	beq.n	800520c <HAL_TIM_ConfigClockSource+0xd8>
 800518e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005192:	f200 8087 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x170>
 8005196:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800519a:	f000 8086 	beq.w	80052aa <HAL_TIM_ConfigClockSource+0x176>
 800519e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a2:	d87f      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x170>
 80051a4:	2b70      	cmp	r3, #112	@ 0x70
 80051a6:	d01a      	beq.n	80051de <HAL_TIM_ConfigClockSource+0xaa>
 80051a8:	2b70      	cmp	r3, #112	@ 0x70
 80051aa:	d87b      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x170>
 80051ac:	2b60      	cmp	r3, #96	@ 0x60
 80051ae:	d050      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0x11e>
 80051b0:	2b60      	cmp	r3, #96	@ 0x60
 80051b2:	d877      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x170>
 80051b4:	2b50      	cmp	r3, #80	@ 0x50
 80051b6:	d03c      	beq.n	8005232 <HAL_TIM_ConfigClockSource+0xfe>
 80051b8:	2b50      	cmp	r3, #80	@ 0x50
 80051ba:	d873      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x170>
 80051bc:	2b40      	cmp	r3, #64	@ 0x40
 80051be:	d058      	beq.n	8005272 <HAL_TIM_ConfigClockSource+0x13e>
 80051c0:	2b40      	cmp	r3, #64	@ 0x40
 80051c2:	d86f      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x170>
 80051c4:	2b30      	cmp	r3, #48	@ 0x30
 80051c6:	d064      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x15e>
 80051c8:	2b30      	cmp	r3, #48	@ 0x30
 80051ca:	d86b      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x170>
 80051cc:	2b20      	cmp	r3, #32
 80051ce:	d060      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x15e>
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	d867      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x170>
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d05c      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x15e>
 80051d8:	2b10      	cmp	r3, #16
 80051da:	d05a      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x15e>
 80051dc:	e062      	b.n	80052a4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051ee:	f000 fc7f 	bl	8005af0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005200:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	609a      	str	r2, [r3, #8]
      break;
 800520a:	e04f      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800521c:	f000 fc68 	bl	8005af0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689a      	ldr	r2, [r3, #8]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800522e:	609a      	str	r2, [r3, #8]
      break;
 8005230:	e03c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800523e:	461a      	mov	r2, r3
 8005240:	f000 fbdc 	bl	80059fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2150      	movs	r1, #80	@ 0x50
 800524a:	4618      	mov	r0, r3
 800524c:	f000 fc35 	bl	8005aba <TIM_ITRx_SetConfig>
      break;
 8005250:	e02c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800525e:	461a      	mov	r2, r3
 8005260:	f000 fbfb 	bl	8005a5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2160      	movs	r1, #96	@ 0x60
 800526a:	4618      	mov	r0, r3
 800526c:	f000 fc25 	bl	8005aba <TIM_ITRx_SetConfig>
      break;
 8005270:	e01c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800527e:	461a      	mov	r2, r3
 8005280:	f000 fbbc 	bl	80059fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2140      	movs	r1, #64	@ 0x40
 800528a:	4618      	mov	r0, r3
 800528c:	f000 fc15 	bl	8005aba <TIM_ITRx_SetConfig>
      break;
 8005290:	e00c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4619      	mov	r1, r3
 800529c:	4610      	mov	r0, r2
 800529e:	f000 fc0c 	bl	8005aba <TIM_ITRx_SetConfig>
      break;
 80052a2:	e003      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	73fb      	strb	r3, [r7, #15]
      break;
 80052a8:	e000      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x178>
      break;
 80052aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr

080052da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80052e2:	bf00      	nop
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
	...

08005304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a46      	ldr	r2, [pc, #280]	@ (8005430 <TIM_Base_SetConfig+0x12c>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d013      	beq.n	8005344 <TIM_Base_SetConfig+0x40>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005322:	d00f      	beq.n	8005344 <TIM_Base_SetConfig+0x40>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a43      	ldr	r2, [pc, #268]	@ (8005434 <TIM_Base_SetConfig+0x130>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d00b      	beq.n	8005344 <TIM_Base_SetConfig+0x40>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a42      	ldr	r2, [pc, #264]	@ (8005438 <TIM_Base_SetConfig+0x134>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d007      	beq.n	8005344 <TIM_Base_SetConfig+0x40>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a41      	ldr	r2, [pc, #260]	@ (800543c <TIM_Base_SetConfig+0x138>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d003      	beq.n	8005344 <TIM_Base_SetConfig+0x40>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	4a40      	ldr	r2, [pc, #256]	@ (8005440 <TIM_Base_SetConfig+0x13c>)
 8005340:	4293      	cmp	r3, r2
 8005342:	d108      	bne.n	8005356 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800534a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	4313      	orrs	r3, r2
 8005354:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a35      	ldr	r2, [pc, #212]	@ (8005430 <TIM_Base_SetConfig+0x12c>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d01f      	beq.n	800539e <TIM_Base_SetConfig+0x9a>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005364:	d01b      	beq.n	800539e <TIM_Base_SetConfig+0x9a>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	4a32      	ldr	r2, [pc, #200]	@ (8005434 <TIM_Base_SetConfig+0x130>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d017      	beq.n	800539e <TIM_Base_SetConfig+0x9a>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	4a31      	ldr	r2, [pc, #196]	@ (8005438 <TIM_Base_SetConfig+0x134>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d013      	beq.n	800539e <TIM_Base_SetConfig+0x9a>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	4a30      	ldr	r2, [pc, #192]	@ (800543c <TIM_Base_SetConfig+0x138>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d00f      	beq.n	800539e <TIM_Base_SetConfig+0x9a>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a2f      	ldr	r2, [pc, #188]	@ (8005440 <TIM_Base_SetConfig+0x13c>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d00b      	beq.n	800539e <TIM_Base_SetConfig+0x9a>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a2e      	ldr	r2, [pc, #184]	@ (8005444 <TIM_Base_SetConfig+0x140>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d007      	beq.n	800539e <TIM_Base_SetConfig+0x9a>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a2d      	ldr	r2, [pc, #180]	@ (8005448 <TIM_Base_SetConfig+0x144>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d003      	beq.n	800539e <TIM_Base_SetConfig+0x9a>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a2c      	ldr	r2, [pc, #176]	@ (800544c <TIM_Base_SetConfig+0x148>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d108      	bne.n	80053b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80053a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	689a      	ldr	r2, [r3, #8]
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a16      	ldr	r2, [pc, #88]	@ (8005430 <TIM_Base_SetConfig+0x12c>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d00f      	beq.n	80053fc <TIM_Base_SetConfig+0xf8>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	4a18      	ldr	r2, [pc, #96]	@ (8005440 <TIM_Base_SetConfig+0x13c>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00b      	beq.n	80053fc <TIM_Base_SetConfig+0xf8>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	4a17      	ldr	r2, [pc, #92]	@ (8005444 <TIM_Base_SetConfig+0x140>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d007      	beq.n	80053fc <TIM_Base_SetConfig+0xf8>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a16      	ldr	r2, [pc, #88]	@ (8005448 <TIM_Base_SetConfig+0x144>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d003      	beq.n	80053fc <TIM_Base_SetConfig+0xf8>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	4a15      	ldr	r2, [pc, #84]	@ (800544c <TIM_Base_SetConfig+0x148>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d103      	bne.n	8005404 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	691a      	ldr	r2, [r3, #16]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2201      	movs	r2, #1
 8005408:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b01      	cmp	r3, #1
 8005414:	d105      	bne.n	8005422 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	691b      	ldr	r3, [r3, #16]
 800541a:	f023 0201 	bic.w	r2, r3, #1
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	611a      	str	r2, [r3, #16]
  }
}
 8005422:	bf00      	nop
 8005424:	3714      	adds	r7, #20
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	40012c00 	.word	0x40012c00
 8005434:	40000400 	.word	0x40000400
 8005438:	40000800 	.word	0x40000800
 800543c:	40000c00 	.word	0x40000c00
 8005440:	40013400 	.word	0x40013400
 8005444:	40014000 	.word	0x40014000
 8005448:	40014400 	.word	0x40014400
 800544c:	40014800 	.word	0x40014800

08005450 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005450:	b480      	push	{r7}
 8005452:	b087      	sub	sp, #28
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a1b      	ldr	r3, [r3, #32]
 800545e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6a1b      	ldr	r3, [r3, #32]
 8005464:	f023 0201 	bic.w	r2, r3, #1
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800547e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f023 0303 	bic.w	r3, r3, #3
 800548a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	4313      	orrs	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f023 0302 	bic.w	r3, r3, #2
 800549c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a2c      	ldr	r2, [pc, #176]	@ (800555c <TIM_OC1_SetConfig+0x10c>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d00f      	beq.n	80054d0 <TIM_OC1_SetConfig+0x80>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005560 <TIM_OC1_SetConfig+0x110>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d00b      	beq.n	80054d0 <TIM_OC1_SetConfig+0x80>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005564 <TIM_OC1_SetConfig+0x114>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d007      	beq.n	80054d0 <TIM_OC1_SetConfig+0x80>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a29      	ldr	r2, [pc, #164]	@ (8005568 <TIM_OC1_SetConfig+0x118>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d003      	beq.n	80054d0 <TIM_OC1_SetConfig+0x80>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	4a28      	ldr	r2, [pc, #160]	@ (800556c <TIM_OC1_SetConfig+0x11c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d10c      	bne.n	80054ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f023 0308 	bic.w	r3, r3, #8
 80054d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	697a      	ldr	r2, [r7, #20]
 80054de:	4313      	orrs	r3, r2
 80054e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f023 0304 	bic.w	r3, r3, #4
 80054e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	4a1b      	ldr	r2, [pc, #108]	@ (800555c <TIM_OC1_SetConfig+0x10c>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d00f      	beq.n	8005512 <TIM_OC1_SetConfig+0xc2>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a1a      	ldr	r2, [pc, #104]	@ (8005560 <TIM_OC1_SetConfig+0x110>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d00b      	beq.n	8005512 <TIM_OC1_SetConfig+0xc2>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a19      	ldr	r2, [pc, #100]	@ (8005564 <TIM_OC1_SetConfig+0x114>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d007      	beq.n	8005512 <TIM_OC1_SetConfig+0xc2>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a18      	ldr	r2, [pc, #96]	@ (8005568 <TIM_OC1_SetConfig+0x118>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d003      	beq.n	8005512 <TIM_OC1_SetConfig+0xc2>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a17      	ldr	r2, [pc, #92]	@ (800556c <TIM_OC1_SetConfig+0x11c>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d111      	bne.n	8005536 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005518:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005520:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	4313      	orrs	r3, r2
 800552a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	699b      	ldr	r3, [r3, #24]
 8005530:	693a      	ldr	r2, [r7, #16]
 8005532:	4313      	orrs	r3, r2
 8005534:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	693a      	ldr	r2, [r7, #16]
 800553a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	685a      	ldr	r2, [r3, #4]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	621a      	str	r2, [r3, #32]
}
 8005550:	bf00      	nop
 8005552:	371c      	adds	r7, #28
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	40012c00 	.word	0x40012c00
 8005560:	40013400 	.word	0x40013400
 8005564:	40014000 	.word	0x40014000
 8005568:	40014400 	.word	0x40014400
 800556c:	40014800 	.word	0x40014800

08005570 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	f023 0210 	bic.w	r2, r3, #16
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800559e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	021b      	lsls	r3, r3, #8
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	f023 0320 	bic.w	r3, r3, #32
 80055be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	011b      	lsls	r3, r3, #4
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a28      	ldr	r2, [pc, #160]	@ (8005670 <TIM_OC2_SetConfig+0x100>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d003      	beq.n	80055dc <TIM_OC2_SetConfig+0x6c>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a27      	ldr	r2, [pc, #156]	@ (8005674 <TIM_OC2_SetConfig+0x104>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d10d      	bne.n	80055f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	68db      	ldr	r3, [r3, #12]
 80055e8:	011b      	lsls	r3, r3, #4
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a1d      	ldr	r2, [pc, #116]	@ (8005670 <TIM_OC2_SetConfig+0x100>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d00f      	beq.n	8005620 <TIM_OC2_SetConfig+0xb0>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a1c      	ldr	r2, [pc, #112]	@ (8005674 <TIM_OC2_SetConfig+0x104>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d00b      	beq.n	8005620 <TIM_OC2_SetConfig+0xb0>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a1b      	ldr	r2, [pc, #108]	@ (8005678 <TIM_OC2_SetConfig+0x108>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d007      	beq.n	8005620 <TIM_OC2_SetConfig+0xb0>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	4a1a      	ldr	r2, [pc, #104]	@ (800567c <TIM_OC2_SetConfig+0x10c>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d003      	beq.n	8005620 <TIM_OC2_SetConfig+0xb0>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a19      	ldr	r2, [pc, #100]	@ (8005680 <TIM_OC2_SetConfig+0x110>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d113      	bne.n	8005648 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005626:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800562e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	695b      	ldr	r3, [r3, #20]
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	4313      	orrs	r3, r2
 800563a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	4313      	orrs	r3, r2
 8005646:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	621a      	str	r2, [r3, #32]
}
 8005662:	bf00      	nop
 8005664:	371c      	adds	r7, #28
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop
 8005670:	40012c00 	.word	0x40012c00
 8005674:	40013400 	.word	0x40013400
 8005678:	40014000 	.word	0x40014000
 800567c:	40014400 	.word	0x40014400
 8005680:	40014800 	.word	0x40014800

08005684 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005684:	b480      	push	{r7}
 8005686:	b087      	sub	sp, #28
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
 800568c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6a1b      	ldr	r3, [r3, #32]
 8005692:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	69db      	ldr	r3, [r3, #28]
 80056aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f023 0303 	bic.w	r3, r3, #3
 80056be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80056d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	021b      	lsls	r3, r3, #8
 80056d8:	697a      	ldr	r2, [r7, #20]
 80056da:	4313      	orrs	r3, r2
 80056dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a27      	ldr	r2, [pc, #156]	@ (8005780 <TIM_OC3_SetConfig+0xfc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d003      	beq.n	80056ee <TIM_OC3_SetConfig+0x6a>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a26      	ldr	r2, [pc, #152]	@ (8005784 <TIM_OC3_SetConfig+0x100>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d10d      	bne.n	800570a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	68db      	ldr	r3, [r3, #12]
 80056fa:	021b      	lsls	r3, r3, #8
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	4313      	orrs	r3, r2
 8005700:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005708:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a1c      	ldr	r2, [pc, #112]	@ (8005780 <TIM_OC3_SetConfig+0xfc>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d00f      	beq.n	8005732 <TIM_OC3_SetConfig+0xae>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a1b      	ldr	r2, [pc, #108]	@ (8005784 <TIM_OC3_SetConfig+0x100>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00b      	beq.n	8005732 <TIM_OC3_SetConfig+0xae>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a1a      	ldr	r2, [pc, #104]	@ (8005788 <TIM_OC3_SetConfig+0x104>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d007      	beq.n	8005732 <TIM_OC3_SetConfig+0xae>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a19      	ldr	r2, [pc, #100]	@ (800578c <TIM_OC3_SetConfig+0x108>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d003      	beq.n	8005732 <TIM_OC3_SetConfig+0xae>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a18      	ldr	r2, [pc, #96]	@ (8005790 <TIM_OC3_SetConfig+0x10c>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d113      	bne.n	800575a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005738:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005740:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	011b      	lsls	r3, r3, #4
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	4313      	orrs	r3, r2
 800574c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	699b      	ldr	r3, [r3, #24]
 8005752:	011b      	lsls	r3, r3, #4
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	4313      	orrs	r3, r2
 8005758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	693a      	ldr	r2, [r7, #16]
 800575e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	68fa      	ldr	r2, [r7, #12]
 8005764:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685a      	ldr	r2, [r3, #4]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	621a      	str	r2, [r3, #32]
}
 8005774:	bf00      	nop
 8005776:	371c      	adds	r7, #28
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	40012c00 	.word	0x40012c00
 8005784:	40013400 	.word	0x40013400
 8005788:	40014000 	.word	0x40014000
 800578c:	40014400 	.word	0x40014400
 8005790:	40014800 	.word	0x40014800

08005794 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005794:	b480      	push	{r7}
 8005796:	b087      	sub	sp, #28
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a1b      	ldr	r3, [r3, #32]
 80057a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80057c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	021b      	lsls	r3, r3, #8
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	4313      	orrs	r3, r2
 80057da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	031b      	lsls	r3, r3, #12
 80057ea:	693a      	ldr	r2, [r7, #16]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a18      	ldr	r2, [pc, #96]	@ (8005854 <TIM_OC4_SetConfig+0xc0>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d00f      	beq.n	8005818 <TIM_OC4_SetConfig+0x84>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a17      	ldr	r2, [pc, #92]	@ (8005858 <TIM_OC4_SetConfig+0xc4>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d00b      	beq.n	8005818 <TIM_OC4_SetConfig+0x84>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	4a16      	ldr	r2, [pc, #88]	@ (800585c <TIM_OC4_SetConfig+0xc8>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d007      	beq.n	8005818 <TIM_OC4_SetConfig+0x84>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a15      	ldr	r2, [pc, #84]	@ (8005860 <TIM_OC4_SetConfig+0xcc>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d003      	beq.n	8005818 <TIM_OC4_SetConfig+0x84>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a14      	ldr	r2, [pc, #80]	@ (8005864 <TIM_OC4_SetConfig+0xd0>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d109      	bne.n	800582c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005818:	697b      	ldr	r3, [r7, #20]
 800581a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800581e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	019b      	lsls	r3, r3, #6
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	4313      	orrs	r3, r2
 800582a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	685a      	ldr	r2, [r3, #4]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	621a      	str	r2, [r3, #32]
}
 8005846:	bf00      	nop
 8005848:	371c      	adds	r7, #28
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
 8005852:	bf00      	nop
 8005854:	40012c00 	.word	0x40012c00
 8005858:	40013400 	.word	0x40013400
 800585c:	40014000 	.word	0x40014000
 8005860:	40014400 	.word	0x40014400
 8005864:	40014800 	.word	0x40014800

08005868 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005868:	b480      	push	{r7}
 800586a:	b087      	sub	sp, #28
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a1b      	ldr	r3, [r3, #32]
 8005876:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800588e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800589a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80058ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	041b      	lsls	r3, r3, #16
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a17      	ldr	r2, [pc, #92]	@ (800591c <TIM_OC5_SetConfig+0xb4>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d00f      	beq.n	80058e2 <TIM_OC5_SetConfig+0x7a>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a16      	ldr	r2, [pc, #88]	@ (8005920 <TIM_OC5_SetConfig+0xb8>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d00b      	beq.n	80058e2 <TIM_OC5_SetConfig+0x7a>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a15      	ldr	r2, [pc, #84]	@ (8005924 <TIM_OC5_SetConfig+0xbc>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d007      	beq.n	80058e2 <TIM_OC5_SetConfig+0x7a>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a14      	ldr	r2, [pc, #80]	@ (8005928 <TIM_OC5_SetConfig+0xc0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d003      	beq.n	80058e2 <TIM_OC5_SetConfig+0x7a>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a13      	ldr	r2, [pc, #76]	@ (800592c <TIM_OC5_SetConfig+0xc4>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d109      	bne.n	80058f6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	021b      	lsls	r3, r3, #8
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	621a      	str	r2, [r3, #32]
}
 8005910:	bf00      	nop
 8005912:	371c      	adds	r7, #28
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr
 800591c:	40012c00 	.word	0x40012c00
 8005920:	40013400 	.word	0x40013400
 8005924:	40014000 	.word	0x40014000
 8005928:	40014400 	.word	0x40014400
 800592c:	40014800 	.word	0x40014800

08005930 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800595e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	021b      	lsls	r3, r3, #8
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	4313      	orrs	r3, r2
 800596e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005976:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	051b      	lsls	r3, r3, #20
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	4313      	orrs	r3, r2
 8005982:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a18      	ldr	r2, [pc, #96]	@ (80059e8 <TIM_OC6_SetConfig+0xb8>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d00f      	beq.n	80059ac <TIM_OC6_SetConfig+0x7c>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	4a17      	ldr	r2, [pc, #92]	@ (80059ec <TIM_OC6_SetConfig+0xbc>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d00b      	beq.n	80059ac <TIM_OC6_SetConfig+0x7c>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a16      	ldr	r2, [pc, #88]	@ (80059f0 <TIM_OC6_SetConfig+0xc0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d007      	beq.n	80059ac <TIM_OC6_SetConfig+0x7c>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a15      	ldr	r2, [pc, #84]	@ (80059f4 <TIM_OC6_SetConfig+0xc4>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d003      	beq.n	80059ac <TIM_OC6_SetConfig+0x7c>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	4a14      	ldr	r2, [pc, #80]	@ (80059f8 <TIM_OC6_SetConfig+0xc8>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d109      	bne.n	80059c0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	695b      	ldr	r3, [r3, #20]
 80059b8:	029b      	lsls	r3, r3, #10
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	4313      	orrs	r3, r2
 80059be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	685a      	ldr	r2, [r3, #4]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	693a      	ldr	r2, [r7, #16]
 80059d8:	621a      	str	r2, [r3, #32]
}
 80059da:	bf00      	nop
 80059dc:	371c      	adds	r7, #28
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	40012c00 	.word	0x40012c00
 80059ec:	40013400 	.word	0x40013400
 80059f0:	40014000 	.word	0x40014000
 80059f4:	40014400 	.word	0x40014400
 80059f8:	40014800 	.word	0x40014800

080059fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b087      	sub	sp, #28
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	60f8      	str	r0, [r7, #12]
 8005a04:	60b9      	str	r1, [r7, #8]
 8005a06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	6a1b      	ldr	r3, [r3, #32]
 8005a12:	f023 0201 	bic.w	r2, r3, #1
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f023 030a 	bic.w	r3, r3, #10
 8005a38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a3a:	697a      	ldr	r2, [r7, #20]
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	693a      	ldr	r2, [r7, #16]
 8005a46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	697a      	ldr	r2, [r7, #20]
 8005a4c:	621a      	str	r2, [r3, #32]
}
 8005a4e:	bf00      	nop
 8005a50:	371c      	adds	r7, #28
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr

08005a5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a5a:	b480      	push	{r7}
 8005a5c:	b087      	sub	sp, #28
 8005a5e:	af00      	add	r7, sp, #0
 8005a60:	60f8      	str	r0, [r7, #12]
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6a1b      	ldr	r3, [r3, #32]
 8005a70:	f023 0210 	bic.w	r2, r3, #16
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	699b      	ldr	r3, [r3, #24]
 8005a7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	031b      	lsls	r3, r3, #12
 8005a8a:	693a      	ldr	r2, [r7, #16]
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	011b      	lsls	r3, r3, #4
 8005a9c:	697a      	ldr	r2, [r7, #20]
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	693a      	ldr	r2, [r7, #16]
 8005aa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	621a      	str	r2, [r3, #32]
}
 8005aae:	bf00      	nop
 8005ab0:	371c      	adds	r7, #28
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr

08005aba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b085      	sub	sp, #20
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ad0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005ad2:	683a      	ldr	r2, [r7, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	f043 0307 	orr.w	r3, r3, #7
 8005adc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	68fa      	ldr	r2, [r7, #12]
 8005ae2:	609a      	str	r2, [r3, #8]
}
 8005ae4:	bf00      	nop
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b087      	sub	sp, #28
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	607a      	str	r2, [r7, #4]
 8005afc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	021a      	lsls	r2, r3, #8
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	431a      	orrs	r2, r3
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	609a      	str	r2, [r3, #8]
}
 8005b24:	bf00      	nop
 8005b26:	371c      	adds	r7, #28
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	f003 031f 	and.w	r3, r3, #31
 8005b42:	2201      	movs	r2, #1
 8005b44:	fa02 f303 	lsl.w	r3, r2, r3
 8005b48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6a1a      	ldr	r2, [r3, #32]
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	43db      	mvns	r3, r3
 8005b52:	401a      	ands	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	6a1a      	ldr	r2, [r3, #32]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	f003 031f 	and.w	r3, r3, #31
 8005b62:	6879      	ldr	r1, [r7, #4]
 8005b64:	fa01 f303 	lsl.w	r3, r1, r3
 8005b68:	431a      	orrs	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	621a      	str	r2, [r3, #32]
}
 8005b6e:	bf00      	nop
 8005b70:	371c      	adds	r7, #28
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr
	...

08005b7c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d109      	bne.n	8005ba0 <HAL_TIMEx_PWMN_Start+0x24>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	bf14      	ite	ne
 8005b98:	2301      	movne	r3, #1
 8005b9a:	2300      	moveq	r3, #0
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	e022      	b.n	8005be6 <HAL_TIMEx_PWMN_Start+0x6a>
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	2b04      	cmp	r3, #4
 8005ba4:	d109      	bne.n	8005bba <HAL_TIMEx_PWMN_Start+0x3e>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	bf14      	ite	ne
 8005bb2:	2301      	movne	r3, #1
 8005bb4:	2300      	moveq	r3, #0
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	e015      	b.n	8005be6 <HAL_TIMEx_PWMN_Start+0x6a>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b08      	cmp	r3, #8
 8005bbe:	d109      	bne.n	8005bd4 <HAL_TIMEx_PWMN_Start+0x58>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	bf14      	ite	ne
 8005bcc:	2301      	movne	r3, #1
 8005bce:	2300      	moveq	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	e008      	b.n	8005be6 <HAL_TIMEx_PWMN_Start+0x6a>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	bf14      	ite	ne
 8005be0:	2301      	movne	r3, #1
 8005be2:	2300      	moveq	r3, #0
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005bea:	2301      	movs	r3, #1
 8005bec:	e06e      	b.n	8005ccc <HAL_TIMEx_PWMN_Start+0x150>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d104      	bne.n	8005bfe <HAL_TIMEx_PWMN_Start+0x82>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bfc:	e013      	b.n	8005c26 <HAL_TIMEx_PWMN_Start+0xaa>
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	2b04      	cmp	r3, #4
 8005c02:	d104      	bne.n	8005c0e <HAL_TIMEx_PWMN_Start+0x92>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2202      	movs	r2, #2
 8005c08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c0c:	e00b      	b.n	8005c26 <HAL_TIMEx_PWMN_Start+0xaa>
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	2b08      	cmp	r3, #8
 8005c12:	d104      	bne.n	8005c1e <HAL_TIMEx_PWMN_Start+0xa2>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c1c:	e003      	b.n	8005c26 <HAL_TIMEx_PWMN_Start+0xaa>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2202      	movs	r2, #2
 8005c22:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2204      	movs	r2, #4
 8005c2c:	6839      	ldr	r1, [r7, #0]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f000 f982 	bl	8005f38 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c42:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a22      	ldr	r2, [pc, #136]	@ (8005cd4 <HAL_TIMEx_PWMN_Start+0x158>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d01d      	beq.n	8005c8a <HAL_TIMEx_PWMN_Start+0x10e>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c56:	d018      	beq.n	8005c8a <HAL_TIMEx_PWMN_Start+0x10e>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a1e      	ldr	r2, [pc, #120]	@ (8005cd8 <HAL_TIMEx_PWMN_Start+0x15c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d013      	beq.n	8005c8a <HAL_TIMEx_PWMN_Start+0x10e>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a1d      	ldr	r2, [pc, #116]	@ (8005cdc <HAL_TIMEx_PWMN_Start+0x160>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d00e      	beq.n	8005c8a <HAL_TIMEx_PWMN_Start+0x10e>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a1b      	ldr	r2, [pc, #108]	@ (8005ce0 <HAL_TIMEx_PWMN_Start+0x164>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d009      	beq.n	8005c8a <HAL_TIMEx_PWMN_Start+0x10e>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a1a      	ldr	r2, [pc, #104]	@ (8005ce4 <HAL_TIMEx_PWMN_Start+0x168>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d004      	beq.n	8005c8a <HAL_TIMEx_PWMN_Start+0x10e>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a18      	ldr	r2, [pc, #96]	@ (8005ce8 <HAL_TIMEx_PWMN_Start+0x16c>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d115      	bne.n	8005cb6 <HAL_TIMEx_PWMN_Start+0x13a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	689a      	ldr	r2, [r3, #8]
 8005c90:	4b16      	ldr	r3, [pc, #88]	@ (8005cec <HAL_TIMEx_PWMN_Start+0x170>)
 8005c92:	4013      	ands	r3, r2
 8005c94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2b06      	cmp	r3, #6
 8005c9a:	d015      	beq.n	8005cc8 <HAL_TIMEx_PWMN_Start+0x14c>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ca2:	d011      	beq.n	8005cc8 <HAL_TIMEx_PWMN_Start+0x14c>
    {
      __HAL_TIM_ENABLE(htim);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f042 0201 	orr.w	r2, r2, #1
 8005cb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb4:	e008      	b.n	8005cc8 <HAL_TIMEx_PWMN_Start+0x14c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f042 0201 	orr.w	r2, r2, #1
 8005cc4:	601a      	str	r2, [r3, #0]
 8005cc6:	e000      	b.n	8005cca <HAL_TIMEx_PWMN_Start+0x14e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3710      	adds	r7, #16
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40012c00 	.word	0x40012c00
 8005cd8:	40000400 	.word	0x40000400
 8005cdc:	40000800 	.word	0x40000800
 8005ce0:	40000c00 	.word	0x40000c00
 8005ce4:	40013400 	.word	0x40013400
 8005ce8:	40014000 	.word	0x40014000
 8005cec:	00010007 	.word	0x00010007

08005cf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b085      	sub	sp, #20
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d101      	bne.n	8005d08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d04:	2302      	movs	r3, #2
 8005d06:	e068      	b.n	8005dda <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2202      	movs	r2, #2
 8005d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	685b      	ldr	r3, [r3, #4]
 8005d1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005de8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d004      	beq.n	8005d3c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a2d      	ldr	r2, [pc, #180]	@ (8005dec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d108      	bne.n	8005d4e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005d42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d56:	683b      	ldr	r3, [r7, #0]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68fa      	ldr	r2, [r7, #12]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a1e      	ldr	r2, [pc, #120]	@ (8005de8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d01d      	beq.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d7a:	d018      	beq.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a1b      	ldr	r2, [pc, #108]	@ (8005df0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d82:	4293      	cmp	r3, r2
 8005d84:	d013      	beq.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a1a      	ldr	r2, [pc, #104]	@ (8005df4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d00e      	beq.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a18      	ldr	r2, [pc, #96]	@ (8005df8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d009      	beq.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	4a13      	ldr	r2, [pc, #76]	@ (8005dec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d004      	beq.n	8005dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a14      	ldr	r2, [pc, #80]	@ (8005dfc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d10c      	bne.n	8005dc8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005db4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	68ba      	ldr	r2, [r7, #8]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68ba      	ldr	r2, [r7, #8]
 8005dc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr
 8005de6:	bf00      	nop
 8005de8:	40012c00 	.word	0x40012c00
 8005dec:	40013400 	.word	0x40013400
 8005df0:	40000400 	.word	0x40000400
 8005df4:	40000800 	.word	0x40000800
 8005df8:	40000c00 	.word	0x40000c00
 8005dfc:	40014000 	.word	0x40014000

08005e00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b085      	sub	sp, #20
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
 8005e08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d101      	bne.n	8005e1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e18:	2302      	movs	r3, #2
 8005e1a:	e065      	b.n	8005ee8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	041b      	lsls	r3, r3, #16
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4a16      	ldr	r2, [pc, #88]	@ (8005ef4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8005e9c:	4293      	cmp	r3, r2
 8005e9e:	d004      	beq.n	8005eaa <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a14      	ldr	r2, [pc, #80]	@ (8005ef8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d115      	bne.n	8005ed6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb4:	051b      	lsls	r3, r3, #20
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	69db      	ldr	r3, [r3, #28]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ee6:	2300      	movs	r3, #0
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3714      	adds	r7, #20
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr
 8005ef4:	40012c00 	.word	0x40012c00
 8005ef8:	40013400 	.word	0x40013400

08005efc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b083      	sub	sp, #12
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f18:	bf00      	nop
 8005f1a:	370c      	adds	r7, #12
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f2c:	bf00      	nop
 8005f2e:	370c      	adds	r7, #12
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr

08005f38 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b087      	sub	sp, #28
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	60f8      	str	r0, [r7, #12]
 8005f40:	60b9      	str	r1, [r7, #8]
 8005f42:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	2204      	movs	r2, #4
 8005f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6a1a      	ldr	r2, [r3, #32]
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	43db      	mvns	r3, r3
 8005f5a:	401a      	ands	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6a1a      	ldr	r2, [r3, #32]
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	f003 030f 	and.w	r3, r3, #15
 8005f6a:	6879      	ldr	r1, [r7, #4]
 8005f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f70:	431a      	orrs	r2, r3
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	621a      	str	r2, [r3, #32]
}
 8005f76:	bf00      	nop
 8005f78:	371c      	adds	r7, #28
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr

08005f82 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f82:	b580      	push	{r7, lr}
 8005f84:	b082      	sub	sp, #8
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d101      	bne.n	8005f94 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e040      	b.n	8006016 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d106      	bne.n	8005faa <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f7fb ff7d 	bl	8001ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2224      	movs	r2, #36	@ 0x24
 8005fae:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f022 0201 	bic.w	r2, r2, #1
 8005fbe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d002      	beq.n	8005fce <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f000 fb69 	bl	80066a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 f8ae 	bl	8006130 <UART_SetConfig>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d101      	bne.n	8005fde <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e01b      	b.n	8006016 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	685a      	ldr	r2, [r3, #4]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	689a      	ldr	r2, [r3, #8]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ffc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f042 0201 	orr.w	r2, r2, #1
 800600c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 fbe8 	bl	80067e4 <UART_CheckIdleState>
 8006014:	4603      	mov	r3, r0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b08a      	sub	sp, #40	@ 0x28
 8006022:	af02      	add	r7, sp, #8
 8006024:	60f8      	str	r0, [r7, #12]
 8006026:	60b9      	str	r1, [r7, #8]
 8006028:	603b      	str	r3, [r7, #0]
 800602a:	4613      	mov	r3, r2
 800602c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006032:	2b20      	cmp	r3, #32
 8006034:	d177      	bne.n	8006126 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d002      	beq.n	8006042 <HAL_UART_Transmit+0x24>
 800603c:	88fb      	ldrh	r3, [r7, #6]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e070      	b.n	8006128 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2221      	movs	r2, #33	@ 0x21
 8006052:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006054:	f7fc f93e 	bl	80022d4 <HAL_GetTick>
 8006058:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	88fa      	ldrh	r2, [r7, #6]
 800605e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	88fa      	ldrh	r2, [r7, #6]
 8006066:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006072:	d108      	bne.n	8006086 <HAL_UART_Transmit+0x68>
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d104      	bne.n	8006086 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800607c:	2300      	movs	r3, #0
 800607e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	61bb      	str	r3, [r7, #24]
 8006084:	e003      	b.n	800608e <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800608a:	2300      	movs	r3, #0
 800608c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800608e:	e02f      	b.n	80060f0 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	9300      	str	r3, [sp, #0]
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	2200      	movs	r2, #0
 8006098:	2180      	movs	r1, #128	@ 0x80
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f000 fc4a 	bl	8006934 <UART_WaitOnFlagUntilTimeout>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d004      	beq.n	80060b0 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2220      	movs	r2, #32
 80060aa:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e03b      	b.n	8006128 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d10b      	bne.n	80060ce <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	881a      	ldrh	r2, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060c2:	b292      	uxth	r2, r2
 80060c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80060c6:	69bb      	ldr	r3, [r7, #24]
 80060c8:	3302      	adds	r3, #2
 80060ca:	61bb      	str	r3, [r7, #24]
 80060cc:	e007      	b.n	80060de <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	781a      	ldrb	r2, [r3, #0]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80060d8:	69fb      	ldr	r3, [r7, #28]
 80060da:	3301      	adds	r3, #1
 80060dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1c9      	bne.n	8006090 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	2200      	movs	r2, #0
 8006104:	2140      	movs	r1, #64	@ 0x40
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f000 fc14 	bl	8006934 <UART_WaitOnFlagUntilTimeout>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d004      	beq.n	800611c <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2220      	movs	r2, #32
 8006116:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006118:	2303      	movs	r3, #3
 800611a:	e005      	b.n	8006128 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2220      	movs	r2, #32
 8006120:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006122:	2300      	movs	r3, #0
 8006124:	e000      	b.n	8006128 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006126:	2302      	movs	r3, #2
  }
}
 8006128:	4618      	mov	r0, r3
 800612a:	3720      	adds	r7, #32
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006134:	b08a      	sub	sp, #40	@ 0x28
 8006136:	af00      	add	r7, sp, #0
 8006138:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800613a:	2300      	movs	r3, #0
 800613c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	689a      	ldr	r2, [r3, #8]
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	431a      	orrs	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	431a      	orrs	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	69db      	ldr	r3, [r3, #28]
 8006154:	4313      	orrs	r3, r2
 8006156:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	4ba4      	ldr	r3, [pc, #656]	@ (80063f0 <UART_SetConfig+0x2c0>)
 8006160:	4013      	ands	r3, r2
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	6812      	ldr	r2, [r2, #0]
 8006166:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006168:	430b      	orrs	r3, r1
 800616a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	68da      	ldr	r2, [r3, #12]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a99      	ldr	r2, [pc, #612]	@ (80063f4 <UART_SetConfig+0x2c4>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d004      	beq.n	800619c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006198:	4313      	orrs	r3, r2
 800619a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80061ac:	430a      	orrs	r2, r1
 80061ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a90      	ldr	r2, [pc, #576]	@ (80063f8 <UART_SetConfig+0x2c8>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d126      	bne.n	8006208 <UART_SetConfig+0xd8>
 80061ba:	4b90      	ldr	r3, [pc, #576]	@ (80063fc <UART_SetConfig+0x2cc>)
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c0:	f003 0303 	and.w	r3, r3, #3
 80061c4:	2b03      	cmp	r3, #3
 80061c6:	d81b      	bhi.n	8006200 <UART_SetConfig+0xd0>
 80061c8:	a201      	add	r2, pc, #4	@ (adr r2, 80061d0 <UART_SetConfig+0xa0>)
 80061ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ce:	bf00      	nop
 80061d0:	080061e1 	.word	0x080061e1
 80061d4:	080061f1 	.word	0x080061f1
 80061d8:	080061e9 	.word	0x080061e9
 80061dc:	080061f9 	.word	0x080061f9
 80061e0:	2301      	movs	r3, #1
 80061e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061e6:	e116      	b.n	8006416 <UART_SetConfig+0x2e6>
 80061e8:	2302      	movs	r3, #2
 80061ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061ee:	e112      	b.n	8006416 <UART_SetConfig+0x2e6>
 80061f0:	2304      	movs	r3, #4
 80061f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061f6:	e10e      	b.n	8006416 <UART_SetConfig+0x2e6>
 80061f8:	2308      	movs	r3, #8
 80061fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80061fe:	e10a      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006200:	2310      	movs	r3, #16
 8006202:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006206:	e106      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a7c      	ldr	r2, [pc, #496]	@ (8006400 <UART_SetConfig+0x2d0>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d138      	bne.n	8006284 <UART_SetConfig+0x154>
 8006212:	4b7a      	ldr	r3, [pc, #488]	@ (80063fc <UART_SetConfig+0x2cc>)
 8006214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006218:	f003 030c 	and.w	r3, r3, #12
 800621c:	2b0c      	cmp	r3, #12
 800621e:	d82d      	bhi.n	800627c <UART_SetConfig+0x14c>
 8006220:	a201      	add	r2, pc, #4	@ (adr r2, 8006228 <UART_SetConfig+0xf8>)
 8006222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006226:	bf00      	nop
 8006228:	0800625d 	.word	0x0800625d
 800622c:	0800627d 	.word	0x0800627d
 8006230:	0800627d 	.word	0x0800627d
 8006234:	0800627d 	.word	0x0800627d
 8006238:	0800626d 	.word	0x0800626d
 800623c:	0800627d 	.word	0x0800627d
 8006240:	0800627d 	.word	0x0800627d
 8006244:	0800627d 	.word	0x0800627d
 8006248:	08006265 	.word	0x08006265
 800624c:	0800627d 	.word	0x0800627d
 8006250:	0800627d 	.word	0x0800627d
 8006254:	0800627d 	.word	0x0800627d
 8006258:	08006275 	.word	0x08006275
 800625c:	2300      	movs	r3, #0
 800625e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006262:	e0d8      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006264:	2302      	movs	r3, #2
 8006266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800626a:	e0d4      	b.n	8006416 <UART_SetConfig+0x2e6>
 800626c:	2304      	movs	r3, #4
 800626e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006272:	e0d0      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006274:	2308      	movs	r3, #8
 8006276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800627a:	e0cc      	b.n	8006416 <UART_SetConfig+0x2e6>
 800627c:	2310      	movs	r3, #16
 800627e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006282:	e0c8      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a5e      	ldr	r2, [pc, #376]	@ (8006404 <UART_SetConfig+0x2d4>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d125      	bne.n	80062da <UART_SetConfig+0x1aa>
 800628e:	4b5b      	ldr	r3, [pc, #364]	@ (80063fc <UART_SetConfig+0x2cc>)
 8006290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006294:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006298:	2b30      	cmp	r3, #48	@ 0x30
 800629a:	d016      	beq.n	80062ca <UART_SetConfig+0x19a>
 800629c:	2b30      	cmp	r3, #48	@ 0x30
 800629e:	d818      	bhi.n	80062d2 <UART_SetConfig+0x1a2>
 80062a0:	2b20      	cmp	r3, #32
 80062a2:	d00a      	beq.n	80062ba <UART_SetConfig+0x18a>
 80062a4:	2b20      	cmp	r3, #32
 80062a6:	d814      	bhi.n	80062d2 <UART_SetConfig+0x1a2>
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d002      	beq.n	80062b2 <UART_SetConfig+0x182>
 80062ac:	2b10      	cmp	r3, #16
 80062ae:	d008      	beq.n	80062c2 <UART_SetConfig+0x192>
 80062b0:	e00f      	b.n	80062d2 <UART_SetConfig+0x1a2>
 80062b2:	2300      	movs	r3, #0
 80062b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062b8:	e0ad      	b.n	8006416 <UART_SetConfig+0x2e6>
 80062ba:	2302      	movs	r3, #2
 80062bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062c0:	e0a9      	b.n	8006416 <UART_SetConfig+0x2e6>
 80062c2:	2304      	movs	r3, #4
 80062c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062c8:	e0a5      	b.n	8006416 <UART_SetConfig+0x2e6>
 80062ca:	2308      	movs	r3, #8
 80062cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062d0:	e0a1      	b.n	8006416 <UART_SetConfig+0x2e6>
 80062d2:	2310      	movs	r3, #16
 80062d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80062d8:	e09d      	b.n	8006416 <UART_SetConfig+0x2e6>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a4a      	ldr	r2, [pc, #296]	@ (8006408 <UART_SetConfig+0x2d8>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d125      	bne.n	8006330 <UART_SetConfig+0x200>
 80062e4:	4b45      	ldr	r3, [pc, #276]	@ (80063fc <UART_SetConfig+0x2cc>)
 80062e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80062ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80062f0:	d016      	beq.n	8006320 <UART_SetConfig+0x1f0>
 80062f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80062f4:	d818      	bhi.n	8006328 <UART_SetConfig+0x1f8>
 80062f6:	2b80      	cmp	r3, #128	@ 0x80
 80062f8:	d00a      	beq.n	8006310 <UART_SetConfig+0x1e0>
 80062fa:	2b80      	cmp	r3, #128	@ 0x80
 80062fc:	d814      	bhi.n	8006328 <UART_SetConfig+0x1f8>
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d002      	beq.n	8006308 <UART_SetConfig+0x1d8>
 8006302:	2b40      	cmp	r3, #64	@ 0x40
 8006304:	d008      	beq.n	8006318 <UART_SetConfig+0x1e8>
 8006306:	e00f      	b.n	8006328 <UART_SetConfig+0x1f8>
 8006308:	2300      	movs	r3, #0
 800630a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800630e:	e082      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006310:	2302      	movs	r3, #2
 8006312:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006316:	e07e      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006318:	2304      	movs	r3, #4
 800631a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800631e:	e07a      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006320:	2308      	movs	r3, #8
 8006322:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006326:	e076      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006328:	2310      	movs	r3, #16
 800632a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800632e:	e072      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a35      	ldr	r2, [pc, #212]	@ (800640c <UART_SetConfig+0x2dc>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d12a      	bne.n	8006390 <UART_SetConfig+0x260>
 800633a:	4b30      	ldr	r3, [pc, #192]	@ (80063fc <UART_SetConfig+0x2cc>)
 800633c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006340:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006344:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006348:	d01a      	beq.n	8006380 <UART_SetConfig+0x250>
 800634a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800634e:	d81b      	bhi.n	8006388 <UART_SetConfig+0x258>
 8006350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006354:	d00c      	beq.n	8006370 <UART_SetConfig+0x240>
 8006356:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800635a:	d815      	bhi.n	8006388 <UART_SetConfig+0x258>
 800635c:	2b00      	cmp	r3, #0
 800635e:	d003      	beq.n	8006368 <UART_SetConfig+0x238>
 8006360:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006364:	d008      	beq.n	8006378 <UART_SetConfig+0x248>
 8006366:	e00f      	b.n	8006388 <UART_SetConfig+0x258>
 8006368:	2300      	movs	r3, #0
 800636a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800636e:	e052      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006370:	2302      	movs	r3, #2
 8006372:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006376:	e04e      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006378:	2304      	movs	r3, #4
 800637a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800637e:	e04a      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006380:	2308      	movs	r3, #8
 8006382:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006386:	e046      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006388:	2310      	movs	r3, #16
 800638a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800638e:	e042      	b.n	8006416 <UART_SetConfig+0x2e6>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a17      	ldr	r2, [pc, #92]	@ (80063f4 <UART_SetConfig+0x2c4>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d13a      	bne.n	8006410 <UART_SetConfig+0x2e0>
 800639a:	4b18      	ldr	r3, [pc, #96]	@ (80063fc <UART_SetConfig+0x2cc>)
 800639c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80063a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80063a8:	d01a      	beq.n	80063e0 <UART_SetConfig+0x2b0>
 80063aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80063ae:	d81b      	bhi.n	80063e8 <UART_SetConfig+0x2b8>
 80063b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063b4:	d00c      	beq.n	80063d0 <UART_SetConfig+0x2a0>
 80063b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063ba:	d815      	bhi.n	80063e8 <UART_SetConfig+0x2b8>
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <UART_SetConfig+0x298>
 80063c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063c4:	d008      	beq.n	80063d8 <UART_SetConfig+0x2a8>
 80063c6:	e00f      	b.n	80063e8 <UART_SetConfig+0x2b8>
 80063c8:	2300      	movs	r3, #0
 80063ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063ce:	e022      	b.n	8006416 <UART_SetConfig+0x2e6>
 80063d0:	2302      	movs	r3, #2
 80063d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063d6:	e01e      	b.n	8006416 <UART_SetConfig+0x2e6>
 80063d8:	2304      	movs	r3, #4
 80063da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063de:	e01a      	b.n	8006416 <UART_SetConfig+0x2e6>
 80063e0:	2308      	movs	r3, #8
 80063e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063e6:	e016      	b.n	8006416 <UART_SetConfig+0x2e6>
 80063e8:	2310      	movs	r3, #16
 80063ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80063ee:	e012      	b.n	8006416 <UART_SetConfig+0x2e6>
 80063f0:	efff69f3 	.word	0xefff69f3
 80063f4:	40008000 	.word	0x40008000
 80063f8:	40013800 	.word	0x40013800
 80063fc:	40021000 	.word	0x40021000
 8006400:	40004400 	.word	0x40004400
 8006404:	40004800 	.word	0x40004800
 8006408:	40004c00 	.word	0x40004c00
 800640c:	40005000 	.word	0x40005000
 8006410:	2310      	movs	r3, #16
 8006412:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a9f      	ldr	r2, [pc, #636]	@ (8006698 <UART_SetConfig+0x568>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d17a      	bne.n	8006516 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006420:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006424:	2b08      	cmp	r3, #8
 8006426:	d824      	bhi.n	8006472 <UART_SetConfig+0x342>
 8006428:	a201      	add	r2, pc, #4	@ (adr r2, 8006430 <UART_SetConfig+0x300>)
 800642a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642e:	bf00      	nop
 8006430:	08006455 	.word	0x08006455
 8006434:	08006473 	.word	0x08006473
 8006438:	0800645d 	.word	0x0800645d
 800643c:	08006473 	.word	0x08006473
 8006440:	08006463 	.word	0x08006463
 8006444:	08006473 	.word	0x08006473
 8006448:	08006473 	.word	0x08006473
 800644c:	08006473 	.word	0x08006473
 8006450:	0800646b 	.word	0x0800646b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006454:	f7fd fae4 	bl	8003a20 <HAL_RCC_GetPCLK1Freq>
 8006458:	61f8      	str	r0, [r7, #28]
        break;
 800645a:	e010      	b.n	800647e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800645c:	4b8f      	ldr	r3, [pc, #572]	@ (800669c <UART_SetConfig+0x56c>)
 800645e:	61fb      	str	r3, [r7, #28]
        break;
 8006460:	e00d      	b.n	800647e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006462:	f7fd fa45 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 8006466:	61f8      	str	r0, [r7, #28]
        break;
 8006468:	e009      	b.n	800647e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800646a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800646e:	61fb      	str	r3, [r7, #28]
        break;
 8006470:	e005      	b.n	800647e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006472:	2300      	movs	r3, #0
 8006474:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800647c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	2b00      	cmp	r3, #0
 8006482:	f000 80fb 	beq.w	800667c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	685a      	ldr	r2, [r3, #4]
 800648a:	4613      	mov	r3, r2
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	4413      	add	r3, r2
 8006490:	69fa      	ldr	r2, [r7, #28]
 8006492:	429a      	cmp	r2, r3
 8006494:	d305      	bcc.n	80064a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800649c:	69fa      	ldr	r2, [r7, #28]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d903      	bls.n	80064aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80064a2:	2301      	movs	r3, #1
 80064a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80064a8:	e0e8      	b.n	800667c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	2200      	movs	r2, #0
 80064ae:	461c      	mov	r4, r3
 80064b0:	4615      	mov	r5, r2
 80064b2:	f04f 0200 	mov.w	r2, #0
 80064b6:	f04f 0300 	mov.w	r3, #0
 80064ba:	022b      	lsls	r3, r5, #8
 80064bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80064c0:	0222      	lsls	r2, r4, #8
 80064c2:	68f9      	ldr	r1, [r7, #12]
 80064c4:	6849      	ldr	r1, [r1, #4]
 80064c6:	0849      	lsrs	r1, r1, #1
 80064c8:	2000      	movs	r0, #0
 80064ca:	4688      	mov	r8, r1
 80064cc:	4681      	mov	r9, r0
 80064ce:	eb12 0a08 	adds.w	sl, r2, r8
 80064d2:	eb43 0b09 	adc.w	fp, r3, r9
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	603b      	str	r3, [r7, #0]
 80064de:	607a      	str	r2, [r7, #4]
 80064e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064e4:	4650      	mov	r0, sl
 80064e6:	4659      	mov	r1, fp
 80064e8:	f7fa fb56 	bl	8000b98 <__aeabi_uldivmod>
 80064ec:	4602      	mov	r2, r0
 80064ee:	460b      	mov	r3, r1
 80064f0:	4613      	mov	r3, r2
 80064f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064f4:	69bb      	ldr	r3, [r7, #24]
 80064f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064fa:	d308      	bcc.n	800650e <UART_SetConfig+0x3de>
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006502:	d204      	bcs.n	800650e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	69ba      	ldr	r2, [r7, #24]
 800650a:	60da      	str	r2, [r3, #12]
 800650c:	e0b6      	b.n	800667c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006514:	e0b2      	b.n	800667c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	69db      	ldr	r3, [r3, #28]
 800651a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800651e:	d15e      	bne.n	80065de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006520:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006524:	2b08      	cmp	r3, #8
 8006526:	d828      	bhi.n	800657a <UART_SetConfig+0x44a>
 8006528:	a201      	add	r2, pc, #4	@ (adr r2, 8006530 <UART_SetConfig+0x400>)
 800652a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800652e:	bf00      	nop
 8006530:	08006555 	.word	0x08006555
 8006534:	0800655d 	.word	0x0800655d
 8006538:	08006565 	.word	0x08006565
 800653c:	0800657b 	.word	0x0800657b
 8006540:	0800656b 	.word	0x0800656b
 8006544:	0800657b 	.word	0x0800657b
 8006548:	0800657b 	.word	0x0800657b
 800654c:	0800657b 	.word	0x0800657b
 8006550:	08006573 	.word	0x08006573
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006554:	f7fd fa64 	bl	8003a20 <HAL_RCC_GetPCLK1Freq>
 8006558:	61f8      	str	r0, [r7, #28]
        break;
 800655a:	e014      	b.n	8006586 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800655c:	f7fd fa76 	bl	8003a4c <HAL_RCC_GetPCLK2Freq>
 8006560:	61f8      	str	r0, [r7, #28]
        break;
 8006562:	e010      	b.n	8006586 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006564:	4b4d      	ldr	r3, [pc, #308]	@ (800669c <UART_SetConfig+0x56c>)
 8006566:	61fb      	str	r3, [r7, #28]
        break;
 8006568:	e00d      	b.n	8006586 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800656a:	f7fd f9c1 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 800656e:	61f8      	str	r0, [r7, #28]
        break;
 8006570:	e009      	b.n	8006586 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006572:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006576:	61fb      	str	r3, [r7, #28]
        break;
 8006578:	e005      	b.n	8006586 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800657a:	2300      	movs	r3, #0
 800657c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006584:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d077      	beq.n	800667c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	005a      	lsls	r2, r3, #1
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	085b      	lsrs	r3, r3, #1
 8006596:	441a      	add	r2, r3
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	fbb2 f3f3 	udiv	r3, r2, r3
 80065a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b0f      	cmp	r3, #15
 80065a6:	d916      	bls.n	80065d6 <UART_SetConfig+0x4a6>
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065ae:	d212      	bcs.n	80065d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	f023 030f 	bic.w	r3, r3, #15
 80065b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	085b      	lsrs	r3, r3, #1
 80065be:	b29b      	uxth	r3, r3
 80065c0:	f003 0307 	and.w	r3, r3, #7
 80065c4:	b29a      	uxth	r2, r3
 80065c6:	8afb      	ldrh	r3, [r7, #22]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	8afa      	ldrh	r2, [r7, #22]
 80065d2:	60da      	str	r2, [r3, #12]
 80065d4:	e052      	b.n	800667c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80065dc:	e04e      	b.n	800667c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80065e2:	2b08      	cmp	r3, #8
 80065e4:	d827      	bhi.n	8006636 <UART_SetConfig+0x506>
 80065e6:	a201      	add	r2, pc, #4	@ (adr r2, 80065ec <UART_SetConfig+0x4bc>)
 80065e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ec:	08006611 	.word	0x08006611
 80065f0:	08006619 	.word	0x08006619
 80065f4:	08006621 	.word	0x08006621
 80065f8:	08006637 	.word	0x08006637
 80065fc:	08006627 	.word	0x08006627
 8006600:	08006637 	.word	0x08006637
 8006604:	08006637 	.word	0x08006637
 8006608:	08006637 	.word	0x08006637
 800660c:	0800662f 	.word	0x0800662f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006610:	f7fd fa06 	bl	8003a20 <HAL_RCC_GetPCLK1Freq>
 8006614:	61f8      	str	r0, [r7, #28]
        break;
 8006616:	e014      	b.n	8006642 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006618:	f7fd fa18 	bl	8003a4c <HAL_RCC_GetPCLK2Freq>
 800661c:	61f8      	str	r0, [r7, #28]
        break;
 800661e:	e010      	b.n	8006642 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006620:	4b1e      	ldr	r3, [pc, #120]	@ (800669c <UART_SetConfig+0x56c>)
 8006622:	61fb      	str	r3, [r7, #28]
        break;
 8006624:	e00d      	b.n	8006642 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006626:	f7fd f963 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 800662a:	61f8      	str	r0, [r7, #28]
        break;
 800662c:	e009      	b.n	8006642 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800662e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006632:	61fb      	str	r3, [r7, #28]
        break;
 8006634:	e005      	b.n	8006642 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006636:	2300      	movs	r3, #0
 8006638:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006640:	bf00      	nop
    }

    if (pclk != 0U)
 8006642:	69fb      	ldr	r3, [r7, #28]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d019      	beq.n	800667c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	085a      	lsrs	r2, r3, #1
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	441a      	add	r2, r3
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	fbb2 f3f3 	udiv	r3, r2, r3
 800665a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800665c:	69bb      	ldr	r3, [r7, #24]
 800665e:	2b0f      	cmp	r3, #15
 8006660:	d909      	bls.n	8006676 <UART_SetConfig+0x546>
 8006662:	69bb      	ldr	r3, [r7, #24]
 8006664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006668:	d205      	bcs.n	8006676 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800666a:	69bb      	ldr	r3, [r7, #24]
 800666c:	b29a      	uxth	r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	60da      	str	r2, [r3, #12]
 8006674:	e002      	b.n	800667c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2200      	movs	r2, #0
 8006680:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006688:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800668c:	4618      	mov	r0, r3
 800668e:	3728      	adds	r7, #40	@ 0x28
 8006690:	46bd      	mov	sp, r7
 8006692:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006696:	bf00      	nop
 8006698:	40008000 	.word	0x40008000
 800669c:	00f42400 	.word	0x00f42400

080066a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ac:	f003 0308 	and.w	r3, r3, #8
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d00a      	beq.n	80066ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d00a      	beq.n	80066ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	430a      	orrs	r2, r1
 80066ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066f0:	f003 0302 	and.w	r3, r3, #2
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d00a      	beq.n	800670e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006712:	f003 0304 	and.w	r3, r3, #4
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00a      	beq.n	8006730 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	430a      	orrs	r2, r1
 800672e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006734:	f003 0310 	and.w	r3, r3, #16
 8006738:	2b00      	cmp	r3, #0
 800673a:	d00a      	beq.n	8006752 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	430a      	orrs	r2, r1
 8006750:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006756:	f003 0320 	and.w	r3, r3, #32
 800675a:	2b00      	cmp	r3, #0
 800675c:	d00a      	beq.n	8006774 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	430a      	orrs	r2, r1
 8006772:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800677c:	2b00      	cmp	r3, #0
 800677e:	d01a      	beq.n	80067b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	430a      	orrs	r2, r1
 8006794:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800679e:	d10a      	bne.n	80067b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	430a      	orrs	r2, r1
 80067b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d00a      	beq.n	80067d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	430a      	orrs	r2, r1
 80067d6:	605a      	str	r2, [r3, #4]
  }
}
 80067d8:	bf00      	nop
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067e4:	b580      	push	{r7, lr}
 80067e6:	b098      	sub	sp, #96	@ 0x60
 80067e8:	af02      	add	r7, sp, #8
 80067ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067f4:	f7fb fd6e 	bl	80022d4 <HAL_GetTick>
 80067f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 0308 	and.w	r3, r3, #8
 8006804:	2b08      	cmp	r3, #8
 8006806:	d12e      	bne.n	8006866 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006808:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800680c:	9300      	str	r3, [sp, #0]
 800680e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006810:	2200      	movs	r2, #0
 8006812:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f000 f88c 	bl	8006934 <UART_WaitOnFlagUntilTimeout>
 800681c:	4603      	mov	r3, r0
 800681e:	2b00      	cmp	r3, #0
 8006820:	d021      	beq.n	8006866 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800682a:	e853 3f00 	ldrex	r3, [r3]
 800682e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006832:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006836:	653b      	str	r3, [r7, #80]	@ 0x50
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	461a      	mov	r2, r3
 800683e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006840:	647b      	str	r3, [r7, #68]	@ 0x44
 8006842:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006844:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006846:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006848:	e841 2300 	strex	r3, r2, [r1]
 800684c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800684e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1e6      	bne.n	8006822 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2220      	movs	r2, #32
 8006858:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	e062      	b.n	800692c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0304 	and.w	r3, r3, #4
 8006870:	2b04      	cmp	r3, #4
 8006872:	d149      	bne.n	8006908 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006874:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006878:	9300      	str	r3, [sp, #0]
 800687a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800687c:	2200      	movs	r2, #0
 800687e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 f856 	bl	8006934 <UART_WaitOnFlagUntilTimeout>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d03c      	beq.n	8006908 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006896:	e853 3f00 	ldrex	r3, [r3]
 800689a:	623b      	str	r3, [r7, #32]
   return(result);
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	461a      	mov	r2, r3
 80068aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80068ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80068ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068b4:	e841 2300 	strex	r3, r2, [r1]
 80068b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1e6      	bne.n	800688e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	3308      	adds	r3, #8
 80068c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	e853 3f00 	ldrex	r3, [r3]
 80068ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f023 0301 	bic.w	r3, r3, #1
 80068d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	3308      	adds	r3, #8
 80068de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80068e0:	61fa      	str	r2, [r7, #28]
 80068e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e4:	69b9      	ldr	r1, [r7, #24]
 80068e6:	69fa      	ldr	r2, [r7, #28]
 80068e8:	e841 2300 	strex	r3, r2, [r1]
 80068ec:	617b      	str	r3, [r7, #20]
   return(result);
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1e5      	bne.n	80068c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2220      	movs	r2, #32
 80068f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e011      	b.n	800692c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2220      	movs	r2, #32
 800690c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2220      	movs	r2, #32
 8006912:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	3758      	adds	r7, #88	@ 0x58
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	603b      	str	r3, [r7, #0]
 8006940:	4613      	mov	r3, r2
 8006942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006944:	e04f      	b.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006946:	69bb      	ldr	r3, [r7, #24]
 8006948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800694c:	d04b      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800694e:	f7fb fcc1 	bl	80022d4 <HAL_GetTick>
 8006952:	4602      	mov	r2, r0
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	69ba      	ldr	r2, [r7, #24]
 800695a:	429a      	cmp	r2, r3
 800695c:	d302      	bcc.n	8006964 <UART_WaitOnFlagUntilTimeout+0x30>
 800695e:	69bb      	ldr	r3, [r7, #24]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d101      	bne.n	8006968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	e04e      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0304 	and.w	r3, r3, #4
 8006972:	2b00      	cmp	r3, #0
 8006974:	d037      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2b80      	cmp	r3, #128	@ 0x80
 800697a:	d034      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	2b40      	cmp	r3, #64	@ 0x40
 8006980:	d031      	beq.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	69db      	ldr	r3, [r3, #28]
 8006988:	f003 0308 	and.w	r3, r3, #8
 800698c:	2b08      	cmp	r3, #8
 800698e:	d110      	bne.n	80069b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2208      	movs	r2, #8
 8006996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006998:	68f8      	ldr	r0, [r7, #12]
 800699a:	f000 f838 	bl	8006a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2208      	movs	r2, #8
 80069a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e029      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	69db      	ldr	r3, [r3, #28]
 80069b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80069c0:	d111      	bne.n	80069e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80069cc:	68f8      	ldr	r0, [r7, #12]
 80069ce:	f000 f81e 	bl	8006a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e00f      	b.n	8006a06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	69da      	ldr	r2, [r3, #28]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	4013      	ands	r3, r2
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	bf0c      	ite	eq
 80069f6:	2301      	moveq	r3, #1
 80069f8:	2300      	movne	r3, #0
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	461a      	mov	r2, r3
 80069fe:	79fb      	ldrb	r3, [r7, #7]
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d0a0      	beq.n	8006946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a04:	2300      	movs	r3, #0
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3710      	adds	r7, #16
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b095      	sub	sp, #84	@ 0x54
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a1e:	e853 3f00 	ldrex	r3, [r3]
 8006a22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	461a      	mov	r2, r3
 8006a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a34:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a3c:	e841 2300 	strex	r3, r2, [r1]
 8006a40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e6      	bne.n	8006a16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	3308      	adds	r3, #8
 8006a4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	e853 3f00 	ldrex	r3, [r3]
 8006a56:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a58:	69fb      	ldr	r3, [r7, #28]
 8006a5a:	f023 0301 	bic.w	r3, r3, #1
 8006a5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3308      	adds	r3, #8
 8006a66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a70:	e841 2300 	strex	r3, r2, [r1]
 8006a74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e5      	bne.n	8006a48 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d118      	bne.n	8006ab6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	e853 3f00 	ldrex	r3, [r3]
 8006a90:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	f023 0310 	bic.w	r3, r3, #16
 8006a98:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006aa2:	61bb      	str	r3, [r7, #24]
 8006aa4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aa6:	6979      	ldr	r1, [r7, #20]
 8006aa8:	69ba      	ldr	r2, [r7, #24]
 8006aaa:	e841 2300 	strex	r3, r2, [r1]
 8006aae:	613b      	str	r3, [r7, #16]
   return(result);
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d1e6      	bne.n	8006a84 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	2220      	movs	r2, #32
 8006aba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006aca:	bf00      	nop
 8006acc:	3754      	adds	r7, #84	@ 0x54
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr
	...

08006ad8 <getDelayScale>:
int runListLength = 0;
int currentRunId = 0;
#define MAX_RUN_LIST 16
struct Run RunList[MAX_RUN_LIST];
uint64_t getDelayScale()
{
 8006ad8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006adc:	b08a      	sub	sp, #40	@ 0x28
 8006ade:	af00      	add	r7, sp, #0
	// 80 MHz core -> derive how many TIM2 updates make 1ms
	uint64_t psc = (uint64_t)TIM2->PSC + 1U;
 8006ae0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	613b      	str	r3, [r7, #16]
 8006aea:	617a      	str	r2, [r7, #20]
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	3301      	adds	r3, #1
 8006af0:	60bb      	str	r3, [r7, #8]
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	f143 0300 	adc.w	r3, r3, #0
 8006af8:	60fb      	str	r3, [r7, #12]
 8006afa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006afe:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t arr = (uint64_t)TIM2->ARR + 1U;
 8006b02:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b08:	2200      	movs	r2, #0
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	4611      	mov	r1, r2
 8006b0e:	1c43      	adds	r3, r0, #1
 8006b10:	603b      	str	r3, [r7, #0]
 8006b12:	f141 0300 	adc.w	r3, r1, #0
 8006b16:	607b      	str	r3, [r7, #4]
 8006b18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b1c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	return 80000000UL / (1000UL * psc * arr);
 8006b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b22:	69ba      	ldr	r2, [r7, #24]
 8006b24:	fb03 f202 	mul.w	r2, r3, r2
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	6a39      	ldr	r1, [r7, #32]
 8006b2c:	fb01 f303 	mul.w	r3, r1, r3
 8006b30:	4413      	add	r3, r2
 8006b32:	6a39      	ldr	r1, [r7, #32]
 8006b34:	69ba      	ldr	r2, [r7, #24]
 8006b36:	fba1 4502 	umull	r4, r5, r1, r2
 8006b3a:	442b      	add	r3, r5
 8006b3c:	461d      	mov	r5, r3
 8006b3e:	4622      	mov	r2, r4
 8006b40:	462b      	mov	r3, r5
 8006b42:	f04f 0000 	mov.w	r0, #0
 8006b46:	f04f 0100 	mov.w	r1, #0
 8006b4a:	0159      	lsls	r1, r3, #5
 8006b4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b50:	0150      	lsls	r0, r2, #5
 8006b52:	4602      	mov	r2, r0
 8006b54:	460b      	mov	r3, r1
 8006b56:	ebb2 0804 	subs.w	r8, r2, r4
 8006b5a:	eb63 0905 	sbc.w	r9, r3, r5
 8006b5e:	f04f 0200 	mov.w	r2, #0
 8006b62:	f04f 0300 	mov.w	r3, #0
 8006b66:	ea4f 0389 	mov.w	r3, r9, lsl #2
 8006b6a:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 8006b6e:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8006b72:	4690      	mov	r8, r2
 8006b74:	4699      	mov	r9, r3
 8006b76:	eb18 0a04 	adds.w	sl, r8, r4
 8006b7a:	eb49 0b05 	adc.w	fp, r9, r5
 8006b7e:	f04f 0200 	mov.w	r2, #0
 8006b82:	f04f 0300 	mov.w	r3, #0
 8006b86:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006b8a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006b8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006b92:	4692      	mov	sl, r2
 8006b94:	469b      	mov	fp, r3
 8006b96:	4652      	mov	r2, sl
 8006b98:	465b      	mov	r3, fp
 8006b9a:	a107      	add	r1, pc, #28	@ (adr r1, 8006bb8 <getDelayScale+0xe0>)
 8006b9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ba0:	f7f9 fffa 	bl	8000b98 <__aeabi_uldivmod>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	460b      	mov	r3, r1
}
 8006ba8:	4610      	mov	r0, r2
 8006baa:	4619      	mov	r1, r3
 8006bac:	3728      	adds	r7, #40	@ 0x28
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bb4:	f3af 8000 	nop.w
 8006bb8:	04c4b400 	.word	0x04c4b400
 8006bbc:	00000000 	.word	0x00000000

08006bc0 <timeoutCallback>:
bool timeoutCallback()
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	af00      	add	r7, sp, #0
	return true;
 8006bc4:	2301      	movs	r3, #1
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <Delay_TIM_2_Callback>:
unsigned time = 0;
void Delay_TIM_2_Callback()
{
 8006bd0:	b5b0      	push	{r4, r5, r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
	if (++time < getDelayScale())
 8006bd6:	4b2c      	ldr	r3, [pc, #176]	@ (8006c88 <Delay_TIM_2_Callback+0xb8>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	4a2a      	ldr	r2, [pc, #168]	@ (8006c88 <Delay_TIM_2_Callback+0xb8>)
 8006bde:	6013      	str	r3, [r2, #0]
 8006be0:	4b29      	ldr	r3, [pc, #164]	@ (8006c88 <Delay_TIM_2_Callback+0xb8>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2200      	movs	r2, #0
 8006be6:	461c      	mov	r4, r3
 8006be8:	4615      	mov	r5, r2
 8006bea:	f7ff ff75 	bl	8006ad8 <getDelayScale>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	460b      	mov	r3, r1
 8006bf2:	4294      	cmp	r4, r2
 8006bf4:	eb75 0303 	sbcs.w	r3, r5, r3
 8006bf8:	d342      	bcc.n	8006c80 <Delay_TIM_2_Callback+0xb0>
		return;
	// LCD_WriteData('a');
	time = 0;
 8006bfa:	4b23      	ldr	r3, [pc, #140]	@ (8006c88 <Delay_TIM_2_Callback+0xb8>)
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < runListLength;)
 8006c00:	2300      	movs	r3, #0
 8006c02:	607b      	str	r3, [r7, #4]
 8006c04:	e036      	b.n	8006c74 <Delay_TIM_2_Callback+0xa4>
	{
		struct Run *run = &RunList[i];
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	005b      	lsls	r3, r3, #1
 8006c0c:	4413      	add	r3, r2
 8006c0e:	00db      	lsls	r3, r3, #3
 8006c10:	4a1e      	ldr	r2, [pc, #120]	@ (8006c8c <Delay_TIM_2_Callback+0xbc>)
 8006c12:	4413      	add	r3, r2
 8006c14:	603b      	str	r3, [r7, #0]
		if (--run->_delayLeft <= 0)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	1e5a      	subs	r2, r3, #1
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	609a      	str	r2, [r3, #8]
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	dc22      	bgt.n	8006c6e <Delay_TIM_2_Callback+0x9e>
		{
			run->_delayLeft = run->delay;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	609a      	str	r2, [r3, #8]
			if (run->callback != NULL)
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d005      	beq.n	8006c46 <Delay_TIM_2_Callback+0x76>
				run->callback(run->aux);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	6952      	ldr	r2, [r2, #20]
 8006c42:	4610      	mov	r0, r2
 8006c44:	4798      	blx	r3
			if (run->UntilCheckCallback != NULL && run->UntilCheckCallback(run->aux))
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	691b      	ldr	r3, [r3, #16]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d00f      	beq.n	8006c6e <Delay_TIM_2_Callback+0x9e>
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	6952      	ldr	r2, [r2, #20]
 8006c56:	4610      	mov	r0, r2
 8006c58:	4798      	blx	r3
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d006      	beq.n	8006c6e <Delay_TIM_2_Callback+0x9e>
			{
				removeRunFromList(run->id, i);
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	6879      	ldr	r1, [r7, #4]
 8006c66:	4618      	mov	r0, r3
 8006c68:	f000 f868 	bl	8006d3c <removeRunFromList>
				continue;
 8006c6c:	e002      	b.n	8006c74 <Delay_TIM_2_Callback+0xa4>
			}
		}
		++i;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	3301      	adds	r3, #1
 8006c72:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < runListLength;)
 8006c74:	4b06      	ldr	r3, [pc, #24]	@ (8006c90 <Delay_TIM_2_Callback+0xc0>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	dbc3      	blt.n	8006c06 <Delay_TIM_2_Callback+0x36>
 8006c7e:	e000      	b.n	8006c82 <Delay_TIM_2_Callback+0xb2>
		return;
 8006c80:	bf00      	nop
	}
}
 8006c82:	3708      	adds	r7, #8
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bdb0      	pop	{r4, r5, r7, pc}
 8006c88:	2000060c 	.word	0x2000060c
 8006c8c:	2000048c 	.word	0x2000048c
 8006c90:	20000484 	.word	0x20000484

08006c94 <runTimeout>:
int runInterval(OnTimeCallback callback, unsigned delay)
{
	return queueRun(callback, delay, NULL, NULL);
}
int runTimeout(OnTimeCallback callback, unsigned delay)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
 8006c9c:	6039      	str	r1, [r7, #0]
	return queueRun(callback, delay, timeoutCallback, NULL);
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	4a04      	ldr	r2, [pc, #16]	@ (8006cb4 <runTimeout+0x20>)
 8006ca2:	6839      	ldr	r1, [r7, #0]
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 f8b1 	bl	8006e0c <queueRun>
 8006caa:	4603      	mov	r3, r0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3708      	adds	r7, #8
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	08006bc1 	.word	0x08006bc1

08006cb8 <runIntervalUntil>:
int runIntervalUntil(UntilCheckCallback UntilCheckCallback, OnTimeCallback callback, unsigned delay)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	60f8      	str	r0, [r7, #12]
 8006cc0:	60b9      	str	r1, [r7, #8]
 8006cc2:	607a      	str	r2, [r7, #4]
	return queueRun(callback, delay, UntilCheckCallback, NULL);
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	6879      	ldr	r1, [r7, #4]
 8006cca:	68b8      	ldr	r0, [r7, #8]
 8006ccc:	f000 f89e 	bl	8006e0c <queueRun>
 8006cd0:	4603      	mov	r3, r0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3710      	adds	r7, #16
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}

08006cda <runIntervalUntilAux>:
int runTimeoutAux(OnTimeCallback callback, unsigned delay, void *aux)
{
	return queueRun(callback, delay, timeoutCallback, aux);
}
int runIntervalUntilAux(UntilCheckCallback UntilCheckCallback, OnTimeCallback callback, unsigned delay, void *aux)
{
 8006cda:	b580      	push	{r7, lr}
 8006cdc:	b084      	sub	sp, #16
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	60f8      	str	r0, [r7, #12]
 8006ce2:	60b9      	str	r1, [r7, #8]
 8006ce4:	607a      	str	r2, [r7, #4]
 8006ce6:	603b      	str	r3, [r7, #0]
	return queueRun(callback, delay, UntilCheckCallback, aux);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	68fa      	ldr	r2, [r7, #12]
 8006cec:	6879      	ldr	r1, [r7, #4]
 8006cee:	68b8      	ldr	r0, [r7, #8]
 8006cf0:	f000 f88c 	bl	8006e0c <queueRun>
 8006cf4:	4603      	mov	r3, r0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3710      	adds	r7, #16
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}

08006cfe <getNullRun>:
struct Run getNullRun()
{
 8006cfe:	b4b0      	push	{r4, r5, r7}
 8006d00:	b089      	sub	sp, #36	@ 0x24
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
	struct Run run;
	run.callback = NULL;
 8006d06:	2300      	movs	r3, #0
 8006d08:	617b      	str	r3, [r7, #20]
	run.UntilCheckCallback = NULL;
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	61bb      	str	r3, [r7, #24]
	run.delay = 0;
 8006d0e:	2300      	movs	r3, #0
 8006d10:	60fb      	str	r3, [r7, #12]
	run._delayLeft = 0;
 8006d12:	2300      	movs	r3, #0
 8006d14:	613b      	str	r3, [r7, #16]
	run.id = -1;
 8006d16:	f04f 33ff 	mov.w	r3, #4294967295
 8006d1a:	60bb      	str	r3, [r7, #8]
	return run;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	461d      	mov	r5, r3
 8006d20:	f107 0408 	add.w	r4, r7, #8
 8006d24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006d26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006d28:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006d2c:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	3724      	adds	r7, #36	@ 0x24
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bcb0      	pop	{r4, r5, r7}
 8006d38:	4770      	bx	lr
	...

08006d3c <removeRunFromList>:
		return false;
	removeRunFromList(runId, index);
	return true;
}
void removeRunFromList(int runIdFound, int index)
{
 8006d3c:	b5b0      	push	{r4, r5, r7, lr}
 8006d3e:	b08a      	sub	sp, #40	@ 0x28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	61f8      	str	r0, [r7, #28]
 8006d44:	61b9      	str	r1, [r7, #24]
	if (runIdFound == -1)
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d4c:	d052      	beq.n	8006df4 <removeRunFromList+0xb8>
		return;
	if (index < 0 || index >= runListLength)
 8006d4e:	69bb      	ldr	r3, [r7, #24]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	db51      	blt.n	8006df8 <removeRunFromList+0xbc>
 8006d54:	4b2b      	ldr	r3, [pc, #172]	@ (8006e04 <removeRunFromList+0xc8>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	da4c      	bge.n	8006df8 <removeRunFromList+0xbc>
		return;
	if (RunList[index].id != runIdFound)
 8006d5e:	492a      	ldr	r1, [pc, #168]	@ (8006e08 <removeRunFromList+0xcc>)
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	4613      	mov	r3, r2
 8006d64:	005b      	lsls	r3, r3, #1
 8006d66:	4413      	add	r3, r2
 8006d68:	00db      	lsls	r3, r3, #3
 8006d6a:	440b      	add	r3, r1
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	69fa      	ldr	r2, [r7, #28]
 8006d70:	429a      	cmp	r2, r3
 8006d72:	d143      	bne.n	8006dfc <removeRunFromList+0xc0>
  __ASM volatile ("cpsid i" : : : "memory");
 8006d74:	b672      	cpsid	i
}
 8006d76:	bf00      	nop
		return;
	__disable_irq();
	for (int i = index + 1; i < runListLength; i++)
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d7e:	e019      	b.n	8006db4 <removeRunFromList+0x78>
	{
		RunList[i - 1] = RunList[i];
 8006d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d82:	1e5a      	subs	r2, r3, #1
 8006d84:	4920      	ldr	r1, [pc, #128]	@ (8006e08 <removeRunFromList+0xcc>)
 8006d86:	4613      	mov	r3, r2
 8006d88:	005b      	lsls	r3, r3, #1
 8006d8a:	4413      	add	r3, r2
 8006d8c:	00db      	lsls	r3, r3, #3
 8006d8e:	18c8      	adds	r0, r1, r3
 8006d90:	491d      	ldr	r1, [pc, #116]	@ (8006e08 <removeRunFromList+0xcc>)
 8006d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d94:	4613      	mov	r3, r2
 8006d96:	005b      	lsls	r3, r3, #1
 8006d98:	4413      	add	r3, r2
 8006d9a:	00db      	lsls	r3, r3, #3
 8006d9c:	440b      	add	r3, r1
 8006d9e:	4604      	mov	r4, r0
 8006da0:	461d      	mov	r5, r3
 8006da2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006da4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006da6:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006daa:	e884 0003 	stmia.w	r4, {r0, r1}
	for (int i = index + 1; i < runListLength; i++)
 8006dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db0:	3301      	adds	r3, #1
 8006db2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006db4:	4b13      	ldr	r3, [pc, #76]	@ (8006e04 <removeRunFromList+0xc8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	dbe0      	blt.n	8006d80 <removeRunFromList+0x44>
	}
	runListLength--;
 8006dbe:	4b11      	ldr	r3, [pc, #68]	@ (8006e04 <removeRunFromList+0xc8>)
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	3b01      	subs	r3, #1
 8006dc4:	4a0f      	ldr	r2, [pc, #60]	@ (8006e04 <removeRunFromList+0xc8>)
 8006dc6:	6013      	str	r3, [r2, #0]
	RunList[runListLength] = getNullRun();
 8006dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8006e04 <removeRunFromList+0xc8>)
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	490e      	ldr	r1, [pc, #56]	@ (8006e08 <removeRunFromList+0xcc>)
 8006dce:	4613      	mov	r3, r2
 8006dd0:	005b      	lsls	r3, r3, #1
 8006dd2:	4413      	add	r3, r2
 8006dd4:	00db      	lsls	r3, r3, #3
 8006dd6:	18cc      	adds	r4, r1, r3
 8006dd8:	463b      	mov	r3, r7
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7ff ff8f 	bl	8006cfe <getNullRun>
 8006de0:	4625      	mov	r5, r4
 8006de2:	463c      	mov	r4, r7
 8006de4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006de6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006de8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006dec:	e885 0003 	stmia.w	r5, {r0, r1}
  __ASM volatile ("cpsie i" : : : "memory");
 8006df0:	b662      	cpsie	i
}
 8006df2:	e004      	b.n	8006dfe <removeRunFromList+0xc2>
		return;
 8006df4:	bf00      	nop
 8006df6:	e002      	b.n	8006dfe <removeRunFromList+0xc2>
		return;
 8006df8:	bf00      	nop
 8006dfa:	e000      	b.n	8006dfe <removeRunFromList+0xc2>
		return;
 8006dfc:	bf00      	nop
	__enable_irq();
}
 8006dfe:	3728      	adds	r7, #40	@ 0x28
 8006e00:	46bd      	mov	sp, r7
 8006e02:	bdb0      	pop	{r4, r5, r7, pc}
 8006e04:	20000484 	.word	0x20000484
 8006e08:	2000048c 	.word	0x2000048c

08006e0c <queueRun>:

int queueRun(OnTimeCallback callback, unsigned delay, UntilCheckCallback UntilCheckCallback, void *aux)
{
 8006e0c:	b4b0      	push	{r4, r5, r7}
 8006e0e:	b08b      	sub	sp, #44	@ 0x2c
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
 8006e18:	603b      	str	r3, [r7, #0]
	struct Run run;
	run.callback = callback;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	61fb      	str	r3, [r7, #28]
	run.delay = delay;
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	617b      	str	r3, [r7, #20]
	run._delayLeft = delay;
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	61bb      	str	r3, [r7, #24]
	run.aux = aux;
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	627b      	str	r3, [r7, #36]	@ 0x24
	if (currentRunId >= INT32_MAX)
 8006e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8006e9c <queueRun+0x90>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d102      	bne.n	8006e3c <queueRun+0x30>
	{
		currentRunId = 0;
 8006e36:	4b19      	ldr	r3, [pc, #100]	@ (8006e9c <queueRun+0x90>)
 8006e38:	2200      	movs	r2, #0
 8006e3a:	601a      	str	r2, [r3, #0]
	}
	run.id = currentRunId++;
 8006e3c:	4b17      	ldr	r3, [pc, #92]	@ (8006e9c <queueRun+0x90>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	1c5a      	adds	r2, r3, #1
 8006e42:	4916      	ldr	r1, [pc, #88]	@ (8006e9c <queueRun+0x90>)
 8006e44:	600a      	str	r2, [r1, #0]
 8006e46:	613b      	str	r3, [r7, #16]
	run.UntilCheckCallback = UntilCheckCallback;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8006e4c:	b672      	cpsid	i
}
 8006e4e:	bf00      	nop
	__disable_irq();
	if (runListLength >= MAX_RUN_LIST)
 8006e50:	4b13      	ldr	r3, [pc, #76]	@ (8006ea0 <queueRun+0x94>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	2b0f      	cmp	r3, #15
 8006e56:	dd04      	ble.n	8006e62 <queueRun+0x56>
  __ASM volatile ("cpsie i" : : : "memory");
 8006e58:	b662      	cpsie	i
}
 8006e5a:	bf00      	nop
	{
		__enable_irq();
		return -1;
 8006e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8006e60:	e016      	b.n	8006e90 <queueRun+0x84>
	}
	RunList[runListLength++] = run;
 8006e62:	4b0f      	ldr	r3, [pc, #60]	@ (8006ea0 <queueRun+0x94>)
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	1c53      	adds	r3, r2, #1
 8006e68:	490d      	ldr	r1, [pc, #52]	@ (8006ea0 <queueRun+0x94>)
 8006e6a:	600b      	str	r3, [r1, #0]
 8006e6c:	490d      	ldr	r1, [pc, #52]	@ (8006ea4 <queueRun+0x98>)
 8006e6e:	4613      	mov	r3, r2
 8006e70:	005b      	lsls	r3, r3, #1
 8006e72:	4413      	add	r3, r2
 8006e74:	00db      	lsls	r3, r3, #3
 8006e76:	440b      	add	r3, r1
 8006e78:	461d      	mov	r5, r3
 8006e7a:	f107 0410 	add.w	r4, r7, #16
 8006e7e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006e80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006e82:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006e86:	e885 0003 	stmia.w	r5, {r0, r1}
  __ASM volatile ("cpsie i" : : : "memory");
 8006e8a:	b662      	cpsie	i
}
 8006e8c:	bf00      	nop
	__enable_irq();
	return run.id;
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	4618      	mov	r0, r3
 8006e92:	372c      	adds	r7, #44	@ 0x2c
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bcb0      	pop	{r4, r5, r7}
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	20000488 	.word	0x20000488
 8006ea0:	20000484 	.word	0x20000484
 8006ea4:	2000048c 	.word	0x2000048c

08006ea8 <onFlowPulse>:
	doneInit = true;
	runInterval(flowSensorOnTimeCallback, 1000);
}

void onFlowPulse()
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	af00      	add	r7, sp, #0
	flowCount++;
 8006eac:	4b04      	ldr	r3, [pc, #16]	@ (8006ec0 <onFlowPulse+0x18>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	4a03      	ldr	r2, [pc, #12]	@ (8006ec0 <onFlowPulse+0x18>)
 8006eb4:	6013      	str	r3, [r2, #0]
}
 8006eb6:	bf00      	nop
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr
 8006ec0:	20000610 	.word	0x20000610

08006ec4 <setRowMode>:
	InterruptRising = 1,
	Input = 2
};

void setRowMode(int8_t row, enum RowMode rowMode)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b088      	sub	sp, #32
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	4603      	mov	r3, r0
 8006ecc:	460a      	mov	r2, r1
 8006ece:	71fb      	strb	r3, [r7, #7]
 8006ed0:	4613      	mov	r3, r2
 8006ed2:	71bb      	strb	r3, [r7, #6]
	GPIO_InitTypeDef GPIO_InitStructRows = {0};
 8006ed4:	f107 0308 	add.w	r3, r7, #8
 8006ed8:	2200      	movs	r2, #0
 8006eda:	601a      	str	r2, [r3, #0]
 8006edc:	605a      	str	r2, [r3, #4]
 8006ede:	609a      	str	r2, [r3, #8]
 8006ee0:	60da      	str	r2, [r3, #12]
 8006ee2:	611a      	str	r2, [r3, #16]
	GPIO_InitStructRows.Speed = GPIO_SPEED_FREQ_HIGH;
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	617b      	str	r3, [r7, #20]
	GPIO_InitStructRows.Pull = GPIO_PULLDOWN;
 8006ee8:	2302      	movs	r3, #2
 8006eea:	613b      	str	r3, [r7, #16]
	switch (rowMode)
 8006eec:	79bb      	ldrb	r3, [r7, #6]
 8006eee:	2b02      	cmp	r3, #2
 8006ef0:	d006      	beq.n	8006f00 <setRowMode+0x3c>
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	dc0f      	bgt.n	8006f16 <setRowMode+0x52>
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d005      	beq.n	8006f06 <setRowMode+0x42>
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d007      	beq.n	8006f0e <setRowMode+0x4a>
 8006efe:	e00a      	b.n	8006f16 <setRowMode+0x52>
	{
	case Input:
	{
		GPIO_InitStructRows.Mode = GPIO_MODE_INPUT;
 8006f00:	2300      	movs	r3, #0
 8006f02:	60fb      	str	r3, [r7, #12]
		break;
 8006f04:	e007      	b.n	8006f16 <setRowMode+0x52>
	}
	case InterruptFalling:
	{
		GPIO_InitStructRows.Mode = GPIO_MODE_IT_FALLING;
 8006f06:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8006f0a:	60fb      	str	r3, [r7, #12]
		break;
 8006f0c:	e003      	b.n	8006f16 <setRowMode+0x52>
	}
	case InterruptRising:
	{
		GPIO_InitStructRows.Mode = GPIO_MODE_IT_RISING;
 8006f0e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006f12:	60fb      	str	r3, [r7, #12]
		break;
 8006f14:	bf00      	nop
	}
	}
	if (row == -1)
 8006f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f1e:	d11a      	bne.n	8006f56 <setRowMode+0x92>
		for (int i = 0; i < 4; i++)
 8006f20:	2300      	movs	r3, #0
 8006f22:	61fb      	str	r3, [r7, #28]
 8006f24:	e013      	b.n	8006f4e <setRowMode+0x8a>
		{
			GPIO_InitStructRows.Pin |= pinsRow[i];
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	4919      	ldr	r1, [pc, #100]	@ (8006f90 <setRowMode+0xcc>)
 8006f2a:	69fa      	ldr	r2, [r7, #28]
 8006f2c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8006f30:	4313      	orrs	r3, r2
 8006f32:	60bb      	str	r3, [r7, #8]
			HAL_GPIO_Init(portsRow[i], &GPIO_InitStructRows);
 8006f34:	4a17      	ldr	r2, [pc, #92]	@ (8006f94 <setRowMode+0xd0>)
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f3c:	f107 0208 	add.w	r2, r7, #8
 8006f40:	4611      	mov	r1, r2
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7fb fc70 	bl	8002828 <HAL_GPIO_Init>
		for (int i = 0; i < 4; i++)
 8006f48:	69fb      	ldr	r3, [r7, #28]
 8006f4a:	3301      	adds	r3, #1
 8006f4c:	61fb      	str	r3, [r7, #28]
 8006f4e:	69fb      	ldr	r3, [r7, #28]
 8006f50:	2b03      	cmp	r3, #3
 8006f52:	dde8      	ble.n	8006f26 <setRowMode+0x62>
	else if (row >= 0 && row <= 3)
	{
		GPIO_InitStructRows.Pin = pinsRow[row];
		HAL_GPIO_Init(portsRow[row], &GPIO_InitStructRows);
	}
}
 8006f54:	e018      	b.n	8006f88 <setRowMode+0xc4>
	else if (row >= 0 && row <= 3)
 8006f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	db14      	blt.n	8006f88 <setRowMode+0xc4>
 8006f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f62:	2b03      	cmp	r3, #3
 8006f64:	dc10      	bgt.n	8006f88 <setRowMode+0xc4>
		GPIO_InitStructRows.Pin = pinsRow[row];
 8006f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f6a:	4a09      	ldr	r2, [pc, #36]	@ (8006f90 <setRowMode+0xcc>)
 8006f6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f70:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_Init(portsRow[row], &GPIO_InitStructRows);
 8006f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f76:	4a07      	ldr	r2, [pc, #28]	@ (8006f94 <setRowMode+0xd0>)
 8006f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f7c:	f107 0208 	add.w	r2, r7, #8
 8006f80:	4611      	mov	r1, r2
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7fb fc50 	bl	8002828 <HAL_GPIO_Init>
}
 8006f88:	bf00      	nop
 8006f8a:	3720      	adds	r7, #32
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	2000000c 	.word	0x2000000c
 8006f94:	20000014 	.word	0x20000014

08006f98 <setColPin>:
void setColPin(int8_t rowNumber, GPIO_PinState PinState)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b082      	sub	sp, #8
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	460a      	mov	r2, r1
 8006fa2:	71fb      	strb	r3, [r7, #7]
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	71bb      	strb	r3, [r7, #6]
	if (rowNumber == -1 || rowNumber == 0)
 8006fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fb0:	d003      	beq.n	8006fba <setColPin+0x22>
 8006fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d105      	bne.n	8006fc6 <setColPin+0x2e>
		HAL_GPIO_WritePin(COL0_GPIO_Port, COL0_Pin, PinState);
 8006fba:	79bb      	ldrb	r3, [r7, #6]
 8006fbc:	461a      	mov	r2, r3
 8006fbe:	2108      	movs	r1, #8
 8006fc0:	481a      	ldr	r0, [pc, #104]	@ (800702c <setColPin+0x94>)
 8006fc2:	f7fb fdf3 	bl	8002bac <HAL_GPIO_WritePin>
	if (rowNumber == -1 || rowNumber == 1)
 8006fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fce:	d003      	beq.n	8006fd8 <setColPin+0x40>
 8006fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d107      	bne.n	8006fe8 <setColPin+0x50>
		HAL_GPIO_WritePin(COL1_GPIO_Port, COL1_Pin, PinState);
 8006fd8:	79bb      	ldrb	r3, [r7, #6]
 8006fda:	461a      	mov	r2, r3
 8006fdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006fe0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006fe4:	f7fb fde2 	bl	8002bac <HAL_GPIO_WritePin>
	if (rowNumber == -1 || rowNumber == 2)
 8006fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff0:	d003      	beq.n	8006ffa <setColPin+0x62>
 8006ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ff6:	2b02      	cmp	r3, #2
 8006ff8:	d105      	bne.n	8007006 <setColPin+0x6e>
		HAL_GPIO_WritePin(COL2_GPIO_Port, COL2_Pin, PinState);
 8006ffa:	79bb      	ldrb	r3, [r7, #6]
 8006ffc:	461a      	mov	r2, r3
 8006ffe:	2104      	movs	r1, #4
 8007000:	480a      	ldr	r0, [pc, #40]	@ (800702c <setColPin+0x94>)
 8007002:	f7fb fdd3 	bl	8002bac <HAL_GPIO_WritePin>
	if (rowNumber == -1 || rowNumber == 3)
 8007006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800700a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800700e:	d003      	beq.n	8007018 <setColPin+0x80>
 8007010:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007014:	2b03      	cmp	r3, #3
 8007016:	d105      	bne.n	8007024 <setColPin+0x8c>
		HAL_GPIO_WritePin(COL3_GPIO_Port, COL3_Pin, PinState);
 8007018:	79bb      	ldrb	r3, [r7, #6]
 800701a:	461a      	mov	r2, r3
 800701c:	2110      	movs	r1, #16
 800701e:	4804      	ldr	r0, [pc, #16]	@ (8007030 <setColPin+0x98>)
 8007020:	f7fb fdc4 	bl	8002bac <HAL_GPIO_WritePin>
}
 8007024:	bf00      	nop
 8007026:	3708      	adds	r7, #8
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	48000400 	.word	0x48000400
 8007030:	48000800 	.word	0x48000800

08007034 <readRowPin>:
GPIO_PinState readRowPin(int8_t rowNumber)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	4603      	mov	r3, r0
 800703c:	71fb      	strb	r3, [r7, #7]
	switch (rowNumber)
 800703e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007042:	2b03      	cmp	r3, #3
 8007044:	d824      	bhi.n	8007090 <readRowPin+0x5c>
 8007046:	a201      	add	r2, pc, #4	@ (adr r2, 800704c <readRowPin+0x18>)
 8007048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800704c:	0800705d 	.word	0x0800705d
 8007050:	0800706b 	.word	0x0800706b
 8007054:	08007079 	.word	0x08007079
 8007058:	08007085 	.word	0x08007085
	{
	case 0:
		return HAL_GPIO_ReadPin(ROW0_GPIO_Port, ROW0_Pin);
 800705c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8007060:	480e      	ldr	r0, [pc, #56]	@ (800709c <readRowPin+0x68>)
 8007062:	f7fb fd8b 	bl	8002b7c <HAL_GPIO_ReadPin>
 8007066:	4603      	mov	r3, r0
 8007068:	e013      	b.n	8007092 <readRowPin+0x5e>
	case 1:
		return HAL_GPIO_ReadPin(ROW1_GPIO_Port, ROW1_Pin);
 800706a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800706e:	480b      	ldr	r0, [pc, #44]	@ (800709c <readRowPin+0x68>)
 8007070:	f7fb fd84 	bl	8002b7c <HAL_GPIO_ReadPin>
 8007074:	4603      	mov	r3, r0
 8007076:	e00c      	b.n	8007092 <readRowPin+0x5e>

	case 2:
		return HAL_GPIO_ReadPin(ROW2_GPIO_Port, ROW2_Pin);
 8007078:	2110      	movs	r1, #16
 800707a:	4808      	ldr	r0, [pc, #32]	@ (800709c <readRowPin+0x68>)
 800707c:	f7fb fd7e 	bl	8002b7c <HAL_GPIO_ReadPin>
 8007080:	4603      	mov	r3, r0
 8007082:	e006      	b.n	8007092 <readRowPin+0x5e>

	case 3:
		return HAL_GPIO_ReadPin(ROW3_GPIO_Port, ROW3_Pin);
 8007084:	2120      	movs	r1, #32
 8007086:	4805      	ldr	r0, [pc, #20]	@ (800709c <readRowPin+0x68>)
 8007088:	f7fb fd78 	bl	8002b7c <HAL_GPIO_ReadPin>
 800708c:	4603      	mov	r3, r0
 800708e:	e000      	b.n	8007092 <readRowPin+0x5e>

	default:
		return GPIO_PIN_RESET;
 8007090:	2300      	movs	r3, #0
	}
}
 8007092:	4618      	mov	r0, r3
 8007094:	3708      	adds	r7, #8
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
 800709a:	bf00      	nop
 800709c:	48000400 	.word	0x48000400

080070a0 <charToKeyNumber>:
	{'7', '8', '9', 'C'},
	{'*', '0', '#', 'D'},
};

int8_t charToKeyNumber(char key)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	4603      	mov	r3, r0
 80070a8:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < 4; i++)
 80070aa:	2300      	movs	r3, #0
 80070ac:	73fb      	strb	r3, [r7, #15]
 80070ae:	e01d      	b.n	80070ec <charToKeyNumber+0x4c>
	{
		for (uint8_t j = 0; j < 4; j++)
 80070b0:	2300      	movs	r3, #0
 80070b2:	73bb      	strb	r3, [r7, #14]
 80070b4:	e014      	b.n	80070e0 <charToKeyNumber+0x40>
		{
			if (keyMatrix[i][j] == key)
 80070b6:	7bfa      	ldrb	r2, [r7, #15]
 80070b8:	7bbb      	ldrb	r3, [r7, #14]
 80070ba:	4912      	ldr	r1, [pc, #72]	@ (8007104 <charToKeyNumber+0x64>)
 80070bc:	0092      	lsls	r2, r2, #2
 80070be:	440a      	add	r2, r1
 80070c0:	4413      	add	r3, r2
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	79fa      	ldrb	r2, [r7, #7]
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d107      	bne.n	80070da <charToKeyNumber+0x3a>
			{
				return i * 4 + j;
 80070ca:	7bfb      	ldrb	r3, [r7, #15]
 80070cc:	009b      	lsls	r3, r3, #2
 80070ce:	b2da      	uxtb	r2, r3
 80070d0:	7bbb      	ldrb	r3, [r7, #14]
 80070d2:	4413      	add	r3, r2
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	b25b      	sxtb	r3, r3
 80070d8:	e00d      	b.n	80070f6 <charToKeyNumber+0x56>
		for (uint8_t j = 0; j < 4; j++)
 80070da:	7bbb      	ldrb	r3, [r7, #14]
 80070dc:	3301      	adds	r3, #1
 80070de:	73bb      	strb	r3, [r7, #14]
 80070e0:	7bbb      	ldrb	r3, [r7, #14]
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d9e7      	bls.n	80070b6 <charToKeyNumber+0x16>
	for (uint8_t i = 0; i < 4; i++)
 80070e6:	7bfb      	ldrb	r3, [r7, #15]
 80070e8:	3301      	adds	r3, #1
 80070ea:	73fb      	strb	r3, [r7, #15]
 80070ec:	7bfb      	ldrb	r3, [r7, #15]
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d9de      	bls.n	80070b0 <charToKeyNumber+0x10>
			}
		}
	}
	return -1;
 80070f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3714      	adds	r7, #20
 80070fa:	46bd      	mov	sp, r7
 80070fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007100:	4770      	bx	lr
 8007102:	bf00      	nop
 8007104:	20000024 	.word	0x20000024

08007108 <initKeypad>:

void initKeypad()
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0

	setColPin(-1, SET);
 800710e:	2101      	movs	r1, #1
 8007110:	f04f 30ff 	mov.w	r0, #4294967295
 8007114:	f7ff ff40 	bl	8006f98 <setColPin>
	setRowMode(-1, InterruptRising);
 8007118:	2101      	movs	r1, #1
 800711a:	f04f 30ff 	mov.w	r0, #4294967295
 800711e:	f7ff fed1 	bl	8006ec4 <setRowMode>
	for (uint8_t i = 0; i < 4; i++)
 8007122:	2300      	movs	r3, #0
 8007124:	71fb      	strb	r3, [r7, #7]
 8007126:	e014      	b.n	8007152 <initKeypad+0x4a>
	{
		rowsStates[i].row = i;
 8007128:	79fb      	ldrb	r3, [r7, #7]
 800712a:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800712e:	4a0d      	ldr	r2, [pc, #52]	@ (8007164 <initKeypad+0x5c>)
 8007130:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		rowsStates[i].col = -1;
 8007134:	79fb      	ldrb	r3, [r7, #7]
 8007136:	4a0b      	ldr	r2, [pc, #44]	@ (8007164 <initKeypad+0x5c>)
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	4413      	add	r3, r2
 800713c:	22ff      	movs	r2, #255	@ 0xff
 800713e:	705a      	strb	r2, [r3, #1]
		rowsStates[i].state = Unpressed;
 8007140:	79fb      	ldrb	r3, [r7, #7]
 8007142:	4a08      	ldr	r2, [pc, #32]	@ (8007164 <initKeypad+0x5c>)
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	2200      	movs	r2, #0
 800714a:	70da      	strb	r2, [r3, #3]
	for (uint8_t i = 0; i < 4; i++)
 800714c:	79fb      	ldrb	r3, [r7, #7]
 800714e:	3301      	adds	r3, #1
 8007150:	71fb      	strb	r3, [r7, #7]
 8007152:	79fb      	ldrb	r3, [r7, #7]
 8007154:	2b03      	cmp	r3, #3
 8007156:	d9e7      	bls.n	8007128 <initKeypad+0x20>
		// for (uint8_t j = 0; j < 4; j++)
		// {
		// 	pressedMatrix[i][j] = Unpressed;
		// }
	}
}
 8007158:	bf00      	nop
 800715a:	bf00      	nop
 800715c:	3708      	adds	r7, #8
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}
 8007162:	bf00      	nop
 8007164:	20000614 	.word	0x20000614

08007168 <checkCallback>:

bool checkCallback(void *aux)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b086      	sub	sp, #24
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
	struct RowState *rowState = (struct RowState *)aux;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	613b      	str	r3, [r7, #16]
	if (rowState == NULL)
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <checkCallback+0x16>
		return true;
 800717a:	2301      	movs	r3, #1
 800717c:	e0a4      	b.n	80072c8 <checkCallback+0x160>
	setRowMode(rowState->row, Input);
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	f993 3000 	ldrsb.w	r3, [r3]
 8007184:	2102      	movs	r1, #2
 8007186:	4618      	mov	r0, r3
 8007188:	f7ff fe9c 	bl	8006ec4 <setRowMode>

	if (rowState->col == -1)
 800718c:	693b      	ldr	r3, [r7, #16]
 800718e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007196:	d128      	bne.n	80071ea <checkCallback+0x82>
	{
		for (uint8_t col = 0; col < 4; col++)
 8007198:	2300      	movs	r3, #0
 800719a:	75fb      	strb	r3, [r7, #23]
 800719c:	e01d      	b.n	80071da <checkCallback+0x72>
		{
			setColPin(-1, RESET);
 800719e:	2100      	movs	r1, #0
 80071a0:	f04f 30ff 	mov.w	r0, #4294967295
 80071a4:	f7ff fef8 	bl	8006f98 <setColPin>
			setColPin(col, SET);
 80071a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80071ac:	2101      	movs	r1, #1
 80071ae:	4618      	mov	r0, r3
 80071b0:	f7ff fef2 	bl	8006f98 <setColPin>
			GPIO_PinState pinState = readRowPin(rowState->row);
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	f993 3000 	ldrsb.w	r3, [r3]
 80071ba:	4618      	mov	r0, r3
 80071bc:	f7ff ff3a 	bl	8007034 <readRowPin>
 80071c0:	4603      	mov	r3, r0
 80071c2:	73fb      	strb	r3, [r7, #15]
			if (pinState)
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d004      	beq.n	80071d4 <checkCallback+0x6c>
			{
				rowState->col = col;
 80071ca:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80071ce:	693b      	ldr	r3, [r7, #16]
 80071d0:	705a      	strb	r2, [r3, #1]
				break;
 80071d2:	e005      	b.n	80071e0 <checkCallback+0x78>
		for (uint8_t col = 0; col < 4; col++)
 80071d4:	7dfb      	ldrb	r3, [r7, #23]
 80071d6:	3301      	adds	r3, #1
 80071d8:	75fb      	strb	r3, [r7, #23]
 80071da:	7dfb      	ldrb	r3, [r7, #23]
 80071dc:	2b03      	cmp	r3, #3
 80071de:	d9de      	bls.n	800719e <checkCallback+0x36>
			}
		}
		setColPin(-1, SET);
 80071e0:	2101      	movs	r1, #1
 80071e2:	f04f 30ff 	mov.w	r0, #4294967295
 80071e6:	f7ff fed7 	bl	8006f98 <setColPin>
	}
	setColPin(-1, RESET);
 80071ea:	2100      	movs	r1, #0
 80071ec:	f04f 30ff 	mov.w	r0, #4294967295
 80071f0:	f7ff fed2 	bl	8006f98 <setColPin>
	setColPin(rowState->col, SET);
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80071fa:	2101      	movs	r1, #1
 80071fc:	4618      	mov	r0, r3
 80071fe:	f7ff fecb 	bl	8006f98 <setColPin>
	GPIO_PinState pinState = readRowPin(rowState->row);
 8007202:	693b      	ldr	r3, [r7, #16]
 8007204:	f993 3000 	ldrsb.w	r3, [r3]
 8007208:	4618      	mov	r0, r3
 800720a:	f7ff ff13 	bl	8007034 <readRowPin>
 800720e:	4603      	mov	r3, r0
 8007210:	73bb      	strb	r3, [r7, #14]
	setColPin(-1, SET);
 8007212:	2101      	movs	r1, #1
 8007214:	f04f 30ff 	mov.w	r0, #4294967295
 8007218:	f7ff febe 	bl	8006f98 <setColPin>
	if (rowState->state == Pressing && pinState == GPIO_PIN_SET)
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	78db      	ldrb	r3, [r3, #3]
 8007220:	2b01      	cmp	r3, #1
 8007222:	d126      	bne.n	8007272 <checkCallback+0x10a>
 8007224:	7bbb      	ldrb	r3, [r7, #14]
 8007226:	2b01      	cmp	r3, #1
 8007228:	d123      	bne.n	8007272 <checkCallback+0x10a>
	{
		if (++rowState->ticks > 20)
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8007230:	b2db      	uxtb	r3, r3
 8007232:	3301      	adds	r3, #1
 8007234:	b2db      	uxtb	r3, r3
 8007236:	b25a      	sxtb	r2, r3
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	709a      	strb	r2, [r3, #2]
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8007242:	2b14      	cmp	r3, #20
 8007244:	dd13      	ble.n	800726e <checkCallback+0x106>
		{
			rowState->state = Pressed;
 8007246:	693b      	ldr	r3, [r7, #16]
 8007248:	2202      	movs	r2, #2
 800724a:	70da      	strb	r2, [r3, #3]
			runEvents(keyMatrix[rowState->row][rowState->col], KeyPressed);
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	f993 3000 	ldrsb.w	r3, [r3]
 8007252:	4618      	mov	r0, r3
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800725a:	4619      	mov	r1, r3
 800725c:	4a1c      	ldr	r2, [pc, #112]	@ (80072d0 <checkCallback+0x168>)
 800725e:	0083      	lsls	r3, r0, #2
 8007260:	4413      	add	r3, r2
 8007262:	440b      	add	r3, r1
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	2101      	movs	r1, #1
 8007268:	4618      	mov	r0, r3
 800726a:	f000 f885 	bl	8007378 <runEvents>
		}
		return false;
 800726e:	2300      	movs	r3, #0
 8007270:	e02a      	b.n	80072c8 <checkCallback+0x160>
	}
	else
		rowState->ticks = 0;
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	2200      	movs	r2, #0
 8007276:	709a      	strb	r2, [r3, #2]
	if (rowState->state && pinState == GPIO_PIN_RESET)
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	78db      	ldrb	r3, [r3, #3]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d022      	beq.n	80072c6 <checkCallback+0x15e>
 8007280:	7bbb      	ldrb	r3, [r7, #14]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d11f      	bne.n	80072c6 <checkCallback+0x15e>
	{
		runEvents(keyMatrix[rowState->row][rowState->col], KeyUnpressed);
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	f993 3000 	ldrsb.w	r3, [r3]
 800728c:	4618      	mov	r0, r3
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8007294:	4619      	mov	r1, r3
 8007296:	4a0e      	ldr	r2, [pc, #56]	@ (80072d0 <checkCallback+0x168>)
 8007298:	0083      	lsls	r3, r0, #2
 800729a:	4413      	add	r3, r2
 800729c:	440b      	add	r3, r1
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	2100      	movs	r1, #0
 80072a2:	4618      	mov	r0, r3
 80072a4:	f000 f868 	bl	8007378 <runEvents>
		rowState->col = -1;
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	22ff      	movs	r2, #255	@ 0xff
 80072ac:	705a      	strb	r2, [r3, #1]
		rowState->state = Unpressed;
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	2200      	movs	r2, #0
 80072b2:	70da      	strb	r2, [r3, #3]
		setRowMode(rowState->row, InterruptRising);
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	f993 3000 	ldrsb.w	r3, [r3]
 80072ba:	2101      	movs	r1, #1
 80072bc:	4618      	mov	r0, r3
 80072be:	f7ff fe01 	bl	8006ec4 <setRowMode>
		return true;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e000      	b.n	80072c8 <checkCallback+0x160>
	}
	return false;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3718      	adds	r7, #24
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	20000024 	.word	0x20000024

080072d4 <scanCols>:
uint8_t scanCols(uint8_t row)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	4603      	mov	r3, r0
 80072dc:	71fb      	strb	r3, [r7, #7]
	struct RowState *rowState = &rowsStates[row];
 80072de:	79fb      	ldrb	r3, [r7, #7]
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	4a0a      	ldr	r2, [pc, #40]	@ (800730c <scanCols+0x38>)
 80072e4:	4413      	add	r3, r2
 80072e6:	60fb      	str	r3, [r7, #12]
	if (rowState->state == Unpressed)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	78db      	ldrb	r3, [r3, #3]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d108      	bne.n	8007302 <scanCols+0x2e>
	{
		rowState->state = Pressing;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	2201      	movs	r2, #1
 80072f4:	70da      	strb	r2, [r3, #3]
		runIntervalUntilAux(checkCallback, NULL, 1, rowState);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2201      	movs	r2, #1
 80072fa:	2100      	movs	r1, #0
 80072fc:	4804      	ldr	r0, [pc, #16]	@ (8007310 <scanCols+0x3c>)
 80072fe:	f7ff fcec 	bl	8006cda <runIntervalUntilAux>
	}
}
 8007302:	bf00      	nop
 8007304:	4618      	mov	r0, r3
 8007306:	3710      	adds	r7, #16
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	20000614 	.word	0x20000614
 8007310:	08007169 	.word	0x08007169

08007314 <rowEvent>:
int keyReleaseSubscriptionsLength = 0;
struct KeyPressEvent keyPressSubscriptions[MAX_EVENT_SUBSCRIPTIONS];
int keyPressSubscriptionsLength = 0;

void rowEvent(uint8_t rowNumber)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b082      	sub	sp, #8
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	71fb      	strb	r3, [r7, #7]
	printf("%d\n", rowNumber);
 800731e:	79fb      	ldrb	r3, [r7, #7]
 8007320:	4619      	mov	r1, r3
 8007322:	4805      	ldr	r0, [pc, #20]	@ (8007338 <rowEvent+0x24>)
 8007324:	f001 f888 	bl	8008438 <iprintf>
	scanCols(rowNumber);
 8007328:	79fb      	ldrb	r3, [r7, #7]
 800732a:	4618      	mov	r0, r3
 800732c:	f7ff ffd2 	bl	80072d4 <scanCols>
}
 8007330:	bf00      	nop
 8007332:	3708      	adds	r7, #8
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	08009f48 	.word	0x08009f48

0800733c <subscribeKeyStateChange>:
		return false;
	keyReleaseSubscriptions[keyReleaseSubscriptionsLength++].callback = callback;
	return true;
}
bool subscribeKeyStateChange(KeyStateChangeCallback callback)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
	if (KeyStateChangeSubscriptionsLength >= MAX_EVENT_SUBSCRIPTIONS)
 8007344:	4b0a      	ldr	r3, [pc, #40]	@ (8007370 <subscribeKeyStateChange+0x34>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2b04      	cmp	r3, #4
 800734a:	dd01      	ble.n	8007350 <subscribeKeyStateChange+0x14>
		return false;
 800734c:	2300      	movs	r3, #0
 800734e:	e009      	b.n	8007364 <subscribeKeyStateChange+0x28>
	KeyStateChangeSubscriptions[KeyStateChangeSubscriptionsLength++].callback = callback;
 8007350:	4b07      	ldr	r3, [pc, #28]	@ (8007370 <subscribeKeyStateChange+0x34>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	1c5a      	adds	r2, r3, #1
 8007356:	4906      	ldr	r1, [pc, #24]	@ (8007370 <subscribeKeyStateChange+0x34>)
 8007358:	600a      	str	r2, [r1, #0]
 800735a:	4906      	ldr	r1, [pc, #24]	@ (8007374 <subscribeKeyStateChange+0x38>)
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	return true;
 8007362:	2301      	movs	r3, #1
}
 8007364:	4618      	mov	r0, r3
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr
 8007370:	20000638 	.word	0x20000638
 8007374:	20000624 	.word	0x20000624

08007378 <runEvents>:
	__enable_irq();
	return found;
}

void runEvents(char key, enum KeyState keyState)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b086      	sub	sp, #24
 800737c:	af00      	add	r7, sp, #0
 800737e:	4603      	mov	r3, r0
 8007380:	460a      	mov	r2, r1
 8007382:	71fb      	strb	r3, [r7, #7]
 8007384:	4613      	mov	r3, r2
 8007386:	71bb      	strb	r3, [r7, #6]

	if (keyState == KeyPressed)
 8007388:	79bb      	ldrb	r3, [r7, #6]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d111      	bne.n	80073b2 <runEvents+0x3a>
		for (int i = 0; i < keyPressSubscriptionsLength; i++)
 800738e:	2300      	movs	r3, #0
 8007390:	617b      	str	r3, [r7, #20]
 8007392:	e009      	b.n	80073a8 <runEvents+0x30>
		{
			keyPressSubscriptions[i].callback(key);
 8007394:	4a1d      	ldr	r2, [pc, #116]	@ (800740c <runEvents+0x94>)
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800739c:	79fa      	ldrb	r2, [r7, #7]
 800739e:	4610      	mov	r0, r2
 80073a0:	4798      	blx	r3
		for (int i = 0; i < keyPressSubscriptionsLength; i++)
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	3301      	adds	r3, #1
 80073a6:	617b      	str	r3, [r7, #20]
 80073a8:	4b19      	ldr	r3, [pc, #100]	@ (8007410 <runEvents+0x98>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	697a      	ldr	r2, [r7, #20]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	dbf0      	blt.n	8007394 <runEvents+0x1c>
		}

	if (keyState == KeyUnpressed)
 80073b2:	79bb      	ldrb	r3, [r7, #6]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d111      	bne.n	80073dc <runEvents+0x64>
		for (int i = 0; i < keyReleaseSubscriptionsLength; i++)
 80073b8:	2300      	movs	r3, #0
 80073ba:	613b      	str	r3, [r7, #16]
 80073bc:	e009      	b.n	80073d2 <runEvents+0x5a>
		{
			keyReleaseSubscriptions[i].callback(key);
 80073be:	4a15      	ldr	r2, [pc, #84]	@ (8007414 <runEvents+0x9c>)
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073c6:	79fa      	ldrb	r2, [r7, #7]
 80073c8:	4610      	mov	r0, r2
 80073ca:	4798      	blx	r3
		for (int i = 0; i < keyReleaseSubscriptionsLength; i++)
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	3301      	adds	r3, #1
 80073d0:	613b      	str	r3, [r7, #16]
 80073d2:	4b11      	ldr	r3, [pc, #68]	@ (8007418 <runEvents+0xa0>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	429a      	cmp	r2, r3
 80073da:	dbf0      	blt.n	80073be <runEvents+0x46>
		}
	for (int i = 0; i < KeyStateChangeSubscriptionsLength; i++)
 80073dc:	2300      	movs	r3, #0
 80073de:	60fb      	str	r3, [r7, #12]
 80073e0:	e00a      	b.n	80073f8 <runEvents+0x80>
	{
		KeyStateChangeSubscriptions[i].callback(key, keyState);
 80073e2:	4a0e      	ldr	r2, [pc, #56]	@ (800741c <runEvents+0xa4>)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073ea:	79b9      	ldrb	r1, [r7, #6]
 80073ec:	79fa      	ldrb	r2, [r7, #7]
 80073ee:	4610      	mov	r0, r2
 80073f0:	4798      	blx	r3
	for (int i = 0; i < KeyStateChangeSubscriptionsLength; i++)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	3301      	adds	r3, #1
 80073f6:	60fb      	str	r3, [r7, #12]
 80073f8:	4b09      	ldr	r3, [pc, #36]	@ (8007420 <runEvents+0xa8>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68fa      	ldr	r2, [r7, #12]
 80073fe:	429a      	cmp	r2, r3
 8007400:	dbef      	blt.n	80073e2 <runEvents+0x6a>
	}
}
 8007402:	bf00      	nop
 8007404:	bf00      	nop
 8007406:	3718      	adds	r7, #24
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}
 800740c:	20000654 	.word	0x20000654
 8007410:	20000668 	.word	0x20000668
 8007414:	2000063c 	.word	0x2000063c
 8007418:	20000650 	.word	0x20000650
 800741c:	20000624 	.word	0x20000624
 8007420:	20000638 	.word	0x20000638

08007424 <LenStr>:
#include "math.h"
#include "delay.h"
#include "lcd_instruction_set.h"
struct LCDCache cacheLCD;
int LenStr(char *str)
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
	int i = 0;
 800742c:	2300      	movs	r3, #0
 800742e:	60fb      	str	r3, [r7, #12]
	while (*str++)
 8007430:	e002      	b.n	8007438 <LenStr+0x14>
	{
		i++;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	3301      	adds	r3, #1
 8007436:	60fb      	str	r3, [r7, #12]
	while (*str++)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	1c5a      	adds	r2, r3, #1
 800743c:	607a      	str	r2, [r7, #4]
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d1f6      	bne.n	8007432 <LenStr+0xe>
	}
	return i;
 8007444:	68fb      	ldr	r3, [r7, #12]
}
 8007446:	4618      	mov	r0, r3
 8007448:	3714      	adds	r7, #20
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr

08007452 <QueueNextIndex>:
volatile int bytesQueuedStart = 0;
volatile int bytesQueuedEnd = 0;

uint8_t QueueHalfEmpting = 0;
uint16_t QueueNextIndex(uint16_t i)
{
 8007452:	b480      	push	{r7}
 8007454:	b083      	sub	sp, #12
 8007456:	af00      	add	r7, sp, #0
 8007458:	4603      	mov	r3, r0
 800745a:	80fb      	strh	r3, [r7, #6]
	return (i + 1) % BytesQueuedSize;
 800745c:	88fb      	ldrh	r3, [r7, #6]
 800745e:	3301      	adds	r3, #1
 8007460:	425a      	negs	r2, r3
 8007462:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007466:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800746a:	bf58      	it	pl
 800746c:	4253      	negpl	r3, r2
 800746e:	b29b      	uxth	r3, r3
}
 8007470:	4618      	mov	r0, r3
 8007472:	370c      	adds	r7, #12
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <LCD_TIM_2_Callback>:
volatile enum CurrentTaskIndex currentTaskIndex = Upper;
volatile int wait = 0;
volatile uint16_t forcedByte = UINT16_MAX;
void LCD_TIM_2_Callback()
{
 800747c:	b590      	push	{r4, r7, lr}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
	if (queue_empty())
 8007482:	f000 fa65 	bl	8007950 <queue_empty>
 8007486:	4603      	mov	r3, r0
 8007488:	2b00      	cmp	r3, #0
 800748a:	f040 8086 	bne.w	800759a <LCD_TIM_2_Callback+0x11e>
	{
		return;
	}
	if (queue_full())
 800748e:	f000 fa73 	bl	8007978 <queue_full>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d003      	beq.n	80074a0 <LCD_TIM_2_Callback+0x24>
	{
		QueueHalfEmpting = 1;
 8007498:	4b43      	ldr	r3, [pc, #268]	@ (80075a8 <LCD_TIM_2_Callback+0x12c>)
 800749a:	2201      	movs	r2, #1
 800749c:	701a      	strb	r2, [r3, #0]
 800749e:	e008      	b.n	80074b2 <LCD_TIM_2_Callback+0x36>
	}
	else if (queue_length() < (BytesQueuedSize / 2))
 80074a0:	f000 fa2e 	bl	8007900 <queue_length>
 80074a4:	4603      	mov	r3, r0
 80074a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074aa:	da02      	bge.n	80074b2 <LCD_TIM_2_Callback+0x36>
	{
		QueueHalfEmpting = 0;
 80074ac:	4b3e      	ldr	r3, [pc, #248]	@ (80075a8 <LCD_TIM_2_Callback+0x12c>)
 80074ae:	2200      	movs	r2, #0
 80074b0:	701a      	strb	r2, [r3, #0]
	}
	enum CurrentTaskIndex task = currentTaskIndex;
 80074b2:	4b3e      	ldr	r3, [pc, #248]	@ (80075ac <LCD_TIM_2_Callback+0x130>)
 80074b4:	781b      	ldrb	r3, [r3, #0]
 80074b6:	71fb      	strb	r3, [r7, #7]
	uint16_t currentByte = (forcedByte != UINT16_MAX) ? forcedByte : BytesQueued[bytesQueuedStart];
 80074b8:	4b3d      	ldr	r3, [pc, #244]	@ (80075b0 <LCD_TIM_2_Callback+0x134>)
 80074ba:	881b      	ldrh	r3, [r3, #0]
 80074bc:	b29b      	uxth	r3, r3
 80074be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d106      	bne.n	80074d4 <LCD_TIM_2_Callback+0x58>
 80074c6:	4b3b      	ldr	r3, [pc, #236]	@ (80075b4 <LCD_TIM_2_Callback+0x138>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a3b      	ldr	r2, [pc, #236]	@ (80075b8 <LCD_TIM_2_Callback+0x13c>)
 80074cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	e002      	b.n	80074da <LCD_TIM_2_Callback+0x5e>
 80074d4:	4b36      	ldr	r3, [pc, #216]	@ (80075b0 <LCD_TIM_2_Callback+0x134>)
 80074d6:	881b      	ldrh	r3, [r3, #0]
 80074d8:	b29b      	uxth	r3, r3
 80074da:	80bb      	strh	r3, [r7, #4]
	if (task == Upper)
 80074dc:	79fb      	ldrb	r3, [r7, #7]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d115      	bne.n	800750e <LCD_TIM_2_Callback+0x92>
	{
		wait = (int)((currentByte >> 9) & 0x7F) * getDelayScale();
 80074e2:	88bb      	ldrh	r3, [r7, #4]
 80074e4:	0a5b      	lsrs	r3, r3, #9
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
 80074ec:	f7ff faf4 	bl	8006ad8 <getDelayScale>
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	4613      	mov	r3, r2
 80074f6:	fb04 f303 	mul.w	r3, r4, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	4b2f      	ldr	r3, [pc, #188]	@ (80075bc <LCD_TIM_2_Callback+0x140>)
 80074fe:	601a      	str	r2, [r3, #0]
		if (!wait)
 8007500:	4b2e      	ldr	r3, [pc, #184]	@ (80075bc <LCD_TIM_2_Callback+0x140>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d102      	bne.n	800750e <LCD_TIM_2_Callback+0x92>
			wait = 1;
 8007508:	4b2c      	ldr	r3, [pc, #176]	@ (80075bc <LCD_TIM_2_Callback+0x140>)
 800750a:	2201      	movs	r2, #1
 800750c:	601a      	str	r2, [r3, #0]
	}

	uint8_t shouldReturn = LCD_WriteByteDirect(currentByte, currentTaskIndex);
 800750e:	4b27      	ldr	r3, [pc, #156]	@ (80075ac <LCD_TIM_2_Callback+0x130>)
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	b2da      	uxtb	r2, r3
 8007514:	88bb      	ldrh	r3, [r7, #4]
 8007516:	4611      	mov	r1, r2
 8007518:	4618      	mov	r0, r3
 800751a:	f000 f915 	bl	8007748 <LCD_WriteByteDirect>
 800751e:	4603      	mov	r3, r0
 8007520:	70fb      	strb	r3, [r7, #3]
	if (shouldReturn)
 8007522:	78fb      	ldrb	r3, [r7, #3]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d13a      	bne.n	800759e <LCD_TIM_2_Callback+0x122>
		return;
	if (task == Wait && wait > 0)
 8007528:	79fb      	ldrb	r3, [r7, #7]
 800752a:	2b06      	cmp	r3, #6
 800752c:	d109      	bne.n	8007542 <LCD_TIM_2_Callback+0xc6>
 800752e:	4b23      	ldr	r3, [pc, #140]	@ (80075bc <LCD_TIM_2_Callback+0x140>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2b00      	cmp	r3, #0
 8007534:	dd05      	ble.n	8007542 <LCD_TIM_2_Callback+0xc6>
	{
		--wait;
 8007536:	4b21      	ldr	r3, [pc, #132]	@ (80075bc <LCD_TIM_2_Callback+0x140>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	3b01      	subs	r3, #1
 800753c:	4a1f      	ldr	r2, [pc, #124]	@ (80075bc <LCD_TIM_2_Callback+0x140>)
 800753e:	6013      	str	r3, [r2, #0]
		return; // Stay in Wait state
 8007540:	e02e      	b.n	80075a0 <LCD_TIM_2_Callback+0x124>
	}
	++currentTaskIndex;
 8007542:	4b1a      	ldr	r3, [pc, #104]	@ (80075ac <LCD_TIM_2_Callback+0x130>)
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	b2db      	uxtb	r3, r3
 8007548:	3301      	adds	r3, #1
 800754a:	b2da      	uxtb	r2, r3
 800754c:	4b17      	ldr	r3, [pc, #92]	@ (80075ac <LCD_TIM_2_Callback+0x130>)
 800754e:	701a      	strb	r2, [r3, #0]
	if (currentTaskIndex > Wait)
 8007550:	4b16      	ldr	r3, [pc, #88]	@ (80075ac <LCD_TIM_2_Callback+0x130>)
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	b2db      	uxtb	r3, r3
 8007556:	2b06      	cmp	r3, #6
 8007558:	d922      	bls.n	80075a0 <LCD_TIM_2_Callback+0x124>
	{
		currentTaskIndex = Upper;
 800755a:	4b14      	ldr	r3, [pc, #80]	@ (80075ac <LCD_TIM_2_Callback+0x130>)
 800755c:	2200      	movs	r2, #0
 800755e:	701a      	strb	r2, [r3, #0]
		if (forcedByte != UINT16_MAX)
 8007560:	4b13      	ldr	r3, [pc, #76]	@ (80075b0 <LCD_TIM_2_Callback+0x134>)
 8007562:	881b      	ldrh	r3, [r3, #0]
 8007564:	b29b      	uxth	r3, r3
 8007566:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800756a:	4293      	cmp	r3, r2
 800756c:	d004      	beq.n	8007578 <LCD_TIM_2_Callback+0xfc>
		{
			forcedByte = UINT16_MAX;
 800756e:	4b10      	ldr	r3, [pc, #64]	@ (80075b0 <LCD_TIM_2_Callback+0x134>)
 8007570:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007574:	801a      	strh	r2, [r3, #0]
			return;
 8007576:	e013      	b.n	80075a0 <LCD_TIM_2_Callback+0x124>
		}

		BytesQueued[bytesQueuedStart] = 0;
 8007578:	4b0e      	ldr	r3, [pc, #56]	@ (80075b4 <LCD_TIM_2_Callback+0x138>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	4a0e      	ldr	r2, [pc, #56]	@ (80075b8 <LCD_TIM_2_Callback+0x13c>)
 800757e:	2100      	movs	r1, #0
 8007580:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		bytesQueuedStart = QueueNextIndex(bytesQueuedStart);
 8007584:	4b0b      	ldr	r3, [pc, #44]	@ (80075b4 <LCD_TIM_2_Callback+0x138>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	b29b      	uxth	r3, r3
 800758a:	4618      	mov	r0, r3
 800758c:	f7ff ff61 	bl	8007452 <QueueNextIndex>
 8007590:	4603      	mov	r3, r0
 8007592:	461a      	mov	r2, r3
 8007594:	4b07      	ldr	r3, [pc, #28]	@ (80075b4 <LCD_TIM_2_Callback+0x138>)
 8007596:	601a      	str	r2, [r3, #0]
 8007598:	e002      	b.n	80075a0 <LCD_TIM_2_Callback+0x124>
		return;
 800759a:	bf00      	nop
 800759c:	e000      	b.n	80075a0 <LCD_TIM_2_Callback+0x124>
		return;
 800759e:	bf00      	nop
	}
}
 80075a0:	370c      	adds	r7, #12
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd90      	pop	{r4, r7, pc}
 80075a6:	bf00      	nop
 80075a8:	20000e98 	.word	0x20000e98
 80075ac:	20000e99 	.word	0x20000e99
 80075b0:	20000034 	.word	0x20000034
 80075b4:	20000e90 	.word	0x20000e90
 80075b8:	20000690 	.word	0x20000690
 80075bc:	20000e9c 	.word	0x20000e9c

080075c0 <OveriteCurrentByte>:
uint16_t OveriteCurrentByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 80075c0:	b480      	push	{r7}
 80075c2:	b085      	sub	sp, #20
 80075c4:	af00      	add	r7, sp, #0
 80075c6:	4603      	mov	r3, r0
 80075c8:	71fb      	strb	r3, [r7, #7]
 80075ca:	460b      	mov	r3, r1
 80075cc:	71bb      	strb	r3, [r7, #6]
 80075ce:	4613      	mov	r3, r2
 80075d0:	717b      	strb	r3, [r7, #5]
	uint16_t forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
 80075d2:	79fb      	ldrb	r3, [r7, #7]
 80075d4:	b21a      	sxth	r2, r3
 80075d6:	79bb      	ldrb	r3, [r7, #6]
 80075d8:	b21b      	sxth	r3, r3
 80075da:	021b      	lsls	r3, r3, #8
 80075dc:	b21b      	sxth	r3, r3
 80075de:	4313      	orrs	r3, r2
 80075e0:	b21a      	sxth	r2, r3
 80075e2:	797b      	ldrb	r3, [r7, #5]
 80075e4:	b21b      	sxth	r3, r3
 80075e6:	025b      	lsls	r3, r3, #9
 80075e8:	b21b      	sxth	r3, r3
 80075ea:	4313      	orrs	r3, r2
 80075ec:	b21b      	sxth	r3, r3
 80075ee:	81fb      	strh	r3, [r7, #14]
	BytesQueued[bytesQueuedStart] = forcedByte;
 80075f0:	4b06      	ldr	r3, [pc, #24]	@ (800760c <OveriteCurrentByte+0x4c>)
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4906      	ldr	r1, [pc, #24]	@ (8007610 <OveriteCurrentByte+0x50>)
 80075f6:	89fa      	ldrh	r2, [r7, #14]
 80075f8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	return forcedByte;
 80075fc:	89fb      	ldrh	r3, [r7, #14]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3714      	adds	r7, #20
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	20000e90 	.word	0x20000e90
 8007610:	20000690 	.word	0x20000690

08007614 <forceWriteByte>:
void forceWriteByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 8007614:	b480      	push	{r7}
 8007616:	b083      	sub	sp, #12
 8007618:	af00      	add	r7, sp, #0
 800761a:	4603      	mov	r3, r0
 800761c:	71fb      	strb	r3, [r7, #7]
 800761e:	460b      	mov	r3, r1
 8007620:	71bb      	strb	r3, [r7, #6]
 8007622:	4613      	mov	r3, r2
 8007624:	717b      	strb	r3, [r7, #5]
	currentTaskIndex = Upper;
 8007626:	4b0d      	ldr	r3, [pc, #52]	@ (800765c <forceWriteByte+0x48>)
 8007628:	2200      	movs	r2, #0
 800762a:	701a      	strb	r2, [r3, #0]

	forcedByte = byte | (DataNotCommand << 8) | (delay << 9);
 800762c:	79fb      	ldrb	r3, [r7, #7]
 800762e:	b21a      	sxth	r2, r3
 8007630:	79bb      	ldrb	r3, [r7, #6]
 8007632:	b21b      	sxth	r3, r3
 8007634:	021b      	lsls	r3, r3, #8
 8007636:	b21b      	sxth	r3, r3
 8007638:	4313      	orrs	r3, r2
 800763a:	b21a      	sxth	r2, r3
 800763c:	797b      	ldrb	r3, [r7, #5]
 800763e:	b21b      	sxth	r3, r3
 8007640:	025b      	lsls	r3, r3, #9
 8007642:	b21b      	sxth	r3, r3
 8007644:	4313      	orrs	r3, r2
 8007646:	b21b      	sxth	r3, r3
 8007648:	b29a      	uxth	r2, r3
 800764a:	4b05      	ldr	r3, [pc, #20]	@ (8007660 <forceWriteByte+0x4c>)
 800764c:	801a      	strh	r2, [r3, #0]
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr
 800765a:	bf00      	nop
 800765c:	20000e99 	.word	0x20000e99
 8007660:	20000034 	.word	0x20000034

08007664 <LCD_WriteNibbleDirect>:
void LCD_WriteNibbleDirect(uint8_t nibble, enum CurrentTaskIndex task)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b082      	sub	sp, #8
 8007668:	af00      	add	r7, sp, #0
 800766a:	4603      	mov	r3, r0
 800766c:	460a      	mov	r2, r1
 800766e:	71fb      	strb	r3, [r7, #7]
 8007670:	4613      	mov	r3, r2
 8007672:	71bb      	strb	r3, [r7, #6]
	switch (task)
 8007674:	79bb      	ldrb	r3, [r7, #6]
 8007676:	2b05      	cmp	r3, #5
 8007678:	bf8c      	ite	hi
 800767a:	2201      	movhi	r2, #1
 800767c:	2200      	movls	r2, #0
 800767e:	b2d2      	uxtb	r2, r2
 8007680:	2a00      	cmp	r2, #0
 8007682:	d157      	bne.n	8007734 <LCD_WriteNibbleDirect+0xd0>
 8007684:	2201      	movs	r2, #1
 8007686:	fa02 f303 	lsl.w	r3, r2, r3
 800768a:	f003 0224 	and.w	r2, r3, #36	@ 0x24
 800768e:	2a00      	cmp	r2, #0
 8007690:	bf14      	ite	ne
 8007692:	2201      	movne	r2, #1
 8007694:	2200      	moveq	r2, #0
 8007696:	b2d2      	uxtb	r2, r2
 8007698:	2a00      	cmp	r2, #0
 800769a:	d144      	bne.n	8007726 <LCD_WriteNibbleDirect+0xc2>
 800769c:	f003 0212 	and.w	r2, r3, #18
 80076a0:	2a00      	cmp	r2, #0
 80076a2:	bf14      	ite	ne
 80076a4:	2201      	movne	r2, #1
 80076a6:	2200      	moveq	r2, #0
 80076a8:	b2d2      	uxtb	r2, r2
 80076aa:	2a00      	cmp	r2, #0
 80076ac:	d134      	bne.n	8007718 <LCD_WriteNibbleDirect+0xb4>
 80076ae:	f003 0309 	and.w	r3, r3, #9
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	bf14      	ite	ne
 80076b6:	2301      	movne	r3, #1
 80076b8:	2300      	moveq	r3, #0
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d039      	beq.n	8007734 <LCD_WriteNibbleDirect+0xd0>
	{
	case Upper:
	case Lower:
	{
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (nibble & 0x01));
 80076c0:	79fb      	ldrb	r3, [r7, #7]
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	461a      	mov	r2, r3
 80076ca:	2110      	movs	r1, #16
 80076cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80076d0:	f7fb fa6c 	bl	8002bac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (nibble & 0x02) >> 1);
 80076d4:	79fb      	ldrb	r3, [r7, #7]
 80076d6:	105b      	asrs	r3, r3, #1
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	461a      	mov	r2, r3
 80076e2:	2101      	movs	r1, #1
 80076e4:	4816      	ldr	r0, [pc, #88]	@ (8007740 <LCD_WriteNibbleDirect+0xdc>)
 80076e6:	f7fb fa61 	bl	8002bac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (nibble & 0x04) >> 2);
 80076ea:	79fb      	ldrb	r3, [r7, #7]
 80076ec:	109b      	asrs	r3, r3, #2
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	f003 0301 	and.w	r3, r3, #1
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	461a      	mov	r2, r3
 80076f8:	2102      	movs	r1, #2
 80076fa:	4812      	ldr	r0, [pc, #72]	@ (8007744 <LCD_WriteNibbleDirect+0xe0>)
 80076fc:	f7fb fa56 	bl	8002bac <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (nibble & 0x08) >> 3);
 8007700:	79fb      	ldrb	r3, [r7, #7]
 8007702:	10db      	asrs	r3, r3, #3
 8007704:	b2db      	uxtb	r3, r3
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	b2db      	uxtb	r3, r3
 800770c:	461a      	mov	r2, r3
 800770e:	2101      	movs	r1, #1
 8007710:	480c      	ldr	r0, [pc, #48]	@ (8007744 <LCD_WriteNibbleDirect+0xe0>)
 8007712:	f7fb fa4b 	bl	8002bac <HAL_GPIO_WritePin>
		break;
 8007716:	e00e      	b.n	8007736 <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchSetLower:
	case LatchSetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_SET);
 8007718:	2201      	movs	r2, #1
 800771a:	2102      	movs	r1, #2
 800771c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007720:	f7fb fa44 	bl	8002bac <HAL_GPIO_WritePin>
		break;
 8007724:	e007      	b.n	8007736 <LCD_WriteNibbleDirect+0xd2>
	}
	case LatchResetLower:
	case LatchResetUpper:
	{
		HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, GPIO_PIN_RESET);
 8007726:	2200      	movs	r2, #0
 8007728:	2102      	movs	r1, #2
 800772a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800772e:	f7fb fa3d 	bl	8002bac <HAL_GPIO_WritePin>
		break;
 8007732:	e000      	b.n	8007736 <LCD_WriteNibbleDirect+0xd2>
	}
	default:
	{
		break;
 8007734:	bf00      	nop
	}
	// Set D4-D7 according to the nibble value
	// Toggle EN pin to latch the nibble
	// HAL_Delay(1); // Small delay to ensure the LCD latches the data
	// HAL_Delay(1); // Small delay to ensure the LCD processes the nibble
}
 8007736:	bf00      	nop
 8007738:	3708      	adds	r7, #8
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}
 800773e:	bf00      	nop
 8007740:	48000400 	.word	0x48000400
 8007744:	48000800 	.word	0x48000800

08007748 <LCD_WriteByteDirect>:

const uint8_t SHIFT_RIGHT = 0x10 | ((int8_t)(1) << 2);
const uint8_t SHIFT_LEFT = 0x10 | ((int8_t)(0) << 2);
uint8_t LCD_WriteByteDirect(uint16_t byte, enum CurrentTaskIndex task)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b084      	sub	sp, #16
 800774c:	af00      	add	r7, sp, #0
 800774e:	4603      	mov	r3, r0
 8007750:	460a      	mov	r2, r1
 8007752:	80fb      	strh	r3, [r7, #6]
 8007754:	4613      	mov	r3, r2
 8007756:	717b      	strb	r3, [r7, #5]
	uint8_t processedByte = (uint8_t)(byte & 0xFF);
 8007758:	88fb      	ldrh	r3, [r7, #6]
 800775a:	73fb      	strb	r3, [r7, #15]

	uint8_t dataNotCommand = !!(byte & 0x100); // 9th bit controlls if command or data
 800775c:	88fb      	ldrh	r3, [r7, #6]
 800775e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007762:	2b00      	cmp	r3, #0
 8007764:	bf14      	ite	ne
 8007766:	2301      	movne	r3, #1
 8007768:	2300      	moveq	r3, #0
 800776a:	b2db      	uxtb	r3, r3
 800776c:	73bb      	strb	r3, [r7, #14]
	switch (task)
 800776e:	797b      	ldrb	r3, [r7, #5]
 8007770:	2b05      	cmp	r3, #5
 8007772:	f000 808a 	beq.w	800788a <LCD_WriteByteDirect+0x142>
 8007776:	2b05      	cmp	r3, #5
 8007778:	f300 80b3 	bgt.w	80078e2 <LCD_WriteByteDirect+0x19a>
 800777c:	2b00      	cmp	r3, #0
 800777e:	d002      	beq.n	8007786 <LCD_WriteByteDirect+0x3e>
 8007780:	2b03      	cmp	r3, #3
 8007782:	d078      	beq.n	8007876 <LCD_WriteByteDirect+0x12e>
 8007784:	e0ad      	b.n	80078e2 <LCD_WriteByteDirect+0x19a>
	{
	case Upper:
	{
		if (!dataNotCommand && (processedByte == SHIFT_RIGHT || processedByte == SHIFT_LEFT))
 8007786:	7bbb      	ldrb	r3, [r7, #14]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d13e      	bne.n	800780a <LCD_WriteByteDirect+0xc2>
 800778c:	2214      	movs	r2, #20
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	4293      	cmp	r3, r2
 8007792:	d003      	beq.n	800779c <LCD_WriteByteDirect+0x54>
 8007794:	2210      	movs	r2, #16
 8007796:	7bfb      	ldrb	r3, [r7, #15]
 8007798:	4293      	cmp	r3, r2
 800779a:	d136      	bne.n	800780a <LCD_WriteByteDirect+0xc2>
		{

			if (cacheLCD.position > 250)
 800779c:	4b56      	ldr	r3, [pc, #344]	@ (80078f8 <LCD_WriteByteDirect+0x1b0>)
 800779e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80077a2:	2bfa      	cmp	r3, #250	@ 0xfa
 80077a4:	d916      	bls.n	80077d4 <LCD_WriteByteDirect+0x8c>
			{
				// overwrites the current code so that the lcd shift command doesn't run.
				uint8_t code = CursorPositionToCode(!cacheLCD.line, 15);
 80077a6:	4b54      	ldr	r3, [pc, #336]	@ (80078f8 <LCD_WriteByteDirect+0x1b0>)
 80077a8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	bf0c      	ite	eq
 80077b0:	2301      	moveq	r3, #1
 80077b2:	2300      	movne	r3, #0
 80077b4:	b2db      	uxtb	r3, r3
 80077b6:	210f      	movs	r1, #15
 80077b8:	4618      	mov	r0, r3
 80077ba:	f000 fa53 	bl	8007c64 <CursorPositionToCode>
 80077be:	4603      	mov	r3, r0
 80077c0:	733b      	strb	r3, [r7, #12]
				processedByte = OveriteCurrentByte(code, 0, 1);
 80077c2:	7b3b      	ldrb	r3, [r7, #12]
 80077c4:	2201      	movs	r2, #1
 80077c6:	2100      	movs	r1, #0
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7ff fef9 	bl	80075c0 <OveriteCurrentByte>
 80077ce:	4603      	mov	r3, r0
 80077d0:	73fb      	strb	r3, [r7, #15]
 80077d2:	e01a      	b.n	800780a <LCD_WriteByteDirect+0xc2>
			}
			else if (cacheLCD.position > 15)
 80077d4:	4b48      	ldr	r3, [pc, #288]	@ (80078f8 <LCD_WriteByteDirect+0x1b0>)
 80077d6:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80077da:	2b0f      	cmp	r3, #15
 80077dc:	d915      	bls.n	800780a <LCD_WriteByteDirect+0xc2>
			{
				// overwrites the current code so that the lcd shift command doesn't run.
				uint8_t code = CursorPositionToCode(!cacheLCD.line, 0);
 80077de:	4b46      	ldr	r3, [pc, #280]	@ (80078f8 <LCD_WriteByteDirect+0x1b0>)
 80077e0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	bf0c      	ite	eq
 80077e8:	2301      	moveq	r3, #1
 80077ea:	2300      	movne	r3, #0
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	2100      	movs	r1, #0
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fa37 	bl	8007c64 <CursorPositionToCode>
 80077f6:	4603      	mov	r3, r0
 80077f8:	737b      	strb	r3, [r7, #13]
				processedByte = OveriteCurrentByte(code, 0, 1);
 80077fa:	7b7b      	ldrb	r3, [r7, #13]
 80077fc:	2201      	movs	r2, #1
 80077fe:	2100      	movs	r1, #0
 8007800:	4618      	mov	r0, r3
 8007802:	f7ff fedd 	bl	80075c0 <OveriteCurrentByte>
 8007806:	4603      	mov	r3, r0
 8007808:	73fb      	strb	r3, [r7, #15]
			}
		}
		if (dataNotCommand && cacheLCD.position >= 16)
 800780a:	7bbb      	ldrb	r3, [r7, #14]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d01d      	beq.n	800784c <LCD_WriteByteDirect+0x104>
 8007810:	4b39      	ldr	r3, [pc, #228]	@ (80078f8 <LCD_WriteByteDirect+0x1b0>)
 8007812:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8007816:	2b0f      	cmp	r3, #15
 8007818:	d918      	bls.n	800784c <LCD_WriteByteDirect+0x104>
		{
			// the byte is force written here as I want it to shift then rerun the char write.
			testPoint = 1;
 800781a:	4b38      	ldr	r3, [pc, #224]	@ (80078fc <LCD_WriteByteDirect+0x1b4>)
 800781c:	2201      	movs	r2, #1
 800781e:	701a      	strb	r2, [r3, #0]
			uint8_t code = CursorPositionToCode(cacheLCD.line ? 0 : 1, 0);
 8007820:	4b35      	ldr	r3, [pc, #212]	@ (80078f8 <LCD_WriteByteDirect+0x1b0>)
 8007822:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007826:	2b00      	cmp	r3, #0
 8007828:	bf0c      	ite	eq
 800782a:	2301      	moveq	r3, #1
 800782c:	2300      	movne	r3, #0
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2100      	movs	r1, #0
 8007832:	4618      	mov	r0, r3
 8007834:	f000 fa16 	bl	8007c64 <CursorPositionToCode>
 8007838:	4603      	mov	r3, r0
 800783a:	72fb      	strb	r3, [r7, #11]
			forceWriteByte(code, 0, 1);
 800783c:	7afb      	ldrb	r3, [r7, #11]
 800783e:	2201      	movs	r2, #1
 8007840:	2100      	movs	r1, #0
 8007842:	4618      	mov	r0, r3
 8007844:	f7ff fee6 	bl	8007614 <forceWriteByte>

			return 1;
 8007848:	2301      	movs	r3, #1
 800784a:	e051      	b.n	80078f0 <LCD_WriteByteDirect+0x1a8>
		}
		HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin,
 800784c:	7bbb      	ldrb	r3, [r7, #14]
 800784e:	2b00      	cmp	r3, #0
 8007850:	bf14      	ite	ne
 8007852:	2301      	movne	r3, #1
 8007854:	2300      	moveq	r3, #0
 8007856:	b2db      	uxtb	r3, r3
 8007858:	461a      	mov	r2, r3
 800785a:	2101      	movs	r1, #1
 800785c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007860:	f7fb f9a4 	bl	8002bac <HAL_GPIO_WritePin>
						  dataNotCommand ? GPIO_PIN_SET : GPIO_PIN_RESET);

		LCD_WriteNibbleDirect(processedByte >> 4, task);
 8007864:	7bfb      	ldrb	r3, [r7, #15]
 8007866:	091b      	lsrs	r3, r3, #4
 8007868:	b2db      	uxtb	r3, r3
 800786a:	797a      	ldrb	r2, [r7, #5]
 800786c:	4611      	mov	r1, r2
 800786e:	4618      	mov	r0, r3
 8007870:	f7ff fef8 	bl	8007664 <LCD_WriteNibbleDirect>
		break;
 8007874:	e03b      	b.n	80078ee <LCD_WriteByteDirect+0x1a6>
	}
	case Lower:
	{

		LCD_WriteNibbleDirect(processedByte & 0x0F, task);
 8007876:	7bfb      	ldrb	r3, [r7, #15]
 8007878:	f003 030f 	and.w	r3, r3, #15
 800787c:	b2db      	uxtb	r3, r3
 800787e:	797a      	ldrb	r2, [r7, #5]
 8007880:	4611      	mov	r1, r2
 8007882:	4618      	mov	r0, r3
 8007884:	f7ff feee 	bl	8007664 <LCD_WriteNibbleDirect>
		break;
 8007888:	e031      	b.n	80078ee <LCD_WriteByteDirect+0x1a6>
	}
	case LatchResetLower:
	{
		if (dataNotCommand)
 800788a:	7bbb      	ldrb	r3, [r7, #14]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d003      	beq.n	8007898 <LCD_WriteByteDirect+0x150>
			CacheChar(processedByte);
 8007890:	7bfb      	ldrb	r3, [r7, #15]
 8007892:	4618      	mov	r0, r3
 8007894:	f000 f962 	bl	8007b5c <CacheChar>

		if (!dataNotCommand)
 8007898:	7bbb      	ldrb	r3, [r7, #14]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d121      	bne.n	80078e2 <LCD_WriteByteDirect+0x19a>
		{
			if (processedByte == 0x1)
 800789e:	7bfb      	ldrb	r3, [r7, #15]
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d102      	bne.n	80078aa <LCD_WriteByteDirect+0x162>
			{
				Clear_Cache();
 80078a4:	f000 f980 	bl	8007ba8 <Clear_Cache>
 80078a8:	e01b      	b.n	80078e2 <LCD_WriteByteDirect+0x19a>
			}
			else if (processedByte == SHIFT_RIGHT || processedByte == SHIFT_LEFT)
 80078aa:	2214      	movs	r2, #20
 80078ac:	7bfb      	ldrb	r3, [r7, #15]
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d003      	beq.n	80078ba <LCD_WriteByteDirect+0x172>
 80078b2:	2210      	movs	r2, #16
 80078b4:	7bfb      	ldrb	r3, [r7, #15]
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d10f      	bne.n	80078da <LCD_WriteByteDirect+0x192>
			{
				cacheLCD.position += processedByte == SHIFT_RIGHT ? 1 : -1;
 80078ba:	4b0f      	ldr	r3, [pc, #60]	@ (80078f8 <LCD_WriteByteDirect+0x1b0>)
 80078bc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80078c0:	2114      	movs	r1, #20
 80078c2:	7bfa      	ldrb	r2, [r7, #15]
 80078c4:	428a      	cmp	r2, r1
 80078c6:	d101      	bne.n	80078cc <LCD_WriteByteDirect+0x184>
 80078c8:	2201      	movs	r2, #1
 80078ca:	e000      	b.n	80078ce <LCD_WriteByteDirect+0x186>
 80078cc:	22ff      	movs	r2, #255	@ 0xff
 80078ce:	4413      	add	r3, r2
 80078d0:	b2da      	uxtb	r2, r3
 80078d2:	4b09      	ldr	r3, [pc, #36]	@ (80078f8 <LCD_WriteByteDirect+0x1b0>)
 80078d4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 80078d8:	e003      	b.n	80078e2 <LCD_WriteByteDirect+0x19a>
			}
			else
			{
				CacheCursor(processedByte);
 80078da:	7bfb      	ldrb	r3, [r7, #15]
 80078dc:	4618      	mov	r0, r3
 80078de:	f000 f983 	bl	8007be8 <CacheCursor>
			}
		}
	}
	default:
	{
		LCD_WriteNibbleDirect(0, task);
 80078e2:	797b      	ldrb	r3, [r7, #5]
 80078e4:	4619      	mov	r1, r3
 80078e6:	2000      	movs	r0, #0
 80078e8:	f7ff febc 	bl	8007664 <LCD_WriteNibbleDirect>
		break;
 80078ec:	bf00      	nop
	}
	}
	return 0;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}
 80078f8:	2000066c 	.word	0x2000066c
 80078fc:	2000068f 	.word	0x2000068f

08007900 <queue_length>:
static inline int queue_length(void)
{
 8007900:	b480      	push	{r7}
 8007902:	af00      	add	r7, sp, #0
	if (bytesQueuedEnd >= bytesQueuedStart)
 8007904:	4b0b      	ldr	r3, [pc, #44]	@ (8007934 <queue_length+0x34>)
 8007906:	681a      	ldr	r2, [r3, #0]
 8007908:	4b0b      	ldr	r3, [pc, #44]	@ (8007938 <queue_length+0x38>)
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	429a      	cmp	r2, r3
 800790e:	db05      	blt.n	800791c <queue_length+0x1c>
		return bytesQueuedEnd - bytesQueuedStart;
 8007910:	4b08      	ldr	r3, [pc, #32]	@ (8007934 <queue_length+0x34>)
 8007912:	681a      	ldr	r2, [r3, #0]
 8007914:	4b08      	ldr	r3, [pc, #32]	@ (8007938 <queue_length+0x38>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	e006      	b.n	800792a <queue_length+0x2a>
	else
		return BytesQueuedSize - bytesQueuedStart + bytesQueuedEnd;
 800791c:	4b06      	ldr	r3, [pc, #24]	@ (8007938 <queue_length+0x38>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f5c3 6280 	rsb	r2, r3, #1024	@ 0x400
 8007924:	4b03      	ldr	r3, [pc, #12]	@ (8007934 <queue_length+0x34>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4413      	add	r3, r2
}
 800792a:	4618      	mov	r0, r3
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr
 8007934:	20000e94 	.word	0x20000e94
 8007938:	20000e90 	.word	0x20000e90

0800793c <queue_left>:
static inline int queue_left(void)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	af00      	add	r7, sp, #0
	return BytesQueuedSize - queue_length();
 8007940:	f7ff ffde 	bl	8007900 <queue_length>
 8007944:	4603      	mov	r3, r0
 8007946:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
}
 800794a:	4618      	mov	r0, r3
 800794c:	bd80      	pop	{r7, pc}
	...

08007950 <queue_empty>:
static inline int queue_empty(void)
{
 8007950:	b480      	push	{r7}
 8007952:	af00      	add	r7, sp, #0
	return bytesQueuedStart == bytesQueuedEnd;
 8007954:	4b06      	ldr	r3, [pc, #24]	@ (8007970 <queue_empty+0x20>)
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	4b06      	ldr	r3, [pc, #24]	@ (8007974 <queue_empty+0x24>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	429a      	cmp	r2, r3
 800795e:	bf0c      	ite	eq
 8007960:	2301      	moveq	r3, #1
 8007962:	2300      	movne	r3, #0
 8007964:	b2db      	uxtb	r3, r3
}
 8007966:	4618      	mov	r0, r3
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	4770      	bx	lr
 8007970:	20000e90 	.word	0x20000e90
 8007974:	20000e94 	.word	0x20000e94

08007978 <queue_full>:

static inline int queue_full(void)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	af00      	add	r7, sp, #0
	return QueueNextIndex(bytesQueuedEnd) == bytesQueuedStart;
 800797c:	4b08      	ldr	r3, [pc, #32]	@ (80079a0 <queue_full+0x28>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	b29b      	uxth	r3, r3
 8007982:	4618      	mov	r0, r3
 8007984:	f7ff fd65 	bl	8007452 <QueueNextIndex>
 8007988:	4603      	mov	r3, r0
 800798a:	461a      	mov	r2, r3
 800798c:	4b05      	ldr	r3, [pc, #20]	@ (80079a4 <queue_full+0x2c>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	429a      	cmp	r2, r3
 8007992:	bf0c      	ite	eq
 8007994:	2301      	moveq	r3, #1
 8007996:	2300      	movne	r3, #0
 8007998:	b2db      	uxtb	r3, r3
}
 800799a:	4618      	mov	r0, r3
 800799c:	bd80      	pop	{r7, pc}
 800799e:	bf00      	nop
 80079a0:	20000e94 	.word	0x20000e94
 80079a4:	20000e90 	.word	0x20000e90

080079a8 <queue_full_or_emptying>:
static inline int queue_full_or_emptying(void)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	af00      	add	r7, sp, #0
	return queue_full() || QueueHalfEmpting;
 80079ac:	f7ff ffe4 	bl	8007978 <queue_full>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d103      	bne.n	80079be <queue_full_or_emptying+0x16>
 80079b6:	4b04      	ldr	r3, [pc, #16]	@ (80079c8 <queue_full_or_emptying+0x20>)
 80079b8:	781b      	ldrb	r3, [r3, #0]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d001      	beq.n	80079c2 <queue_full_or_emptying+0x1a>
 80079be:	2301      	movs	r3, #1
 80079c0:	e000      	b.n	80079c4 <queue_full_or_emptying+0x1c>
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	bd80      	pop	{r7, pc}
 80079c8:	20000e98 	.word	0x20000e98

080079cc <queueByte>:

uint8_t queueByte(uint8_t byte, uint8_t DataNotCommand, uint8_t delay)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	4603      	mov	r3, r0
 80079d4:	71fb      	strb	r3, [r7, #7]
 80079d6:	460b      	mov	r3, r1
 80079d8:	71bb      	strb	r3, [r7, #6]
 80079da:	4613      	mov	r3, r2
 80079dc:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("cpsid i" : : : "memory");
 80079de:	b672      	cpsid	i
}
 80079e0:	bf00      	nop
	// printf("byteQueteLength: %d", queue_length());
	__disable_irq();
	if (queue_full_or_emptying())
 80079e2:	f7ff ffe1 	bl	80079a8 <queue_full_or_emptying>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d003      	beq.n	80079f4 <queueByte+0x28>
  __ASM volatile ("cpsie i" : : : "memory");
 80079ec:	b662      	cpsie	i
}
 80079ee:	bf00      	nop
	{
		__enable_irq();
		return 0;
 80079f0:	2300      	movs	r3, #0
 80079f2:	e025      	b.n	8007a40 <queueByte+0x74>
	}
	if (!delay)
 80079f4:	797b      	ldrb	r3, [r7, #5]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d101      	bne.n	80079fe <queueByte+0x32>
		delay = 1;
 80079fa:	2301      	movs	r3, #1
 80079fc:	717b      	strb	r3, [r7, #5]
	BytesQueued[bytesQueuedEnd] = byte | (DataNotCommand << 8) | (delay << 9);
 80079fe:	79fb      	ldrb	r3, [r7, #7]
 8007a00:	b21a      	sxth	r2, r3
 8007a02:	79bb      	ldrb	r3, [r7, #6]
 8007a04:	b21b      	sxth	r3, r3
 8007a06:	021b      	lsls	r3, r3, #8
 8007a08:	b21b      	sxth	r3, r3
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	b21a      	sxth	r2, r3
 8007a0e:	797b      	ldrb	r3, [r7, #5]
 8007a10:	b21b      	sxth	r3, r3
 8007a12:	025b      	lsls	r3, r3, #9
 8007a14:	b21b      	sxth	r3, r3
 8007a16:	4313      	orrs	r3, r2
 8007a18:	b21a      	sxth	r2, r3
 8007a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8007a48 <queueByte+0x7c>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	b291      	uxth	r1, r2
 8007a20:	4a0a      	ldr	r2, [pc, #40]	@ (8007a4c <queueByte+0x80>)
 8007a22:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	bytesQueuedEnd = QueueNextIndex(bytesQueuedEnd);
 8007a26:	4b08      	ldr	r3, [pc, #32]	@ (8007a48 <queueByte+0x7c>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	f7ff fd10 	bl	8007452 <QueueNextIndex>
 8007a32:	4603      	mov	r3, r0
 8007a34:	461a      	mov	r2, r3
 8007a36:	4b04      	ldr	r3, [pc, #16]	@ (8007a48 <queueByte+0x7c>)
 8007a38:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007a3a:	b662      	cpsie	i
}
 8007a3c:	bf00      	nop
	__enable_irq();
	return 1;
 8007a3e:	2301      	movs	r3, #1
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3708      	adds	r7, #8
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	20000e94 	.word	0x20000e94
 8007a4c:	20000690 	.word	0x20000690

08007a50 <LCD_WriteData>:
uint8_t LCD_WriteData(uint8_t data)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b082      	sub	sp, #8
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	4603      	mov	r3, r0
 8007a58:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8007a5a:	b672      	cpsid	i
}
 8007a5c:	bf00      	nop
	__disable_irq();
	return queueByte(data, 1, 0);
 8007a5e:	79fb      	ldrb	r3, [r7, #7]
 8007a60:	2200      	movs	r2, #0
 8007a62:	2101      	movs	r1, #1
 8007a64:	4618      	mov	r0, r3
 8007a66:	f7ff ffb1 	bl	80079cc <queueByte>
 8007a6a:	4603      	mov	r3, r0
	__enable_irq();
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3708      	adds	r7, #8
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <LCD_WriteCommand>:
uint8_t LCD_WriteCommand(uint8_t data, uint8_t delay)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b082      	sub	sp, #8
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	460a      	mov	r2, r1
 8007a7e:	71fb      	strb	r3, [r7, #7]
 8007a80:	4613      	mov	r3, r2
 8007a82:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8007a84:	b672      	cpsid	i
}
 8007a86:	bf00      	nop
	__disable_irq();
	return queueByte(data, 0, delay);
 8007a88:	79ba      	ldrb	r2, [r7, #6]
 8007a8a:	79fb      	ldrb	r3, [r7, #7]
 8007a8c:	2100      	movs	r1, #0
 8007a8e:	4618      	mov	r0, r3
 8007a90:	f7ff ff9c 	bl	80079cc <queueByte>
 8007a94:	4603      	mov	r3, r0
	__enable_irq();
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3708      	adds	r7, #8
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <Write_String_LCD>:

uint8_t Write_String_LCD(char *str)
{
 8007a9e:	b590      	push	{r4, r7, lr}
 8007aa0:	b085      	sub	sp, #20
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8007aa6:	b672      	cpsid	i
}
 8007aa8:	bf00      	nop
	__disable_irq();
	if (queue_full_or_emptying() || LenStr(str) >= queue_left())
 8007aaa:	f7ff ff7d 	bl	80079a8 <queue_full_or_emptying>
 8007aae:	4603      	mov	r3, r0
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d108      	bne.n	8007ac6 <Write_String_LCD+0x28>
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f7ff fcb5 	bl	8007424 <LenStr>
 8007aba:	4604      	mov	r4, r0
 8007abc:	f7ff ff3e 	bl	800793c <queue_left>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	429c      	cmp	r4, r3
 8007ac4:	db13      	blt.n	8007aee <Write_String_LCD+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8007ac6:	b662      	cpsie	i
}
 8007ac8:	bf00      	nop
	{
		__enable_irq();
		return 0;
 8007aca:	2300      	movs	r3, #0
 8007acc:	e016      	b.n	8007afc <Write_String_LCD+0x5e>
	}
	while (*str)
	{
		uint8_t queueAvailable = LCD_WriteData(*str++);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	1c5a      	adds	r2, r3, #1
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	f7ff ffba 	bl	8007a50 <LCD_WriteData>
 8007adc:	4603      	mov	r3, r0
 8007ade:	73fb      	strb	r3, [r7, #15]
		if (!queueAvailable)
 8007ae0:	7bfb      	ldrb	r3, [r7, #15]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d103      	bne.n	8007aee <Write_String_LCD+0x50>
  __ASM volatile ("cpsie i" : : : "memory");
 8007ae6:	b662      	cpsie	i
}
 8007ae8:	bf00      	nop
		{
			__enable_irq();
			return queueAvailable;
 8007aea:	7bfb      	ldrb	r3, [r7, #15]
 8007aec:	e006      	b.n	8007afc <Write_String_LCD+0x5e>
	while (*str)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	781b      	ldrb	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d1eb      	bne.n	8007ace <Write_String_LCD+0x30>
  __ASM volatile ("cpsie i" : : : "memory");
 8007af6:	b662      	cpsie	i
}
 8007af8:	bf00      	nop
		}
	}
	__enable_irq();
	return 1;
 8007afa:	2301      	movs	r3, #1
}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3714      	adds	r7, #20
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd90      	pop	{r4, r7, pc}

08007b04 <lcd_init>:
void lcd_init(void)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007b08:	b672      	cpsid	i
}
 8007b0a:	bf00      	nop
	__disable_irq();
	// 4 bit initialisation
	// HAL_Delay(50); // wait for >40ms
	LCD_WriteCommand(ReturnHome | 1, 5);
 8007b0c:	2105      	movs	r1, #5
 8007b0e:	2003      	movs	r0, #3
 8007b10:	f7ff ffb0 	bl	8007a74 <LCD_WriteCommand>
	// HAL_Delay(5); // wait for >4.1ms
	LCD_WriteCommand(ReturnHome | 1, 1);
 8007b14:	2101      	movs	r1, #1
 8007b16:	2003      	movs	r0, #3
 8007b18:	f7ff ffac 	bl	8007a74 <LCD_WriteCommand>
	// HAL_Delay(1); // wait for >100us
	LCD_WriteCommand(ReturnHome | 1, 10);
 8007b1c:	210a      	movs	r1, #10
 8007b1e:	2003      	movs	r0, #3
 8007b20:	f7ff ffa8 	bl	8007a74 <LCD_WriteCommand>
	// HAL_Delay(10);
	LCD_WriteCommand(ReturnHome, 10);												   // 4bit mode
 8007b24:	210a      	movs	r1, #10
 8007b26:	2002      	movs	r0, #2
 8007b28:	f7ff ffa4 	bl	8007a74 <LCD_WriteCommand>
																					   // HAL_Delay(10);
																					   //  dislay initialisation
	LCD_WriteCommand(FunctionSet4Bit | FunctionSet2Lines | FunctionSetChar5x7Dots, 1); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	2020      	movs	r0, #32
 8007b30:	f7ff ffa0 	bl	8007a74 <LCD_WriteCommand>
																					   // HAL_Delay(1);
	LCD_WriteCommand(DisplayOnOffControlDisplayOff, 1);								   // Display on/off control --> D=0,C=0, B=0 ---> display off
 8007b34:	2101      	movs	r1, #1
 8007b36:	2008      	movs	r0, #8
 8007b38:	f7ff ff9c 	bl	8007a74 <LCD_WriteCommand>

	// clear display
	LCD_WriteCommand(ClearDisplay, 1);
 8007b3c:	2101      	movs	r1, #1
 8007b3e:	2001      	movs	r0, #1
 8007b40:	f7ff ff98 	bl	8007a74 <LCD_WriteCommand>
	// HAL_Delay(1);
	// Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)																				   // HAL_Delay(1);
	LCD_WriteCommand(EntryModeSetCursorMoveDirectIncrement, 1);
 8007b44:	2101      	movs	r1, #1
 8007b46:	2006      	movs	r0, #6
 8007b48:	f7ff ff94 	bl	8007a74 <LCD_WriteCommand>
	// HAL_Delay(1);
	// Display on/off control --> D = 1, C and B =0. (Cursor and blink, last two bits)
	LCD_WriteCommand(DisplayOnOffControlDisplayOn | DisplayOnOffControlCursorOn | DisplayOnOffControlCursorBlinkOn, 1);
 8007b4c:	2101      	movs	r1, #1
 8007b4e:	200f      	movs	r0, #15
 8007b50:	f7ff ff90 	bl	8007a74 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 8007b54:	b662      	cpsie	i
}
 8007b56:	bf00      	nop
	__enable_irq();
}
 8007b58:	bf00      	nop
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <CacheChar>:
	LCD_WriteCommand(CursorOrDisplayShiftCursorMove | CursorOrDisplayShiftCursorShiftLeft | (value << 2), 1);
	__enable_irq();
}

void CacheChar(uint8_t code)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	4603      	mov	r3, r0
 8007b64:	71fb      	strb	r3, [r7, #7]
	uint8_t index = 16 * cacheLCD.line + cacheLCD.position;
 8007b66:	4b0f      	ldr	r3, [pc, #60]	@ (8007ba4 <CacheChar+0x48>)
 8007b68:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007b6c:	011b      	lsls	r3, r3, #4
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	4b0c      	ldr	r3, [pc, #48]	@ (8007ba4 <CacheChar+0x48>)
 8007b72:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8007b76:	4413      	add	r3, r2
 8007b78:	73fb      	strb	r3, [r7, #15]
	if (index < 32)
 8007b7a:	7bfb      	ldrb	r3, [r7, #15]
 8007b7c:	2b1f      	cmp	r3, #31
 8007b7e:	d803      	bhi.n	8007b88 <CacheChar+0x2c>
		cacheLCD.string[index] = code; // cache the string for later use in Set_LCD
 8007b80:	7bfb      	ldrb	r3, [r7, #15]
 8007b82:	4908      	ldr	r1, [pc, #32]	@ (8007ba4 <CacheChar+0x48>)
 8007b84:	79fa      	ldrb	r2, [r7, #7]
 8007b86:	54ca      	strb	r2, [r1, r3]
	cacheLCD.position++;
 8007b88:	4b06      	ldr	r3, [pc, #24]	@ (8007ba4 <CacheChar+0x48>)
 8007b8a:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8007b8e:	3301      	adds	r3, #1
 8007b90:	b2da      	uxtb	r2, r3
 8007b92:	4b04      	ldr	r3, [pc, #16]	@ (8007ba4 <CacheChar+0x48>)
 8007b94:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8007b98:	bf00      	nop
 8007b9a:	3714      	adds	r7, #20
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba2:	4770      	bx	lr
 8007ba4:	2000066c 	.word	0x2000066c

08007ba8 <Clear_Cache>:

void Clear_Cache()
{
 8007ba8:	b480      	push	{r7}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 32; i++)
 8007bae:	2300      	movs	r3, #0
 8007bb0:	71fb      	strb	r3, [r7, #7]
 8007bb2:	e006      	b.n	8007bc2 <Clear_Cache+0x1a>
	{
		cacheLCD.string[i] = 0;
 8007bb4:	79fb      	ldrb	r3, [r7, #7]
 8007bb6:	4a0b      	ldr	r2, [pc, #44]	@ (8007be4 <Clear_Cache+0x3c>)
 8007bb8:	2100      	movs	r1, #0
 8007bba:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 32; i++)
 8007bbc:	79fb      	ldrb	r3, [r7, #7]
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	71fb      	strb	r3, [r7, #7]
 8007bc2:	79fb      	ldrb	r3, [r7, #7]
 8007bc4:	2b1f      	cmp	r3, #31
 8007bc6:	d9f5      	bls.n	8007bb4 <Clear_Cache+0xc>
	}
	cacheLCD.line = 0;
 8007bc8:	4b06      	ldr	r3, [pc, #24]	@ (8007be4 <Clear_Cache+0x3c>)
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	cacheLCD.position = 0;
 8007bd0:	4b04      	ldr	r3, [pc, #16]	@ (8007be4 <Clear_Cache+0x3c>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr
 8007be4:	2000066c 	.word	0x2000066c

08007be8 <CacheCursor>:
void CacheCursor(uint8_t code)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	4603      	mov	r3, r0
 8007bf0:	71fb      	strb	r3, [r7, #7]
	if (!((code >= 0x80 && code <= 0x8F) || (code >= 0xC0 && code <= 0xCF)))
 8007bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	da02      	bge.n	8007c00 <CacheCursor+0x18>
 8007bfa:	79fb      	ldrb	r3, [r7, #7]
 8007bfc:	2b8f      	cmp	r3, #143	@ 0x8f
 8007bfe:	d905      	bls.n	8007c0c <CacheCursor+0x24>
 8007c00:	79fb      	ldrb	r3, [r7, #7]
 8007c02:	2bbf      	cmp	r3, #191	@ 0xbf
 8007c04:	d91a      	bls.n	8007c3c <CacheCursor+0x54>
 8007c06:	79fb      	ldrb	r3, [r7, #7]
 8007c08:	2bcf      	cmp	r3, #207	@ 0xcf
 8007c0a:	d817      	bhi.n	8007c3c <CacheCursor+0x54>
		return;
	uint8_t line = ((code >> 4) & 0xF) == 0xC ? 1 : 0;
 8007c0c:	79fb      	ldrb	r3, [r7, #7]
 8007c0e:	091b      	lsrs	r3, r3, #4
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	f003 030f 	and.w	r3, r3, #15
 8007c16:	2b0c      	cmp	r3, #12
 8007c18:	bf0c      	ite	eq
 8007c1a:	2301      	moveq	r3, #1
 8007c1c:	2300      	movne	r3, #0
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	73fb      	strb	r3, [r7, #15]
	uint8_t position = (code & 0xF);
 8007c22:	79fb      	ldrb	r3, [r7, #7]
 8007c24:	f003 030f 	and.w	r3, r3, #15
 8007c28:	73bb      	strb	r3, [r7, #14]
	cacheLCD.line = line;
 8007c2a:	4a07      	ldr	r2, [pc, #28]	@ (8007c48 <CacheCursor+0x60>)
 8007c2c:	7bfb      	ldrb	r3, [r7, #15]
 8007c2e:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
	cacheLCD.position = position;
 8007c32:	4a05      	ldr	r2, [pc, #20]	@ (8007c48 <CacheCursor+0x60>)
 8007c34:	7bbb      	ldrb	r3, [r7, #14]
 8007c36:	f882 3022 	strb.w	r3, [r2, #34]	@ 0x22
 8007c3a:	e000      	b.n	8007c3e <CacheCursor+0x56>
		return;
 8007c3c:	bf00      	nop
}
 8007c3e:	3714      	adds	r7, #20
 8007c40:	46bd      	mov	sp, r7
 8007c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c46:	4770      	bx	lr
 8007c48:	2000066c 	.word	0x2000066c

08007c4c <Clear_Display>:
void Clear_Display()
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8007c50:	b672      	cpsid	i
}
 8007c52:	bf00      	nop
	__disable_irq();
	LCD_WriteCommand(ClearDisplay, 2);
 8007c54:	2102      	movs	r1, #2
 8007c56:	2001      	movs	r0, #1
 8007c58:	f7ff ff0c 	bl	8007a74 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 8007c5c:	b662      	cpsie	i
}
 8007c5e:	bf00      	nop
	__enable_irq();
}
 8007c60:	bf00      	nop
 8007c62:	bd80      	pop	{r7, pc}

08007c64 <CursorPositionToCode>:
	Set_CursorPosition(line, position);
	Write_String_LCD(string);
	__enable_irq();
}
uint8_t CursorPositionToCode(uint8_t line, uint8_t position)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	460a      	mov	r2, r1
 8007c6e:	71fb      	strb	r3, [r7, #7]
 8007c70:	4613      	mov	r3, r2
 8007c72:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8007c74:	b672      	cpsid	i
}
 8007c76:	bf00      	nop
	__disable_irq();
	uint8_t location = line ? SetDDRamAddressLine1 : SetDDRamAddressLine0;
 8007c78:	79fb      	ldrb	r3, [r7, #7]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d001      	beq.n	8007c82 <CursorPositionToCode+0x1e>
 8007c7e:	23c0      	movs	r3, #192	@ 0xc0
 8007c80:	e000      	b.n	8007c84 <CursorPositionToCode+0x20>
 8007c82:	2380      	movs	r3, #128	@ 0x80
 8007c84:	73fb      	strb	r3, [r7, #15]
	location |= position;
 8007c86:	7bfa      	ldrb	r2, [r7, #15]
 8007c88:	79bb      	ldrb	r3, [r7, #6]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8007c8e:	b662      	cpsie	i
}
 8007c90:	bf00      	nop
	__enable_irq();
	return location;
 8007c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3714      	adds	r7, #20
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9e:	4770      	bx	lr

08007ca0 <Set_CursorPosition>:
void Set_CursorPosition(uint8_t line, uint8_t position)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	460a      	mov	r2, r1
 8007caa:	71fb      	strb	r3, [r7, #7]
 8007cac:	4613      	mov	r3, r2
 8007cae:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8007cb0:	b672      	cpsid	i
}
 8007cb2:	bf00      	nop
	__disable_irq();
	uint8_t location = CursorPositionToCode(line, position);
 8007cb4:	79ba      	ldrb	r2, [r7, #6]
 8007cb6:	79fb      	ldrb	r3, [r7, #7]
 8007cb8:	4611      	mov	r1, r2
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7ff ffd2 	bl	8007c64 <CursorPositionToCode>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	73fb      	strb	r3, [r7, #15]
	LCD_WriteCommand(location, 0);
 8007cc4:	7bfb      	ldrb	r3, [r7, #15]
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f7ff fed3 	bl	8007a74 <LCD_WriteCommand>
  __ASM volatile ("cpsie i" : : : "memory");
 8007cce:	b662      	cpsie	i
}
 8007cd0:	bf00      	nop
	__enable_irq();
}
 8007cd2:	bf00      	nop
 8007cd4:	3710      	adds	r7, #16
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}

08007cda <Write_String_Sector_LCD>:

void Write_String_Sector_LCD(uint8_t sector, char *string)
{
 8007cda:	b580      	push	{r7, lr}
 8007cdc:	b082      	sub	sp, #8
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	6039      	str	r1, [r7, #0]
 8007ce4:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ce6:	b672      	cpsid	i
}
 8007ce8:	bf00      	nop
	__disable_irq();
	// uint8_t lastPosition = cacheLCD.position;
	// uint8_t lastLine = cacheLCD.line;
	Set_CursorPosition(sector / 4, (sector % 4) * 4);
 8007cea:	79fb      	ldrb	r3, [r7, #7]
 8007cec:	089b      	lsrs	r3, r3, #2
 8007cee:	b2da      	uxtb	r2, r3
 8007cf0:	79fb      	ldrb	r3, [r7, #7]
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	4610      	mov	r0, r2
 8007d00:	f7ff ffce 	bl	8007ca0 <Set_CursorPosition>
	Write_String_LCD(string);
 8007d04:	6838      	ldr	r0, [r7, #0]
 8007d06:	f7ff feca 	bl	8007a9e <Write_String_LCD>
  __ASM volatile ("cpsie i" : : : "memory");
 8007d0a:	b662      	cpsie	i
}
 8007d0c:	bf00      	nop
	// Set_CursorPosition(lastLine, lastPosition);
	__enable_irq();
}
 8007d0e:	bf00      	nop
 8007d10:	3708      	adds	r7, #8
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
	...

08007d18 <DisplayNumber>:

void DisplayNumber(long num, int8_t line, int8_t position, uint8_t from, uint8_t digits)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b086      	sub	sp, #24
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	4608      	mov	r0, r1
 8007d22:	4611      	mov	r1, r2
 8007d24:	461a      	mov	r2, r3
 8007d26:	4603      	mov	r3, r0
 8007d28:	70fb      	strb	r3, [r7, #3]
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	70bb      	strb	r3, [r7, #2]
 8007d2e:	4613      	mov	r3, r2
 8007d30:	707b      	strb	r3, [r7, #1]
  __ASM volatile ("cpsid i" : : : "memory");
 8007d32:	b672      	cpsid	i
}
 8007d34:	bf00      	nop
	__disable_irq();
	int logOf = digits - 1;
 8007d36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007d3a:	3b01      	subs	r3, #1
 8007d3c:	617b      	str	r3, [r7, #20]
	if ((line != -1) && (position != -1))
 8007d3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d46:	d012      	beq.n	8007d6e <DisplayNumber+0x56>
 8007d48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d50:	d00d      	beq.n	8007d6e <DisplayNumber+0x56>
		Set_CursorPosition(line, from ? position - logOf : position);
 8007d52:	78f8      	ldrb	r0, [r7, #3]
 8007d54:	787b      	ldrb	r3, [r7, #1]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d005      	beq.n	8007d66 <DisplayNumber+0x4e>
 8007d5a:	78ba      	ldrb	r2, [r7, #2]
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	1ad3      	subs	r3, r2, r3
 8007d62:	b2db      	uxtb	r3, r3
 8007d64:	e000      	b.n	8007d68 <DisplayNumber+0x50>
 8007d66:	78bb      	ldrb	r3, [r7, #2]
 8007d68:	4619      	mov	r1, r3
 8007d6a:	f7ff ff99 	bl	8007ca0 <Set_CursorPosition>
	if (num < 0)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	da08      	bge.n	8007d86 <DisplayNumber+0x6e>
	{
		LCD_WriteData('-');
 8007d74:	202d      	movs	r0, #45	@ 0x2d
 8007d76:	f7ff fe6b 	bl	8007a50 <LCD_WriteData>
		--logOf;
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	3b01      	subs	r3, #1
 8007d7e:	617b      	str	r3, [r7, #20]
		num = -num;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	425b      	negs	r3, r3
 8007d84:	607b      	str	r3, [r7, #4]
	}

	for (int i = logOf; i >= 0; i--)
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	613b      	str	r3, [r7, #16]
 8007d8a:	e029      	b.n	8007de0 <DisplayNumber+0xc8>
	{
		uint8_t place = (int)num / (int)pow(10, i);
 8007d8c:	6938      	ldr	r0, [r7, #16]
 8007d8e:	f7f8 fbc1 	bl	8000514 <__aeabi_i2d>
 8007d92:	4602      	mov	r2, r0
 8007d94:	460b      	mov	r3, r1
 8007d96:	ec43 2b11 	vmov	d1, r2, r3
 8007d9a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8007df8 <DisplayNumber+0xe0>
 8007d9e:	f001 f917 	bl	8008fd0 <pow>
 8007da2:	ec53 2b10 	vmov	r2, r3, d0
 8007da6:	4610      	mov	r0, r2
 8007da8:	4619      	mov	r1, r3
 8007daa:	f7f8 fecd 	bl	8000b48 <__aeabi_d2iz>
 8007dae:	4602      	mov	r2, r0
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007db6:	73fb      	strb	r3, [r7, #15]
		uint8_t digit = place % 10;
 8007db8:	7bfa      	ldrb	r2, [r7, #15]
 8007dba:	4b11      	ldr	r3, [pc, #68]	@ (8007e00 <DisplayNumber+0xe8>)
 8007dbc:	fba3 1302 	umull	r1, r3, r3, r2
 8007dc0:	08d9      	lsrs	r1, r3, #3
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	009b      	lsls	r3, r3, #2
 8007dc6:	440b      	add	r3, r1
 8007dc8:	005b      	lsls	r3, r3, #1
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	73bb      	strb	r3, [r7, #14]
		LCD_WriteData(digit + '0');
 8007dce:	7bbb      	ldrb	r3, [r7, #14]
 8007dd0:	3330      	adds	r3, #48	@ 0x30
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f7ff fe3b 	bl	8007a50 <LCD_WriteData>
	for (int i = logOf; i >= 0; i--)
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	613b      	str	r3, [r7, #16]
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	dad2      	bge.n	8007d8c <DisplayNumber+0x74>
  __ASM volatile ("cpsie i" : : : "memory");
 8007de6:	b662      	cpsie	i
}
 8007de8:	bf00      	nop
	}
	__enable_irq();
}
 8007dea:	bf00      	nop
 8007dec:	3718      	adds	r7, #24
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	f3af 8000 	nop.w
 8007df8:	00000000 	.word	0x00000000
 8007dfc:	40240000 	.word	0x40240000
 8007e00:	cccccccd 	.word	0xcccccccd

08007e04 <sign>:
#include "delay.h"
#include "main.h"
#include "save.h"
#include "run.h"
int sign(int x)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b083      	sub	sp, #12
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
	if (x > 0)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	dd01      	ble.n	8007e16 <sign+0x12>
		return 1;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e006      	b.n	8007e24 <sign+0x20>
	else if (x < 0)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	da02      	bge.n	8007e22 <sign+0x1e>
		return -1;
 8007e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8007e20:	e000      	b.n	8007e24 <sign+0x20>
	else
		return 0;
 8007e22:	2300      	movs	r3, #0
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	370c      	adds	r7, #12
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <onRotateTimeoutCallback>:
bool onRotateTimeout = false;
#define ON_ROTATE_TIMEOUT_DELAY 100
void runRotateTimeout(bool force);

void onRotateTimeoutCallback(void)
{
 8007e30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007e34:	b086      	sub	sp, #24
 8007e36:	af02      	add	r7, sp, #8

	if (TIM3->CNT != timeoutLast)
 8007e38:	4b3b      	ldr	r3, [pc, #236]	@ (8007f28 <onRotateTimeoutCallback+0xf8>)
 8007e3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e3c:	4b3b      	ldr	r3, [pc, #236]	@ (8007f2c <onRotateTimeoutCallback+0xfc>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d061      	beq.n	8007f08 <onRotateTimeoutCallback+0xd8>
	{
		long delta = ((long)TIM3->CNT - (long)timeoutLast);
 8007e44:	4b38      	ldr	r3, [pc, #224]	@ (8007f28 <onRotateTimeoutCallback+0xf8>)
 8007e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e48:	461a      	mov	r2, r3
 8007e4a:	4b38      	ldr	r3, [pc, #224]	@ (8007f2c <onRotateTimeoutCallback+0xfc>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	1ad3      	subs	r3, r2, r3
 8007e50:	60fb      	str	r3, [r7, #12]
		long deltaABS = abs((long)TIM3->CNT - (long)timeoutLast);
 8007e52:	4b35      	ldr	r3, [pc, #212]	@ (8007f28 <onRotateTimeoutCallback+0xf8>)
 8007e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e56:	461a      	mov	r2, r3
 8007e58:	4b34      	ldr	r3, [pc, #208]	@ (8007f2c <onRotateTimeoutCallback+0xfc>)
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	bfb8      	it	lt
 8007e62:	425b      	neglt	r3, r3
 8007e64:	60bb      	str	r3, [r7, #8]
		int direction = sign(delta);
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	f7ff ffcc 	bl	8007e04 <sign>
 8007e6c:	6078      	str	r0, [r7, #4]
		delta = direction * fmin(deltaABS, TIM3->ARR - deltaABS);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f7f8 fb50 	bl	8000514 <__aeabi_i2d>
 8007e74:	4604      	mov	r4, r0
 8007e76:	460d      	mov	r5, r1
 8007e78:	68b8      	ldr	r0, [r7, #8]
 8007e7a:	f7f8 fb4b 	bl	8000514 <__aeabi_i2d>
 8007e7e:	4680      	mov	r8, r0
 8007e80:	4689      	mov	r9, r1
 8007e82:	4b29      	ldr	r3, [pc, #164]	@ (8007f28 <onRotateTimeoutCallback+0xf8>)
 8007e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	1ad3      	subs	r3, r2, r3
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f7f8 fb32 	bl	80004f4 <__aeabi_ui2d>
 8007e90:	4602      	mov	r2, r0
 8007e92:	460b      	mov	r3, r1
 8007e94:	ec43 2b11 	vmov	d1, r2, r3
 8007e98:	ec49 8b10 	vmov	d0, r8, r9
 8007e9c:	f001 f913 	bl	80090c6 <fmin>
 8007ea0:	ec53 2b10 	vmov	r2, r3, d0
 8007ea4:	4620      	mov	r0, r4
 8007ea6:	4629      	mov	r1, r5
 8007ea8:	f7f8 fb9e 	bl	80005e8 <__aeabi_dmul>
 8007eac:	4602      	mov	r2, r0
 8007eae:	460b      	mov	r3, r1
 8007eb0:	4610      	mov	r0, r2
 8007eb2:	4619      	mov	r1, r3
 8007eb4:	f7f8 fe48 	bl	8000b48 <__aeabi_d2iz>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	60fb      	str	r3, [r7, #12]
		DisplayNumber(delta, 1, 7, 0, 4);
 8007ebc:	2304      	movs	r3, #4
 8007ebe:	9300      	str	r3, [sp, #0]
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	2207      	movs	r2, #7
 8007ec4:	2101      	movs	r1, #1
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f7ff ff26 	bl	8007d18 <DisplayNumber>

		timeoutLast = TIM3->CNT;
 8007ecc:	4b16      	ldr	r3, [pc, #88]	@ (8007f28 <onRotateTimeoutCallback+0xf8>)
 8007ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed0:	4a16      	ldr	r2, [pc, #88]	@ (8007f2c <onRotateTimeoutCallback+0xfc>)
 8007ed2:	6013      	str	r3, [r2, #0]
		controllerData.desiredTemperature += (float)(delta) / 10.0f;
 8007ed4:	4b16      	ldr	r3, [pc, #88]	@ (8007f30 <onRotateTimeoutCallback+0x100>)
 8007ed6:	ed93 7a00 	vldr	s14, [r3]
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	ee07 3a90 	vmov	s15, r3
 8007ee0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007ee4:	eeb2 6a04 	vmov.f32	s12, #36	@ 0x41200000  10.0
 8007ee8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8007eec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8007f30 <onRotateTimeoutCallback+0x100>)
 8007ef2:	edc3 7a00 	vstr	s15, [r3]
		save();
 8007ef6:	f000 f8a1 	bl	800803c <save>
		runRotateTimeout(true);
 8007efa:	2001      	movs	r0, #1
 8007efc:	f000 f81c 	bl	8007f38 <runRotateTimeout>
		onRotateTimeout = true;
 8007f00:	4b0c      	ldr	r3, [pc, #48]	@ (8007f34 <onRotateTimeoutCallback+0x104>)
 8007f02:	2201      	movs	r2, #1
 8007f04:	701a      	strb	r2, [r3, #0]
	else
	{
		onRotateTimeout = false;
		DisplayNumber(0, 1, 7, 0, 4);
	}
}
 8007f06:	e00a      	b.n	8007f1e <onRotateTimeoutCallback+0xee>
		onRotateTimeout = false;
 8007f08:	4b0a      	ldr	r3, [pc, #40]	@ (8007f34 <onRotateTimeoutCallback+0x104>)
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	701a      	strb	r2, [r3, #0]
		DisplayNumber(0, 1, 7, 0, 4);
 8007f0e:	2304      	movs	r3, #4
 8007f10:	9300      	str	r3, [sp, #0]
 8007f12:	2300      	movs	r3, #0
 8007f14:	2207      	movs	r2, #7
 8007f16:	2101      	movs	r1, #1
 8007f18:	2000      	movs	r0, #0
 8007f1a:	f7ff fefd 	bl	8007d18 <DisplayNumber>
}
 8007f1e:	bf00      	nop
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007f28:	40000400 	.word	0x40000400
 8007f2c:	20000038 	.word	0x20000038
 8007f30:	20000ea8 	.word	0x20000ea8
 8007f34:	20000ea4 	.word	0x20000ea4

08007f38 <runRotateTimeout>:
void runRotateTimeout(bool force)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	4603      	mov	r3, r0
 8007f40:	71fb      	strb	r3, [r7, #7]
	if (!force && onRotateTimeout)
 8007f42:	79fb      	ldrb	r3, [r7, #7]
 8007f44:	f083 0301 	eor.w	r3, r3, #1
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d003      	beq.n	8007f56 <runRotateTimeout+0x1e>
 8007f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8007f78 <runRotateTimeout+0x40>)
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d10b      	bne.n	8007f6e <runRotateTimeout+0x36>
		return;
	onRotateTimeout = true;
 8007f56:	4b08      	ldr	r3, [pc, #32]	@ (8007f78 <runRotateTimeout+0x40>)
 8007f58:	2201      	movs	r2, #1
 8007f5a:	701a      	strb	r2, [r3, #0]
	timeoutLast = TIM3->CNT;
 8007f5c:	4b07      	ldr	r3, [pc, #28]	@ (8007f7c <runRotateTimeout+0x44>)
 8007f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f60:	4a07      	ldr	r2, [pc, #28]	@ (8007f80 <runRotateTimeout+0x48>)
 8007f62:	6013      	str	r3, [r2, #0]
	runTimeout(onRotateTimeoutCallback, ON_ROTATE_TIMEOUT_DELAY);
 8007f64:	2164      	movs	r1, #100	@ 0x64
 8007f66:	4807      	ldr	r0, [pc, #28]	@ (8007f84 <runRotateTimeout+0x4c>)
 8007f68:	f7fe fe94 	bl	8006c94 <runTimeout>
 8007f6c:	e000      	b.n	8007f70 <runRotateTimeout+0x38>
		return;
 8007f6e:	bf00      	nop
}
 8007f70:	3708      	adds	r7, #8
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	20000ea4 	.word	0x20000ea4
 8007f7c:	40000400 	.word	0x40000400
 8007f80:	20000038 	.word	0x20000038
 8007f84:	08007e31 	.word	0x08007e31

08007f88 <onRotate>:
void onRotate(int16_t cnt, unsigned counting_down)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b0ba      	sub	sp, #232	@ 0xe8
 8007f8c:	af02      	add	r7, sp, #8
 8007f8e:	4603      	mov	r3, r0
 8007f90:	6039      	str	r1, [r7, #0]
 8007f92:	80fb      	strh	r3, [r7, #6]
	int16_t delta = (int16_t)(cnt - last);
 8007f94:	88fa      	ldrh	r2, [r7, #6]
 8007f96:	4b23      	ldr	r3, [pc, #140]	@ (8008024 <onRotate+0x9c>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
	if (counting_down && delta > 0)
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d012      	beq.n	8007fd0 <onRotate+0x48>
 8007faa:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	dd0e      	ble.n	8007fd0 <onRotate+0x48>
	{
		delta -= (getTimer3Instance().ARR + 1);
 8007fb2:	f107 030c 	add.w	r3, r7, #12
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f7f8 ff84 	bl	8000ec4 <getTimer3Instance>
 8007fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	f8b7 20de 	ldrh.w	r2, [r7, #222]	@ 0xde
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
 8007fce:	e015      	b.n	8007ffc <onRotate+0x74>
	}
	else if (!counting_down && delta < 0)
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d112      	bne.n	8007ffc <onRotate+0x74>
 8007fd6:	f9b7 30de 	ldrsh.w	r3, [r7, #222]	@ 0xde
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	da0e      	bge.n	8007ffc <onRotate+0x74>
	{
		delta += (getTimer3Instance().ARR + 1);
 8007fde:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8007fe2:	4618      	mov	r0, r3
 8007fe4:	f7f8 ff6e 	bl	8000ec4 <getTimer3Instance>
 8007fe8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007fec:	3301      	adds	r3, #1
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	f8b7 30de 	ldrh.w	r3, [r7, #222]	@ 0xde
 8007ff4:	4413      	add	r3, r2
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	f8a7 30de 	strh.w	r3, [r7, #222]	@ 0xde
	}
	last = cnt;
 8007ffc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008000:	4a08      	ldr	r2, [pc, #32]	@ (8008024 <onRotate+0x9c>)
 8008002:	6013      	str	r3, [r2, #0]
	DisplayNumber((int)cnt, 1, 12, 0, 4);
 8008004:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8008008:	2304      	movs	r3, #4
 800800a:	9300      	str	r3, [sp, #0]
 800800c:	2300      	movs	r3, #0
 800800e:	220c      	movs	r2, #12
 8008010:	2101      	movs	r1, #1
 8008012:	f7ff fe81 	bl	8007d18 <DisplayNumber>
	runRotateTimeout(false);
 8008016:	2000      	movs	r0, #0
 8008018:	f7ff ff8e 	bl	8007f38 <runRotateTimeout>
}
 800801c:	bf00      	nop
 800801e:	37e0      	adds	r7, #224	@ 0xe0
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}
 8008024:	20000ea0 	.word	0x20000ea0

08008028 <onWrap>:
void onWrap(unsigned counting_down)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
}
 8008030:	bf00      	nop
 8008032:	370c      	adds	r7, #12
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr

0800803c <save>:
#include "sd_functions.h"
#include "keypad.h"
volatile bool need_save = false;
volatile bool need_log = false;
void save()
{
 800803c:	b480      	push	{r7}
 800803e:	af00      	add	r7, sp, #0
	need_save = true;
 8008040:	4b03      	ldr	r3, [pc, #12]	@ (8008050 <save+0x14>)
 8008042:	2201      	movs	r2, #1
 8008044:	701a      	strb	r2, [r3, #0]
}
 8008046:	bf00      	nop
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr
 8008050:	20000ea5 	.word	0x20000ea5

08008054 <testUntilCallback>:
	DisplayDecimal(controllerData.desiredTemperature, 0, 12, 0, 4);
	log();
}
int kjdwkjdwjdwkj = 0;
bool testUntilCallback(void *aux)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b084      	sub	sp, #16
 8008058:	af02      	add	r7, sp, #8
 800805a:	6078      	str	r0, [r7, #4]

	DisplayNumber(kjdwkjdwjdwkj, 1, 0, 0, 3);
 800805c:	4b09      	ldr	r3, [pc, #36]	@ (8008084 <testUntilCallback+0x30>)
 800805e:	6818      	ldr	r0, [r3, #0]
 8008060:	2303      	movs	r3, #3
 8008062:	9300      	str	r3, [sp, #0]
 8008064:	2300      	movs	r3, #0
 8008066:	2200      	movs	r2, #0
 8008068:	2101      	movs	r1, #1
 800806a:	f7ff fe55 	bl	8007d18 <DisplayNumber>
	kjdwkjdwjdwkj++;
 800806e:	4b05      	ldr	r3, [pc, #20]	@ (8008084 <testUntilCallback+0x30>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	3301      	adds	r3, #1
 8008074:	4a03      	ldr	r2, [pc, #12]	@ (8008084 <testUntilCallback+0x30>)
 8008076:	6013      	str	r3, [r2, #0]
	// if (kjdwkjdwjdwkj > 500)
	// {
	// 	return true;
	// }
	return false;
 8008078:	2300      	movs	r3, #0
}
 800807a:	4618      	mov	r0, r3
 800807c:	3708      	adds	r7, #8
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
 8008082:	bf00      	nop
 8008084:	20000eb4 	.word	0x20000eb4

08008088 <keyStateChangeCallback>:
void keyStateChangeCallback(char key, enum KeyState keyState)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	4603      	mov	r3, r0
 8008090:	460a      	mov	r2, r1
 8008092:	71fb      	strb	r3, [r7, #7]
 8008094:	4613      	mov	r3, r2
 8008096:	71bb      	strb	r3, [r7, #6]
	Set_CursorPosition(0, charToKeyNumber(key));
 8008098:	79fb      	ldrb	r3, [r7, #7]
 800809a:	4618      	mov	r0, r3
 800809c:	f7ff f800 	bl	80070a0 <charToKeyNumber>
 80080a0:	4603      	mov	r3, r0
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	4619      	mov	r1, r3
 80080a6:	2000      	movs	r0, #0
 80080a8:	f7ff fdfa 	bl	8007ca0 <Set_CursorPosition>
	if (keyState == KeyPressed)
 80080ac:	79bb      	ldrb	r3, [r7, #6]
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d104      	bne.n	80080bc <keyStateChangeCallback+0x34>
	{
		LCD_WriteData(key);
 80080b2:	79fb      	ldrb	r3, [r7, #7]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7ff fccb 	bl	8007a50 <LCD_WriteData>
	}
	else
	{
		LCD_WriteData(' ');
	}
}
 80080ba:	e002      	b.n	80080c2 <keyStateChangeCallback+0x3a>
		LCD_WriteData(' ');
 80080bc:	2020      	movs	r0, #32
 80080be:	f7ff fcc7 	bl	8007a50 <LCD_WriteData>
}
 80080c2:	bf00      	nop
 80080c4:	3708      	adds	r7, #8
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}
	...

080080cc <run>:
void unsubscribeTest()
{
	unsubscribeKeyStateChange(keyStateChangeCallback);
}
void run()
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b082      	sub	sp, #8
 80080d0:	af00      	add	r7, sp, #0
	printf("\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r\n\r");
 80080d2:	481a      	ldr	r0, [pc, #104]	@ (800813c <run+0x70>)
 80080d4:	f000 f9b0 	bl	8008438 <iprintf>
	// Initial wait for I2C and LCD to be ready

	HAL_Delay(100);
 80080d8:	2064      	movs	r0, #100	@ 0x64
 80080da:	f7fa f907 	bl	80022ec <HAL_Delay>
	// initFlowSensor();
	// HAL_ADC_Start_DMA(&hadc3, (unsigned *)&value_adc, 1);
	HAL_Delay(20);
 80080de:	2014      	movs	r0, #20
 80080e0:	f7fa f904 	bl	80022ec <HAL_Delay>
	initKeypad();
 80080e4:	f7ff f810 	bl	8007108 <initKeypad>
	//
	//	// Initialize LCD once
	lcd_init();
 80080e8:	f7ff fd0c 	bl	8007b04 <lcd_init>
	HAL_Delay(20); // Wait after init
 80080ec:	2014      	movs	r0, #20
 80080ee:	f7fa f8fd 	bl	80022ec <HAL_Delay>
	//	if (fr != FR_OK)
	//	{
	//		printf("Mount failed\n");
	//		return;
	//	}
	subscribeKeyStateChange(keyStateChangeCallback);
 80080f2:	4813      	ldr	r0, [pc, #76]	@ (8008140 <run+0x74>)
 80080f4:	f7ff f922 	bl	800733c <subscribeKeyStateChange>
	bool success = false; // loadControllerDataSD(CONTROLLER_DATA_PATH, &controllerData);
 80080f8:	2300      	movs	r3, #0
 80080fa:	71fb      	strb	r3, [r7, #7]
	if (!success)
 80080fc:	79fb      	ldrb	r3, [r7, #7]
 80080fe:	f083 0301 	eor.w	r3, r3, #1
 8008102:	b2db      	uxtb	r3, r3
 8008104:	2b00      	cmp	r3, #0
 8008106:	d002      	beq.n	800810e <run+0x42>

		controllerData.desiredTemperature = 48.8f;
 8008108:	4b0e      	ldr	r3, [pc, #56]	@ (8008144 <run+0x78>)
 800810a:	4a0f      	ldr	r2, [pc, #60]	@ (8008148 <run+0x7c>)
 800810c:	601a      	str	r2, [r3, #0]
	//
	//	// Clear display and home cursor
	//	HAL_Delay(2);		// Clear needs > 1.5ms
	// LCD_WriteCommand(0xF, 1);

	Write_String_Sector_LCD(0, "Tempature");
 800810e:	490f      	ldr	r1, [pc, #60]	@ (800814c <run+0x80>)
 8008110:	2000      	movs	r0, #0
 8008112:	f7ff fde2 	bl	8007cda <Write_String_Sector_LCD>
	Write_String_Sector_LCD(4, "Sensors");
 8008116:	490e      	ldr	r1, [pc, #56]	@ (8008150 <run+0x84>)
 8008118:	2004      	movs	r0, #4
 800811a:	f7ff fdde 	bl	8007cda <Write_String_Sector_LCD>
	HAL_Delay(2000);
 800811e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8008122:	f7fa f8e3 	bl	80022ec <HAL_Delay>
	Clear_Display();
 8008126:	f7ff fd91 	bl	8007c4c <Clear_Display>
	// WriteStringAt(success ? "true " : "false", 0, 6);

	// test();
	// runInterval(scanAllToLCD /*threeTenthSeconds*/, 300);
	runIntervalUntil(testUntilCallback, NULL, 1000);
 800812a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800812e:	2100      	movs	r1, #0
 8008130:	4808      	ldr	r0, [pc, #32]	@ (8008154 <run+0x88>)
 8008132:	f7fe fdc1 	bl	8006cb8 <runIntervalUntil>
	// runTimeout(unsubscribeTest, 10000);
	while (1)
 8008136:	bf00      	nop
 8008138:	e7fd      	b.n	8008136 <run+0x6a>
 800813a:	bf00      	nop
 800813c:	08009f4c 	.word	0x08009f4c
 8008140:	08008089 	.word	0x08008089
 8008144:	20000ea8 	.word	0x20000ea8
 8008148:	42433333 	.word	0x42433333
 800814c:	08009f78 	.word	0x08009f78
 8008150:	08009f84 	.word	0x08009f84
 8008154:	08008055 	.word	0x08008055

08008158 <sbrk_aligned>:
 8008158:	b570      	push	{r4, r5, r6, lr}
 800815a:	4e0f      	ldr	r6, [pc, #60]	@ (8008198 <sbrk_aligned+0x40>)
 800815c:	460c      	mov	r4, r1
 800815e:	6831      	ldr	r1, [r6, #0]
 8008160:	4605      	mov	r5, r0
 8008162:	b911      	cbnz	r1, 800816a <sbrk_aligned+0x12>
 8008164:	f000 fa8e 	bl	8008684 <_sbrk_r>
 8008168:	6030      	str	r0, [r6, #0]
 800816a:	4621      	mov	r1, r4
 800816c:	4628      	mov	r0, r5
 800816e:	f000 fa89 	bl	8008684 <_sbrk_r>
 8008172:	1c43      	adds	r3, r0, #1
 8008174:	d103      	bne.n	800817e <sbrk_aligned+0x26>
 8008176:	f04f 34ff 	mov.w	r4, #4294967295
 800817a:	4620      	mov	r0, r4
 800817c:	bd70      	pop	{r4, r5, r6, pc}
 800817e:	1cc4      	adds	r4, r0, #3
 8008180:	f024 0403 	bic.w	r4, r4, #3
 8008184:	42a0      	cmp	r0, r4
 8008186:	d0f8      	beq.n	800817a <sbrk_aligned+0x22>
 8008188:	1a21      	subs	r1, r4, r0
 800818a:	4628      	mov	r0, r5
 800818c:	f000 fa7a 	bl	8008684 <_sbrk_r>
 8008190:	3001      	adds	r0, #1
 8008192:	d1f2      	bne.n	800817a <sbrk_aligned+0x22>
 8008194:	e7ef      	b.n	8008176 <sbrk_aligned+0x1e>
 8008196:	bf00      	nop
 8008198:	20000eb8 	.word	0x20000eb8

0800819c <_malloc_r>:
 800819c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081a0:	1ccd      	adds	r5, r1, #3
 80081a2:	f025 0503 	bic.w	r5, r5, #3
 80081a6:	3508      	adds	r5, #8
 80081a8:	2d0c      	cmp	r5, #12
 80081aa:	bf38      	it	cc
 80081ac:	250c      	movcc	r5, #12
 80081ae:	2d00      	cmp	r5, #0
 80081b0:	4606      	mov	r6, r0
 80081b2:	db01      	blt.n	80081b8 <_malloc_r+0x1c>
 80081b4:	42a9      	cmp	r1, r5
 80081b6:	d904      	bls.n	80081c2 <_malloc_r+0x26>
 80081b8:	230c      	movs	r3, #12
 80081ba:	6033      	str	r3, [r6, #0]
 80081bc:	2000      	movs	r0, #0
 80081be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008298 <_malloc_r+0xfc>
 80081c6:	f000 f869 	bl	800829c <__malloc_lock>
 80081ca:	f8d8 3000 	ldr.w	r3, [r8]
 80081ce:	461c      	mov	r4, r3
 80081d0:	bb44      	cbnz	r4, 8008224 <_malloc_r+0x88>
 80081d2:	4629      	mov	r1, r5
 80081d4:	4630      	mov	r0, r6
 80081d6:	f7ff ffbf 	bl	8008158 <sbrk_aligned>
 80081da:	1c43      	adds	r3, r0, #1
 80081dc:	4604      	mov	r4, r0
 80081de:	d158      	bne.n	8008292 <_malloc_r+0xf6>
 80081e0:	f8d8 4000 	ldr.w	r4, [r8]
 80081e4:	4627      	mov	r7, r4
 80081e6:	2f00      	cmp	r7, #0
 80081e8:	d143      	bne.n	8008272 <_malloc_r+0xd6>
 80081ea:	2c00      	cmp	r4, #0
 80081ec:	d04b      	beq.n	8008286 <_malloc_r+0xea>
 80081ee:	6823      	ldr	r3, [r4, #0]
 80081f0:	4639      	mov	r1, r7
 80081f2:	4630      	mov	r0, r6
 80081f4:	eb04 0903 	add.w	r9, r4, r3
 80081f8:	f000 fa44 	bl	8008684 <_sbrk_r>
 80081fc:	4581      	cmp	r9, r0
 80081fe:	d142      	bne.n	8008286 <_malloc_r+0xea>
 8008200:	6821      	ldr	r1, [r4, #0]
 8008202:	1a6d      	subs	r5, r5, r1
 8008204:	4629      	mov	r1, r5
 8008206:	4630      	mov	r0, r6
 8008208:	f7ff ffa6 	bl	8008158 <sbrk_aligned>
 800820c:	3001      	adds	r0, #1
 800820e:	d03a      	beq.n	8008286 <_malloc_r+0xea>
 8008210:	6823      	ldr	r3, [r4, #0]
 8008212:	442b      	add	r3, r5
 8008214:	6023      	str	r3, [r4, #0]
 8008216:	f8d8 3000 	ldr.w	r3, [r8]
 800821a:	685a      	ldr	r2, [r3, #4]
 800821c:	bb62      	cbnz	r2, 8008278 <_malloc_r+0xdc>
 800821e:	f8c8 7000 	str.w	r7, [r8]
 8008222:	e00f      	b.n	8008244 <_malloc_r+0xa8>
 8008224:	6822      	ldr	r2, [r4, #0]
 8008226:	1b52      	subs	r2, r2, r5
 8008228:	d420      	bmi.n	800826c <_malloc_r+0xd0>
 800822a:	2a0b      	cmp	r2, #11
 800822c:	d917      	bls.n	800825e <_malloc_r+0xc2>
 800822e:	1961      	adds	r1, r4, r5
 8008230:	42a3      	cmp	r3, r4
 8008232:	6025      	str	r5, [r4, #0]
 8008234:	bf18      	it	ne
 8008236:	6059      	strne	r1, [r3, #4]
 8008238:	6863      	ldr	r3, [r4, #4]
 800823a:	bf08      	it	eq
 800823c:	f8c8 1000 	streq.w	r1, [r8]
 8008240:	5162      	str	r2, [r4, r5]
 8008242:	604b      	str	r3, [r1, #4]
 8008244:	4630      	mov	r0, r6
 8008246:	f000 f82f 	bl	80082a8 <__malloc_unlock>
 800824a:	f104 000b 	add.w	r0, r4, #11
 800824e:	1d23      	adds	r3, r4, #4
 8008250:	f020 0007 	bic.w	r0, r0, #7
 8008254:	1ac2      	subs	r2, r0, r3
 8008256:	bf1c      	itt	ne
 8008258:	1a1b      	subne	r3, r3, r0
 800825a:	50a3      	strne	r3, [r4, r2]
 800825c:	e7af      	b.n	80081be <_malloc_r+0x22>
 800825e:	6862      	ldr	r2, [r4, #4]
 8008260:	42a3      	cmp	r3, r4
 8008262:	bf0c      	ite	eq
 8008264:	f8c8 2000 	streq.w	r2, [r8]
 8008268:	605a      	strne	r2, [r3, #4]
 800826a:	e7eb      	b.n	8008244 <_malloc_r+0xa8>
 800826c:	4623      	mov	r3, r4
 800826e:	6864      	ldr	r4, [r4, #4]
 8008270:	e7ae      	b.n	80081d0 <_malloc_r+0x34>
 8008272:	463c      	mov	r4, r7
 8008274:	687f      	ldr	r7, [r7, #4]
 8008276:	e7b6      	b.n	80081e6 <_malloc_r+0x4a>
 8008278:	461a      	mov	r2, r3
 800827a:	685b      	ldr	r3, [r3, #4]
 800827c:	42a3      	cmp	r3, r4
 800827e:	d1fb      	bne.n	8008278 <_malloc_r+0xdc>
 8008280:	2300      	movs	r3, #0
 8008282:	6053      	str	r3, [r2, #4]
 8008284:	e7de      	b.n	8008244 <_malloc_r+0xa8>
 8008286:	230c      	movs	r3, #12
 8008288:	6033      	str	r3, [r6, #0]
 800828a:	4630      	mov	r0, r6
 800828c:	f000 f80c 	bl	80082a8 <__malloc_unlock>
 8008290:	e794      	b.n	80081bc <_malloc_r+0x20>
 8008292:	6005      	str	r5, [r0, #0]
 8008294:	e7d6      	b.n	8008244 <_malloc_r+0xa8>
 8008296:	bf00      	nop
 8008298:	20000ebc 	.word	0x20000ebc

0800829c <__malloc_lock>:
 800829c:	4801      	ldr	r0, [pc, #4]	@ (80082a4 <__malloc_lock+0x8>)
 800829e:	f000 ba3e 	b.w	800871e <__retarget_lock_acquire_recursive>
 80082a2:	bf00      	nop
 80082a4:	20001000 	.word	0x20001000

080082a8 <__malloc_unlock>:
 80082a8:	4801      	ldr	r0, [pc, #4]	@ (80082b0 <__malloc_unlock+0x8>)
 80082aa:	f000 ba39 	b.w	8008720 <__retarget_lock_release_recursive>
 80082ae:	bf00      	nop
 80082b0:	20001000 	.word	0x20001000

080082b4 <std>:
 80082b4:	2300      	movs	r3, #0
 80082b6:	b510      	push	{r4, lr}
 80082b8:	4604      	mov	r4, r0
 80082ba:	e9c0 3300 	strd	r3, r3, [r0]
 80082be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082c2:	6083      	str	r3, [r0, #8]
 80082c4:	8181      	strh	r1, [r0, #12]
 80082c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80082c8:	81c2      	strh	r2, [r0, #14]
 80082ca:	6183      	str	r3, [r0, #24]
 80082cc:	4619      	mov	r1, r3
 80082ce:	2208      	movs	r2, #8
 80082d0:	305c      	adds	r0, #92	@ 0x5c
 80082d2:	f000 f99b 	bl	800860c <memset>
 80082d6:	4b0d      	ldr	r3, [pc, #52]	@ (800830c <std+0x58>)
 80082d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80082da:	4b0d      	ldr	r3, [pc, #52]	@ (8008310 <std+0x5c>)
 80082dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80082de:	4b0d      	ldr	r3, [pc, #52]	@ (8008314 <std+0x60>)
 80082e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80082e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008318 <std+0x64>)
 80082e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80082e6:	4b0d      	ldr	r3, [pc, #52]	@ (800831c <std+0x68>)
 80082e8:	6224      	str	r4, [r4, #32]
 80082ea:	429c      	cmp	r4, r3
 80082ec:	d006      	beq.n	80082fc <std+0x48>
 80082ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80082f2:	4294      	cmp	r4, r2
 80082f4:	d002      	beq.n	80082fc <std+0x48>
 80082f6:	33d0      	adds	r3, #208	@ 0xd0
 80082f8:	429c      	cmp	r4, r3
 80082fa:	d105      	bne.n	8008308 <std+0x54>
 80082fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008304:	f000 ba0a 	b.w	800871c <__retarget_lock_init_recursive>
 8008308:	bd10      	pop	{r4, pc}
 800830a:	bf00      	nop
 800830c:	0800845d 	.word	0x0800845d
 8008310:	0800847f 	.word	0x0800847f
 8008314:	080084b7 	.word	0x080084b7
 8008318:	080084db 	.word	0x080084db
 800831c:	20000ec0 	.word	0x20000ec0

08008320 <stdio_exit_handler>:
 8008320:	4a02      	ldr	r2, [pc, #8]	@ (800832c <stdio_exit_handler+0xc>)
 8008322:	4903      	ldr	r1, [pc, #12]	@ (8008330 <stdio_exit_handler+0x10>)
 8008324:	4803      	ldr	r0, [pc, #12]	@ (8008334 <stdio_exit_handler+0x14>)
 8008326:	f000 b869 	b.w	80083fc <_fwalk_sglue>
 800832a:	bf00      	nop
 800832c:	2000003c 	.word	0x2000003c
 8008330:	08008e79 	.word	0x08008e79
 8008334:	2000004c 	.word	0x2000004c

08008338 <cleanup_stdio>:
 8008338:	6841      	ldr	r1, [r0, #4]
 800833a:	4b0c      	ldr	r3, [pc, #48]	@ (800836c <cleanup_stdio+0x34>)
 800833c:	4299      	cmp	r1, r3
 800833e:	b510      	push	{r4, lr}
 8008340:	4604      	mov	r4, r0
 8008342:	d001      	beq.n	8008348 <cleanup_stdio+0x10>
 8008344:	f000 fd98 	bl	8008e78 <_fflush_r>
 8008348:	68a1      	ldr	r1, [r4, #8]
 800834a:	4b09      	ldr	r3, [pc, #36]	@ (8008370 <cleanup_stdio+0x38>)
 800834c:	4299      	cmp	r1, r3
 800834e:	d002      	beq.n	8008356 <cleanup_stdio+0x1e>
 8008350:	4620      	mov	r0, r4
 8008352:	f000 fd91 	bl	8008e78 <_fflush_r>
 8008356:	68e1      	ldr	r1, [r4, #12]
 8008358:	4b06      	ldr	r3, [pc, #24]	@ (8008374 <cleanup_stdio+0x3c>)
 800835a:	4299      	cmp	r1, r3
 800835c:	d004      	beq.n	8008368 <cleanup_stdio+0x30>
 800835e:	4620      	mov	r0, r4
 8008360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008364:	f000 bd88 	b.w	8008e78 <_fflush_r>
 8008368:	bd10      	pop	{r4, pc}
 800836a:	bf00      	nop
 800836c:	20000ec0 	.word	0x20000ec0
 8008370:	20000f28 	.word	0x20000f28
 8008374:	20000f90 	.word	0x20000f90

08008378 <global_stdio_init.part.0>:
 8008378:	b510      	push	{r4, lr}
 800837a:	4b0b      	ldr	r3, [pc, #44]	@ (80083a8 <global_stdio_init.part.0+0x30>)
 800837c:	4c0b      	ldr	r4, [pc, #44]	@ (80083ac <global_stdio_init.part.0+0x34>)
 800837e:	4a0c      	ldr	r2, [pc, #48]	@ (80083b0 <global_stdio_init.part.0+0x38>)
 8008380:	601a      	str	r2, [r3, #0]
 8008382:	4620      	mov	r0, r4
 8008384:	2200      	movs	r2, #0
 8008386:	2104      	movs	r1, #4
 8008388:	f7ff ff94 	bl	80082b4 <std>
 800838c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008390:	2201      	movs	r2, #1
 8008392:	2109      	movs	r1, #9
 8008394:	f7ff ff8e 	bl	80082b4 <std>
 8008398:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800839c:	2202      	movs	r2, #2
 800839e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083a2:	2112      	movs	r1, #18
 80083a4:	f7ff bf86 	b.w	80082b4 <std>
 80083a8:	20000ff8 	.word	0x20000ff8
 80083ac:	20000ec0 	.word	0x20000ec0
 80083b0:	08008321 	.word	0x08008321

080083b4 <__sfp_lock_acquire>:
 80083b4:	4801      	ldr	r0, [pc, #4]	@ (80083bc <__sfp_lock_acquire+0x8>)
 80083b6:	f000 b9b2 	b.w	800871e <__retarget_lock_acquire_recursive>
 80083ba:	bf00      	nop
 80083bc:	20001001 	.word	0x20001001

080083c0 <__sfp_lock_release>:
 80083c0:	4801      	ldr	r0, [pc, #4]	@ (80083c8 <__sfp_lock_release+0x8>)
 80083c2:	f000 b9ad 	b.w	8008720 <__retarget_lock_release_recursive>
 80083c6:	bf00      	nop
 80083c8:	20001001 	.word	0x20001001

080083cc <__sinit>:
 80083cc:	b510      	push	{r4, lr}
 80083ce:	4604      	mov	r4, r0
 80083d0:	f7ff fff0 	bl	80083b4 <__sfp_lock_acquire>
 80083d4:	6a23      	ldr	r3, [r4, #32]
 80083d6:	b11b      	cbz	r3, 80083e0 <__sinit+0x14>
 80083d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80083dc:	f7ff bff0 	b.w	80083c0 <__sfp_lock_release>
 80083e0:	4b04      	ldr	r3, [pc, #16]	@ (80083f4 <__sinit+0x28>)
 80083e2:	6223      	str	r3, [r4, #32]
 80083e4:	4b04      	ldr	r3, [pc, #16]	@ (80083f8 <__sinit+0x2c>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d1f5      	bne.n	80083d8 <__sinit+0xc>
 80083ec:	f7ff ffc4 	bl	8008378 <global_stdio_init.part.0>
 80083f0:	e7f2      	b.n	80083d8 <__sinit+0xc>
 80083f2:	bf00      	nop
 80083f4:	08008339 	.word	0x08008339
 80083f8:	20000ff8 	.word	0x20000ff8

080083fc <_fwalk_sglue>:
 80083fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008400:	4607      	mov	r7, r0
 8008402:	4688      	mov	r8, r1
 8008404:	4614      	mov	r4, r2
 8008406:	2600      	movs	r6, #0
 8008408:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800840c:	f1b9 0901 	subs.w	r9, r9, #1
 8008410:	d505      	bpl.n	800841e <_fwalk_sglue+0x22>
 8008412:	6824      	ldr	r4, [r4, #0]
 8008414:	2c00      	cmp	r4, #0
 8008416:	d1f7      	bne.n	8008408 <_fwalk_sglue+0xc>
 8008418:	4630      	mov	r0, r6
 800841a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800841e:	89ab      	ldrh	r3, [r5, #12]
 8008420:	2b01      	cmp	r3, #1
 8008422:	d907      	bls.n	8008434 <_fwalk_sglue+0x38>
 8008424:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008428:	3301      	adds	r3, #1
 800842a:	d003      	beq.n	8008434 <_fwalk_sglue+0x38>
 800842c:	4629      	mov	r1, r5
 800842e:	4638      	mov	r0, r7
 8008430:	47c0      	blx	r8
 8008432:	4306      	orrs	r6, r0
 8008434:	3568      	adds	r5, #104	@ 0x68
 8008436:	e7e9      	b.n	800840c <_fwalk_sglue+0x10>

08008438 <iprintf>:
 8008438:	b40f      	push	{r0, r1, r2, r3}
 800843a:	b507      	push	{r0, r1, r2, lr}
 800843c:	4906      	ldr	r1, [pc, #24]	@ (8008458 <iprintf+0x20>)
 800843e:	ab04      	add	r3, sp, #16
 8008440:	6808      	ldr	r0, [r1, #0]
 8008442:	f853 2b04 	ldr.w	r2, [r3], #4
 8008446:	6881      	ldr	r1, [r0, #8]
 8008448:	9301      	str	r3, [sp, #4]
 800844a:	f000 f9ed 	bl	8008828 <_vfiprintf_r>
 800844e:	b003      	add	sp, #12
 8008450:	f85d eb04 	ldr.w	lr, [sp], #4
 8008454:	b004      	add	sp, #16
 8008456:	4770      	bx	lr
 8008458:	20000048 	.word	0x20000048

0800845c <__sread>:
 800845c:	b510      	push	{r4, lr}
 800845e:	460c      	mov	r4, r1
 8008460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008464:	f000 f8fc 	bl	8008660 <_read_r>
 8008468:	2800      	cmp	r0, #0
 800846a:	bfab      	itete	ge
 800846c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800846e:	89a3      	ldrhlt	r3, [r4, #12]
 8008470:	181b      	addge	r3, r3, r0
 8008472:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008476:	bfac      	ite	ge
 8008478:	6563      	strge	r3, [r4, #84]	@ 0x54
 800847a:	81a3      	strhlt	r3, [r4, #12]
 800847c:	bd10      	pop	{r4, pc}

0800847e <__swrite>:
 800847e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008482:	461f      	mov	r7, r3
 8008484:	898b      	ldrh	r3, [r1, #12]
 8008486:	05db      	lsls	r3, r3, #23
 8008488:	4605      	mov	r5, r0
 800848a:	460c      	mov	r4, r1
 800848c:	4616      	mov	r6, r2
 800848e:	d505      	bpl.n	800849c <__swrite+0x1e>
 8008490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008494:	2302      	movs	r3, #2
 8008496:	2200      	movs	r2, #0
 8008498:	f000 f8d0 	bl	800863c <_lseek_r>
 800849c:	89a3      	ldrh	r3, [r4, #12]
 800849e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084a6:	81a3      	strh	r3, [r4, #12]
 80084a8:	4632      	mov	r2, r6
 80084aa:	463b      	mov	r3, r7
 80084ac:	4628      	mov	r0, r5
 80084ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084b2:	f000 b8f7 	b.w	80086a4 <_write_r>

080084b6 <__sseek>:
 80084b6:	b510      	push	{r4, lr}
 80084b8:	460c      	mov	r4, r1
 80084ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084be:	f000 f8bd 	bl	800863c <_lseek_r>
 80084c2:	1c43      	adds	r3, r0, #1
 80084c4:	89a3      	ldrh	r3, [r4, #12]
 80084c6:	bf15      	itete	ne
 80084c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80084ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80084ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80084d2:	81a3      	strheq	r3, [r4, #12]
 80084d4:	bf18      	it	ne
 80084d6:	81a3      	strhne	r3, [r4, #12]
 80084d8:	bd10      	pop	{r4, pc}

080084da <__sclose>:
 80084da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084de:	f000 b89d 	b.w	800861c <_close_r>

080084e2 <__swbuf_r>:
 80084e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084e4:	460e      	mov	r6, r1
 80084e6:	4614      	mov	r4, r2
 80084e8:	4605      	mov	r5, r0
 80084ea:	b118      	cbz	r0, 80084f4 <__swbuf_r+0x12>
 80084ec:	6a03      	ldr	r3, [r0, #32]
 80084ee:	b90b      	cbnz	r3, 80084f4 <__swbuf_r+0x12>
 80084f0:	f7ff ff6c 	bl	80083cc <__sinit>
 80084f4:	69a3      	ldr	r3, [r4, #24]
 80084f6:	60a3      	str	r3, [r4, #8]
 80084f8:	89a3      	ldrh	r3, [r4, #12]
 80084fa:	071a      	lsls	r2, r3, #28
 80084fc:	d501      	bpl.n	8008502 <__swbuf_r+0x20>
 80084fe:	6923      	ldr	r3, [r4, #16]
 8008500:	b943      	cbnz	r3, 8008514 <__swbuf_r+0x32>
 8008502:	4621      	mov	r1, r4
 8008504:	4628      	mov	r0, r5
 8008506:	f000 f82b 	bl	8008560 <__swsetup_r>
 800850a:	b118      	cbz	r0, 8008514 <__swbuf_r+0x32>
 800850c:	f04f 37ff 	mov.w	r7, #4294967295
 8008510:	4638      	mov	r0, r7
 8008512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008514:	6823      	ldr	r3, [r4, #0]
 8008516:	6922      	ldr	r2, [r4, #16]
 8008518:	1a98      	subs	r0, r3, r2
 800851a:	6963      	ldr	r3, [r4, #20]
 800851c:	b2f6      	uxtb	r6, r6
 800851e:	4283      	cmp	r3, r0
 8008520:	4637      	mov	r7, r6
 8008522:	dc05      	bgt.n	8008530 <__swbuf_r+0x4e>
 8008524:	4621      	mov	r1, r4
 8008526:	4628      	mov	r0, r5
 8008528:	f000 fca6 	bl	8008e78 <_fflush_r>
 800852c:	2800      	cmp	r0, #0
 800852e:	d1ed      	bne.n	800850c <__swbuf_r+0x2a>
 8008530:	68a3      	ldr	r3, [r4, #8]
 8008532:	3b01      	subs	r3, #1
 8008534:	60a3      	str	r3, [r4, #8]
 8008536:	6823      	ldr	r3, [r4, #0]
 8008538:	1c5a      	adds	r2, r3, #1
 800853a:	6022      	str	r2, [r4, #0]
 800853c:	701e      	strb	r6, [r3, #0]
 800853e:	6962      	ldr	r2, [r4, #20]
 8008540:	1c43      	adds	r3, r0, #1
 8008542:	429a      	cmp	r2, r3
 8008544:	d004      	beq.n	8008550 <__swbuf_r+0x6e>
 8008546:	89a3      	ldrh	r3, [r4, #12]
 8008548:	07db      	lsls	r3, r3, #31
 800854a:	d5e1      	bpl.n	8008510 <__swbuf_r+0x2e>
 800854c:	2e0a      	cmp	r6, #10
 800854e:	d1df      	bne.n	8008510 <__swbuf_r+0x2e>
 8008550:	4621      	mov	r1, r4
 8008552:	4628      	mov	r0, r5
 8008554:	f000 fc90 	bl	8008e78 <_fflush_r>
 8008558:	2800      	cmp	r0, #0
 800855a:	d0d9      	beq.n	8008510 <__swbuf_r+0x2e>
 800855c:	e7d6      	b.n	800850c <__swbuf_r+0x2a>
	...

08008560 <__swsetup_r>:
 8008560:	b538      	push	{r3, r4, r5, lr}
 8008562:	4b29      	ldr	r3, [pc, #164]	@ (8008608 <__swsetup_r+0xa8>)
 8008564:	4605      	mov	r5, r0
 8008566:	6818      	ldr	r0, [r3, #0]
 8008568:	460c      	mov	r4, r1
 800856a:	b118      	cbz	r0, 8008574 <__swsetup_r+0x14>
 800856c:	6a03      	ldr	r3, [r0, #32]
 800856e:	b90b      	cbnz	r3, 8008574 <__swsetup_r+0x14>
 8008570:	f7ff ff2c 	bl	80083cc <__sinit>
 8008574:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008578:	0719      	lsls	r1, r3, #28
 800857a:	d422      	bmi.n	80085c2 <__swsetup_r+0x62>
 800857c:	06da      	lsls	r2, r3, #27
 800857e:	d407      	bmi.n	8008590 <__swsetup_r+0x30>
 8008580:	2209      	movs	r2, #9
 8008582:	602a      	str	r2, [r5, #0]
 8008584:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008588:	81a3      	strh	r3, [r4, #12]
 800858a:	f04f 30ff 	mov.w	r0, #4294967295
 800858e:	e033      	b.n	80085f8 <__swsetup_r+0x98>
 8008590:	0758      	lsls	r0, r3, #29
 8008592:	d512      	bpl.n	80085ba <__swsetup_r+0x5a>
 8008594:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008596:	b141      	cbz	r1, 80085aa <__swsetup_r+0x4a>
 8008598:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800859c:	4299      	cmp	r1, r3
 800859e:	d002      	beq.n	80085a6 <__swsetup_r+0x46>
 80085a0:	4628      	mov	r0, r5
 80085a2:	f000 f8cd 	bl	8008740 <_free_r>
 80085a6:	2300      	movs	r3, #0
 80085a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80085aa:	89a3      	ldrh	r3, [r4, #12]
 80085ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80085b0:	81a3      	strh	r3, [r4, #12]
 80085b2:	2300      	movs	r3, #0
 80085b4:	6063      	str	r3, [r4, #4]
 80085b6:	6923      	ldr	r3, [r4, #16]
 80085b8:	6023      	str	r3, [r4, #0]
 80085ba:	89a3      	ldrh	r3, [r4, #12]
 80085bc:	f043 0308 	orr.w	r3, r3, #8
 80085c0:	81a3      	strh	r3, [r4, #12]
 80085c2:	6923      	ldr	r3, [r4, #16]
 80085c4:	b94b      	cbnz	r3, 80085da <__swsetup_r+0x7a>
 80085c6:	89a3      	ldrh	r3, [r4, #12]
 80085c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80085cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085d0:	d003      	beq.n	80085da <__swsetup_r+0x7a>
 80085d2:	4621      	mov	r1, r4
 80085d4:	4628      	mov	r0, r5
 80085d6:	f000 fc9d 	bl	8008f14 <__smakebuf_r>
 80085da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085de:	f013 0201 	ands.w	r2, r3, #1
 80085e2:	d00a      	beq.n	80085fa <__swsetup_r+0x9a>
 80085e4:	2200      	movs	r2, #0
 80085e6:	60a2      	str	r2, [r4, #8]
 80085e8:	6962      	ldr	r2, [r4, #20]
 80085ea:	4252      	negs	r2, r2
 80085ec:	61a2      	str	r2, [r4, #24]
 80085ee:	6922      	ldr	r2, [r4, #16]
 80085f0:	b942      	cbnz	r2, 8008604 <__swsetup_r+0xa4>
 80085f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80085f6:	d1c5      	bne.n	8008584 <__swsetup_r+0x24>
 80085f8:	bd38      	pop	{r3, r4, r5, pc}
 80085fa:	0799      	lsls	r1, r3, #30
 80085fc:	bf58      	it	pl
 80085fe:	6962      	ldrpl	r2, [r4, #20]
 8008600:	60a2      	str	r2, [r4, #8]
 8008602:	e7f4      	b.n	80085ee <__swsetup_r+0x8e>
 8008604:	2000      	movs	r0, #0
 8008606:	e7f7      	b.n	80085f8 <__swsetup_r+0x98>
 8008608:	20000048 	.word	0x20000048

0800860c <memset>:
 800860c:	4402      	add	r2, r0
 800860e:	4603      	mov	r3, r0
 8008610:	4293      	cmp	r3, r2
 8008612:	d100      	bne.n	8008616 <memset+0xa>
 8008614:	4770      	bx	lr
 8008616:	f803 1b01 	strb.w	r1, [r3], #1
 800861a:	e7f9      	b.n	8008610 <memset+0x4>

0800861c <_close_r>:
 800861c:	b538      	push	{r3, r4, r5, lr}
 800861e:	4d06      	ldr	r5, [pc, #24]	@ (8008638 <_close_r+0x1c>)
 8008620:	2300      	movs	r3, #0
 8008622:	4604      	mov	r4, r0
 8008624:	4608      	mov	r0, r1
 8008626:	602b      	str	r3, [r5, #0]
 8008628:	f7f9 fd3d 	bl	80020a6 <_close>
 800862c:	1c43      	adds	r3, r0, #1
 800862e:	d102      	bne.n	8008636 <_close_r+0x1a>
 8008630:	682b      	ldr	r3, [r5, #0]
 8008632:	b103      	cbz	r3, 8008636 <_close_r+0x1a>
 8008634:	6023      	str	r3, [r4, #0]
 8008636:	bd38      	pop	{r3, r4, r5, pc}
 8008638:	20000ffc 	.word	0x20000ffc

0800863c <_lseek_r>:
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	4d07      	ldr	r5, [pc, #28]	@ (800865c <_lseek_r+0x20>)
 8008640:	4604      	mov	r4, r0
 8008642:	4608      	mov	r0, r1
 8008644:	4611      	mov	r1, r2
 8008646:	2200      	movs	r2, #0
 8008648:	602a      	str	r2, [r5, #0]
 800864a:	461a      	mov	r2, r3
 800864c:	f7f9 fd52 	bl	80020f4 <_lseek>
 8008650:	1c43      	adds	r3, r0, #1
 8008652:	d102      	bne.n	800865a <_lseek_r+0x1e>
 8008654:	682b      	ldr	r3, [r5, #0]
 8008656:	b103      	cbz	r3, 800865a <_lseek_r+0x1e>
 8008658:	6023      	str	r3, [r4, #0]
 800865a:	bd38      	pop	{r3, r4, r5, pc}
 800865c:	20000ffc 	.word	0x20000ffc

08008660 <_read_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4d07      	ldr	r5, [pc, #28]	@ (8008680 <_read_r+0x20>)
 8008664:	4604      	mov	r4, r0
 8008666:	4608      	mov	r0, r1
 8008668:	4611      	mov	r1, r2
 800866a:	2200      	movs	r2, #0
 800866c:	602a      	str	r2, [r5, #0]
 800866e:	461a      	mov	r2, r3
 8008670:	f7f9 fcfc 	bl	800206c <_read>
 8008674:	1c43      	adds	r3, r0, #1
 8008676:	d102      	bne.n	800867e <_read_r+0x1e>
 8008678:	682b      	ldr	r3, [r5, #0]
 800867a:	b103      	cbz	r3, 800867e <_read_r+0x1e>
 800867c:	6023      	str	r3, [r4, #0]
 800867e:	bd38      	pop	{r3, r4, r5, pc}
 8008680:	20000ffc 	.word	0x20000ffc

08008684 <_sbrk_r>:
 8008684:	b538      	push	{r3, r4, r5, lr}
 8008686:	4d06      	ldr	r5, [pc, #24]	@ (80086a0 <_sbrk_r+0x1c>)
 8008688:	2300      	movs	r3, #0
 800868a:	4604      	mov	r4, r0
 800868c:	4608      	mov	r0, r1
 800868e:	602b      	str	r3, [r5, #0]
 8008690:	f7f9 fd3e 	bl	8002110 <_sbrk>
 8008694:	1c43      	adds	r3, r0, #1
 8008696:	d102      	bne.n	800869e <_sbrk_r+0x1a>
 8008698:	682b      	ldr	r3, [r5, #0]
 800869a:	b103      	cbz	r3, 800869e <_sbrk_r+0x1a>
 800869c:	6023      	str	r3, [r4, #0]
 800869e:	bd38      	pop	{r3, r4, r5, pc}
 80086a0:	20000ffc 	.word	0x20000ffc

080086a4 <_write_r>:
 80086a4:	b538      	push	{r3, r4, r5, lr}
 80086a6:	4d07      	ldr	r5, [pc, #28]	@ (80086c4 <_write_r+0x20>)
 80086a8:	4604      	mov	r4, r0
 80086aa:	4608      	mov	r0, r1
 80086ac:	4611      	mov	r1, r2
 80086ae:	2200      	movs	r2, #0
 80086b0:	602a      	str	r2, [r5, #0]
 80086b2:	461a      	mov	r2, r3
 80086b4:	f7f8 fc96 	bl	8000fe4 <_write>
 80086b8:	1c43      	adds	r3, r0, #1
 80086ba:	d102      	bne.n	80086c2 <_write_r+0x1e>
 80086bc:	682b      	ldr	r3, [r5, #0]
 80086be:	b103      	cbz	r3, 80086c2 <_write_r+0x1e>
 80086c0:	6023      	str	r3, [r4, #0]
 80086c2:	bd38      	pop	{r3, r4, r5, pc}
 80086c4:	20000ffc 	.word	0x20000ffc

080086c8 <__errno>:
 80086c8:	4b01      	ldr	r3, [pc, #4]	@ (80086d0 <__errno+0x8>)
 80086ca:	6818      	ldr	r0, [r3, #0]
 80086cc:	4770      	bx	lr
 80086ce:	bf00      	nop
 80086d0:	20000048 	.word	0x20000048

080086d4 <__libc_init_array>:
 80086d4:	b570      	push	{r4, r5, r6, lr}
 80086d6:	4d0d      	ldr	r5, [pc, #52]	@ (800870c <__libc_init_array+0x38>)
 80086d8:	4c0d      	ldr	r4, [pc, #52]	@ (8008710 <__libc_init_array+0x3c>)
 80086da:	1b64      	subs	r4, r4, r5
 80086dc:	10a4      	asrs	r4, r4, #2
 80086de:	2600      	movs	r6, #0
 80086e0:	42a6      	cmp	r6, r4
 80086e2:	d109      	bne.n	80086f8 <__libc_init_array+0x24>
 80086e4:	4d0b      	ldr	r5, [pc, #44]	@ (8008714 <__libc_init_array+0x40>)
 80086e6:	4c0c      	ldr	r4, [pc, #48]	@ (8008718 <__libc_init_array+0x44>)
 80086e8:	f001 fc20 	bl	8009f2c <_init>
 80086ec:	1b64      	subs	r4, r4, r5
 80086ee:	10a4      	asrs	r4, r4, #2
 80086f0:	2600      	movs	r6, #0
 80086f2:	42a6      	cmp	r6, r4
 80086f4:	d105      	bne.n	8008702 <__libc_init_array+0x2e>
 80086f6:	bd70      	pop	{r4, r5, r6, pc}
 80086f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80086fc:	4798      	blx	r3
 80086fe:	3601      	adds	r6, #1
 8008700:	e7ee      	b.n	80086e0 <__libc_init_array+0xc>
 8008702:	f855 3b04 	ldr.w	r3, [r5], #4
 8008706:	4798      	blx	r3
 8008708:	3601      	adds	r6, #1
 800870a:	e7f2      	b.n	80086f2 <__libc_init_array+0x1e>
 800870c:	0800a050 	.word	0x0800a050
 8008710:	0800a050 	.word	0x0800a050
 8008714:	0800a050 	.word	0x0800a050
 8008718:	0800a054 	.word	0x0800a054

0800871c <__retarget_lock_init_recursive>:
 800871c:	4770      	bx	lr

0800871e <__retarget_lock_acquire_recursive>:
 800871e:	4770      	bx	lr

08008720 <__retarget_lock_release_recursive>:
 8008720:	4770      	bx	lr

08008722 <memcpy>:
 8008722:	440a      	add	r2, r1
 8008724:	4291      	cmp	r1, r2
 8008726:	f100 33ff 	add.w	r3, r0, #4294967295
 800872a:	d100      	bne.n	800872e <memcpy+0xc>
 800872c:	4770      	bx	lr
 800872e:	b510      	push	{r4, lr}
 8008730:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008734:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008738:	4291      	cmp	r1, r2
 800873a:	d1f9      	bne.n	8008730 <memcpy+0xe>
 800873c:	bd10      	pop	{r4, pc}
	...

08008740 <_free_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4605      	mov	r5, r0
 8008744:	2900      	cmp	r1, #0
 8008746:	d041      	beq.n	80087cc <_free_r+0x8c>
 8008748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800874c:	1f0c      	subs	r4, r1, #4
 800874e:	2b00      	cmp	r3, #0
 8008750:	bfb8      	it	lt
 8008752:	18e4      	addlt	r4, r4, r3
 8008754:	f7ff fda2 	bl	800829c <__malloc_lock>
 8008758:	4a1d      	ldr	r2, [pc, #116]	@ (80087d0 <_free_r+0x90>)
 800875a:	6813      	ldr	r3, [r2, #0]
 800875c:	b933      	cbnz	r3, 800876c <_free_r+0x2c>
 800875e:	6063      	str	r3, [r4, #4]
 8008760:	6014      	str	r4, [r2, #0]
 8008762:	4628      	mov	r0, r5
 8008764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008768:	f7ff bd9e 	b.w	80082a8 <__malloc_unlock>
 800876c:	42a3      	cmp	r3, r4
 800876e:	d908      	bls.n	8008782 <_free_r+0x42>
 8008770:	6820      	ldr	r0, [r4, #0]
 8008772:	1821      	adds	r1, r4, r0
 8008774:	428b      	cmp	r3, r1
 8008776:	bf01      	itttt	eq
 8008778:	6819      	ldreq	r1, [r3, #0]
 800877a:	685b      	ldreq	r3, [r3, #4]
 800877c:	1809      	addeq	r1, r1, r0
 800877e:	6021      	streq	r1, [r4, #0]
 8008780:	e7ed      	b.n	800875e <_free_r+0x1e>
 8008782:	461a      	mov	r2, r3
 8008784:	685b      	ldr	r3, [r3, #4]
 8008786:	b10b      	cbz	r3, 800878c <_free_r+0x4c>
 8008788:	42a3      	cmp	r3, r4
 800878a:	d9fa      	bls.n	8008782 <_free_r+0x42>
 800878c:	6811      	ldr	r1, [r2, #0]
 800878e:	1850      	adds	r0, r2, r1
 8008790:	42a0      	cmp	r0, r4
 8008792:	d10b      	bne.n	80087ac <_free_r+0x6c>
 8008794:	6820      	ldr	r0, [r4, #0]
 8008796:	4401      	add	r1, r0
 8008798:	1850      	adds	r0, r2, r1
 800879a:	4283      	cmp	r3, r0
 800879c:	6011      	str	r1, [r2, #0]
 800879e:	d1e0      	bne.n	8008762 <_free_r+0x22>
 80087a0:	6818      	ldr	r0, [r3, #0]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	6053      	str	r3, [r2, #4]
 80087a6:	4408      	add	r0, r1
 80087a8:	6010      	str	r0, [r2, #0]
 80087aa:	e7da      	b.n	8008762 <_free_r+0x22>
 80087ac:	d902      	bls.n	80087b4 <_free_r+0x74>
 80087ae:	230c      	movs	r3, #12
 80087b0:	602b      	str	r3, [r5, #0]
 80087b2:	e7d6      	b.n	8008762 <_free_r+0x22>
 80087b4:	6820      	ldr	r0, [r4, #0]
 80087b6:	1821      	adds	r1, r4, r0
 80087b8:	428b      	cmp	r3, r1
 80087ba:	bf04      	itt	eq
 80087bc:	6819      	ldreq	r1, [r3, #0]
 80087be:	685b      	ldreq	r3, [r3, #4]
 80087c0:	6063      	str	r3, [r4, #4]
 80087c2:	bf04      	itt	eq
 80087c4:	1809      	addeq	r1, r1, r0
 80087c6:	6021      	streq	r1, [r4, #0]
 80087c8:	6054      	str	r4, [r2, #4]
 80087ca:	e7ca      	b.n	8008762 <_free_r+0x22>
 80087cc:	bd38      	pop	{r3, r4, r5, pc}
 80087ce:	bf00      	nop
 80087d0:	20000ebc 	.word	0x20000ebc

080087d4 <__sfputc_r>:
 80087d4:	6893      	ldr	r3, [r2, #8]
 80087d6:	3b01      	subs	r3, #1
 80087d8:	2b00      	cmp	r3, #0
 80087da:	b410      	push	{r4}
 80087dc:	6093      	str	r3, [r2, #8]
 80087de:	da08      	bge.n	80087f2 <__sfputc_r+0x1e>
 80087e0:	6994      	ldr	r4, [r2, #24]
 80087e2:	42a3      	cmp	r3, r4
 80087e4:	db01      	blt.n	80087ea <__sfputc_r+0x16>
 80087e6:	290a      	cmp	r1, #10
 80087e8:	d103      	bne.n	80087f2 <__sfputc_r+0x1e>
 80087ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087ee:	f7ff be78 	b.w	80084e2 <__swbuf_r>
 80087f2:	6813      	ldr	r3, [r2, #0]
 80087f4:	1c58      	adds	r0, r3, #1
 80087f6:	6010      	str	r0, [r2, #0]
 80087f8:	7019      	strb	r1, [r3, #0]
 80087fa:	4608      	mov	r0, r1
 80087fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008800:	4770      	bx	lr

08008802 <__sfputs_r>:
 8008802:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008804:	4606      	mov	r6, r0
 8008806:	460f      	mov	r7, r1
 8008808:	4614      	mov	r4, r2
 800880a:	18d5      	adds	r5, r2, r3
 800880c:	42ac      	cmp	r4, r5
 800880e:	d101      	bne.n	8008814 <__sfputs_r+0x12>
 8008810:	2000      	movs	r0, #0
 8008812:	e007      	b.n	8008824 <__sfputs_r+0x22>
 8008814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008818:	463a      	mov	r2, r7
 800881a:	4630      	mov	r0, r6
 800881c:	f7ff ffda 	bl	80087d4 <__sfputc_r>
 8008820:	1c43      	adds	r3, r0, #1
 8008822:	d1f3      	bne.n	800880c <__sfputs_r+0xa>
 8008824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008828 <_vfiprintf_r>:
 8008828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800882c:	460d      	mov	r5, r1
 800882e:	b09d      	sub	sp, #116	@ 0x74
 8008830:	4614      	mov	r4, r2
 8008832:	4698      	mov	r8, r3
 8008834:	4606      	mov	r6, r0
 8008836:	b118      	cbz	r0, 8008840 <_vfiprintf_r+0x18>
 8008838:	6a03      	ldr	r3, [r0, #32]
 800883a:	b90b      	cbnz	r3, 8008840 <_vfiprintf_r+0x18>
 800883c:	f7ff fdc6 	bl	80083cc <__sinit>
 8008840:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008842:	07d9      	lsls	r1, r3, #31
 8008844:	d405      	bmi.n	8008852 <_vfiprintf_r+0x2a>
 8008846:	89ab      	ldrh	r3, [r5, #12]
 8008848:	059a      	lsls	r2, r3, #22
 800884a:	d402      	bmi.n	8008852 <_vfiprintf_r+0x2a>
 800884c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800884e:	f7ff ff66 	bl	800871e <__retarget_lock_acquire_recursive>
 8008852:	89ab      	ldrh	r3, [r5, #12]
 8008854:	071b      	lsls	r3, r3, #28
 8008856:	d501      	bpl.n	800885c <_vfiprintf_r+0x34>
 8008858:	692b      	ldr	r3, [r5, #16]
 800885a:	b99b      	cbnz	r3, 8008884 <_vfiprintf_r+0x5c>
 800885c:	4629      	mov	r1, r5
 800885e:	4630      	mov	r0, r6
 8008860:	f7ff fe7e 	bl	8008560 <__swsetup_r>
 8008864:	b170      	cbz	r0, 8008884 <_vfiprintf_r+0x5c>
 8008866:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008868:	07dc      	lsls	r4, r3, #31
 800886a:	d504      	bpl.n	8008876 <_vfiprintf_r+0x4e>
 800886c:	f04f 30ff 	mov.w	r0, #4294967295
 8008870:	b01d      	add	sp, #116	@ 0x74
 8008872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008876:	89ab      	ldrh	r3, [r5, #12]
 8008878:	0598      	lsls	r0, r3, #22
 800887a:	d4f7      	bmi.n	800886c <_vfiprintf_r+0x44>
 800887c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800887e:	f7ff ff4f 	bl	8008720 <__retarget_lock_release_recursive>
 8008882:	e7f3      	b.n	800886c <_vfiprintf_r+0x44>
 8008884:	2300      	movs	r3, #0
 8008886:	9309      	str	r3, [sp, #36]	@ 0x24
 8008888:	2320      	movs	r3, #32
 800888a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800888e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008892:	2330      	movs	r3, #48	@ 0x30
 8008894:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008a44 <_vfiprintf_r+0x21c>
 8008898:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800889c:	f04f 0901 	mov.w	r9, #1
 80088a0:	4623      	mov	r3, r4
 80088a2:	469a      	mov	sl, r3
 80088a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088a8:	b10a      	cbz	r2, 80088ae <_vfiprintf_r+0x86>
 80088aa:	2a25      	cmp	r2, #37	@ 0x25
 80088ac:	d1f9      	bne.n	80088a2 <_vfiprintf_r+0x7a>
 80088ae:	ebba 0b04 	subs.w	fp, sl, r4
 80088b2:	d00b      	beq.n	80088cc <_vfiprintf_r+0xa4>
 80088b4:	465b      	mov	r3, fp
 80088b6:	4622      	mov	r2, r4
 80088b8:	4629      	mov	r1, r5
 80088ba:	4630      	mov	r0, r6
 80088bc:	f7ff ffa1 	bl	8008802 <__sfputs_r>
 80088c0:	3001      	adds	r0, #1
 80088c2:	f000 80a7 	beq.w	8008a14 <_vfiprintf_r+0x1ec>
 80088c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088c8:	445a      	add	r2, fp
 80088ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80088cc:	f89a 3000 	ldrb.w	r3, [sl]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	f000 809f 	beq.w	8008a14 <_vfiprintf_r+0x1ec>
 80088d6:	2300      	movs	r3, #0
 80088d8:	f04f 32ff 	mov.w	r2, #4294967295
 80088dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80088e0:	f10a 0a01 	add.w	sl, sl, #1
 80088e4:	9304      	str	r3, [sp, #16]
 80088e6:	9307      	str	r3, [sp, #28]
 80088e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80088ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80088ee:	4654      	mov	r4, sl
 80088f0:	2205      	movs	r2, #5
 80088f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088f6:	4853      	ldr	r0, [pc, #332]	@ (8008a44 <_vfiprintf_r+0x21c>)
 80088f8:	f7f7 fc6a 	bl	80001d0 <memchr>
 80088fc:	9a04      	ldr	r2, [sp, #16]
 80088fe:	b9d8      	cbnz	r0, 8008938 <_vfiprintf_r+0x110>
 8008900:	06d1      	lsls	r1, r2, #27
 8008902:	bf44      	itt	mi
 8008904:	2320      	movmi	r3, #32
 8008906:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800890a:	0713      	lsls	r3, r2, #28
 800890c:	bf44      	itt	mi
 800890e:	232b      	movmi	r3, #43	@ 0x2b
 8008910:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008914:	f89a 3000 	ldrb.w	r3, [sl]
 8008918:	2b2a      	cmp	r3, #42	@ 0x2a
 800891a:	d015      	beq.n	8008948 <_vfiprintf_r+0x120>
 800891c:	9a07      	ldr	r2, [sp, #28]
 800891e:	4654      	mov	r4, sl
 8008920:	2000      	movs	r0, #0
 8008922:	f04f 0c0a 	mov.w	ip, #10
 8008926:	4621      	mov	r1, r4
 8008928:	f811 3b01 	ldrb.w	r3, [r1], #1
 800892c:	3b30      	subs	r3, #48	@ 0x30
 800892e:	2b09      	cmp	r3, #9
 8008930:	d94b      	bls.n	80089ca <_vfiprintf_r+0x1a2>
 8008932:	b1b0      	cbz	r0, 8008962 <_vfiprintf_r+0x13a>
 8008934:	9207      	str	r2, [sp, #28]
 8008936:	e014      	b.n	8008962 <_vfiprintf_r+0x13a>
 8008938:	eba0 0308 	sub.w	r3, r0, r8
 800893c:	fa09 f303 	lsl.w	r3, r9, r3
 8008940:	4313      	orrs	r3, r2
 8008942:	9304      	str	r3, [sp, #16]
 8008944:	46a2      	mov	sl, r4
 8008946:	e7d2      	b.n	80088ee <_vfiprintf_r+0xc6>
 8008948:	9b03      	ldr	r3, [sp, #12]
 800894a:	1d19      	adds	r1, r3, #4
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	9103      	str	r1, [sp, #12]
 8008950:	2b00      	cmp	r3, #0
 8008952:	bfbb      	ittet	lt
 8008954:	425b      	neglt	r3, r3
 8008956:	f042 0202 	orrlt.w	r2, r2, #2
 800895a:	9307      	strge	r3, [sp, #28]
 800895c:	9307      	strlt	r3, [sp, #28]
 800895e:	bfb8      	it	lt
 8008960:	9204      	strlt	r2, [sp, #16]
 8008962:	7823      	ldrb	r3, [r4, #0]
 8008964:	2b2e      	cmp	r3, #46	@ 0x2e
 8008966:	d10a      	bne.n	800897e <_vfiprintf_r+0x156>
 8008968:	7863      	ldrb	r3, [r4, #1]
 800896a:	2b2a      	cmp	r3, #42	@ 0x2a
 800896c:	d132      	bne.n	80089d4 <_vfiprintf_r+0x1ac>
 800896e:	9b03      	ldr	r3, [sp, #12]
 8008970:	1d1a      	adds	r2, r3, #4
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	9203      	str	r2, [sp, #12]
 8008976:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800897a:	3402      	adds	r4, #2
 800897c:	9305      	str	r3, [sp, #20]
 800897e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008a54 <_vfiprintf_r+0x22c>
 8008982:	7821      	ldrb	r1, [r4, #0]
 8008984:	2203      	movs	r2, #3
 8008986:	4650      	mov	r0, sl
 8008988:	f7f7 fc22 	bl	80001d0 <memchr>
 800898c:	b138      	cbz	r0, 800899e <_vfiprintf_r+0x176>
 800898e:	9b04      	ldr	r3, [sp, #16]
 8008990:	eba0 000a 	sub.w	r0, r0, sl
 8008994:	2240      	movs	r2, #64	@ 0x40
 8008996:	4082      	lsls	r2, r0
 8008998:	4313      	orrs	r3, r2
 800899a:	3401      	adds	r4, #1
 800899c:	9304      	str	r3, [sp, #16]
 800899e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089a2:	4829      	ldr	r0, [pc, #164]	@ (8008a48 <_vfiprintf_r+0x220>)
 80089a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089a8:	2206      	movs	r2, #6
 80089aa:	f7f7 fc11 	bl	80001d0 <memchr>
 80089ae:	2800      	cmp	r0, #0
 80089b0:	d03f      	beq.n	8008a32 <_vfiprintf_r+0x20a>
 80089b2:	4b26      	ldr	r3, [pc, #152]	@ (8008a4c <_vfiprintf_r+0x224>)
 80089b4:	bb1b      	cbnz	r3, 80089fe <_vfiprintf_r+0x1d6>
 80089b6:	9b03      	ldr	r3, [sp, #12]
 80089b8:	3307      	adds	r3, #7
 80089ba:	f023 0307 	bic.w	r3, r3, #7
 80089be:	3308      	adds	r3, #8
 80089c0:	9303      	str	r3, [sp, #12]
 80089c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089c4:	443b      	add	r3, r7
 80089c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80089c8:	e76a      	b.n	80088a0 <_vfiprintf_r+0x78>
 80089ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80089ce:	460c      	mov	r4, r1
 80089d0:	2001      	movs	r0, #1
 80089d2:	e7a8      	b.n	8008926 <_vfiprintf_r+0xfe>
 80089d4:	2300      	movs	r3, #0
 80089d6:	3401      	adds	r4, #1
 80089d8:	9305      	str	r3, [sp, #20]
 80089da:	4619      	mov	r1, r3
 80089dc:	f04f 0c0a 	mov.w	ip, #10
 80089e0:	4620      	mov	r0, r4
 80089e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80089e6:	3a30      	subs	r2, #48	@ 0x30
 80089e8:	2a09      	cmp	r2, #9
 80089ea:	d903      	bls.n	80089f4 <_vfiprintf_r+0x1cc>
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d0c6      	beq.n	800897e <_vfiprintf_r+0x156>
 80089f0:	9105      	str	r1, [sp, #20]
 80089f2:	e7c4      	b.n	800897e <_vfiprintf_r+0x156>
 80089f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80089f8:	4604      	mov	r4, r0
 80089fa:	2301      	movs	r3, #1
 80089fc:	e7f0      	b.n	80089e0 <_vfiprintf_r+0x1b8>
 80089fe:	ab03      	add	r3, sp, #12
 8008a00:	9300      	str	r3, [sp, #0]
 8008a02:	462a      	mov	r2, r5
 8008a04:	4b12      	ldr	r3, [pc, #72]	@ (8008a50 <_vfiprintf_r+0x228>)
 8008a06:	a904      	add	r1, sp, #16
 8008a08:	4630      	mov	r0, r6
 8008a0a:	f3af 8000 	nop.w
 8008a0e:	4607      	mov	r7, r0
 8008a10:	1c78      	adds	r0, r7, #1
 8008a12:	d1d6      	bne.n	80089c2 <_vfiprintf_r+0x19a>
 8008a14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a16:	07d9      	lsls	r1, r3, #31
 8008a18:	d405      	bmi.n	8008a26 <_vfiprintf_r+0x1fe>
 8008a1a:	89ab      	ldrh	r3, [r5, #12]
 8008a1c:	059a      	lsls	r2, r3, #22
 8008a1e:	d402      	bmi.n	8008a26 <_vfiprintf_r+0x1fe>
 8008a20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a22:	f7ff fe7d 	bl	8008720 <__retarget_lock_release_recursive>
 8008a26:	89ab      	ldrh	r3, [r5, #12]
 8008a28:	065b      	lsls	r3, r3, #25
 8008a2a:	f53f af1f 	bmi.w	800886c <_vfiprintf_r+0x44>
 8008a2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a30:	e71e      	b.n	8008870 <_vfiprintf_r+0x48>
 8008a32:	ab03      	add	r3, sp, #12
 8008a34:	9300      	str	r3, [sp, #0]
 8008a36:	462a      	mov	r2, r5
 8008a38:	4b05      	ldr	r3, [pc, #20]	@ (8008a50 <_vfiprintf_r+0x228>)
 8008a3a:	a904      	add	r1, sp, #16
 8008a3c:	4630      	mov	r0, r6
 8008a3e:	f000 f879 	bl	8008b34 <_printf_i>
 8008a42:	e7e4      	b.n	8008a0e <_vfiprintf_r+0x1e6>
 8008a44:	08009fd4 	.word	0x08009fd4
 8008a48:	08009fde 	.word	0x08009fde
 8008a4c:	00000000 	.word	0x00000000
 8008a50:	08008803 	.word	0x08008803
 8008a54:	08009fda 	.word	0x08009fda

08008a58 <_printf_common>:
 8008a58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a5c:	4616      	mov	r6, r2
 8008a5e:	4698      	mov	r8, r3
 8008a60:	688a      	ldr	r2, [r1, #8]
 8008a62:	690b      	ldr	r3, [r1, #16]
 8008a64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	bfb8      	it	lt
 8008a6c:	4613      	movlt	r3, r2
 8008a6e:	6033      	str	r3, [r6, #0]
 8008a70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008a74:	4607      	mov	r7, r0
 8008a76:	460c      	mov	r4, r1
 8008a78:	b10a      	cbz	r2, 8008a7e <_printf_common+0x26>
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	6033      	str	r3, [r6, #0]
 8008a7e:	6823      	ldr	r3, [r4, #0]
 8008a80:	0699      	lsls	r1, r3, #26
 8008a82:	bf42      	ittt	mi
 8008a84:	6833      	ldrmi	r3, [r6, #0]
 8008a86:	3302      	addmi	r3, #2
 8008a88:	6033      	strmi	r3, [r6, #0]
 8008a8a:	6825      	ldr	r5, [r4, #0]
 8008a8c:	f015 0506 	ands.w	r5, r5, #6
 8008a90:	d106      	bne.n	8008aa0 <_printf_common+0x48>
 8008a92:	f104 0a19 	add.w	sl, r4, #25
 8008a96:	68e3      	ldr	r3, [r4, #12]
 8008a98:	6832      	ldr	r2, [r6, #0]
 8008a9a:	1a9b      	subs	r3, r3, r2
 8008a9c:	42ab      	cmp	r3, r5
 8008a9e:	dc26      	bgt.n	8008aee <_printf_common+0x96>
 8008aa0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008aa4:	6822      	ldr	r2, [r4, #0]
 8008aa6:	3b00      	subs	r3, #0
 8008aa8:	bf18      	it	ne
 8008aaa:	2301      	movne	r3, #1
 8008aac:	0692      	lsls	r2, r2, #26
 8008aae:	d42b      	bmi.n	8008b08 <_printf_common+0xb0>
 8008ab0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008ab4:	4641      	mov	r1, r8
 8008ab6:	4638      	mov	r0, r7
 8008ab8:	47c8      	blx	r9
 8008aba:	3001      	adds	r0, #1
 8008abc:	d01e      	beq.n	8008afc <_printf_common+0xa4>
 8008abe:	6823      	ldr	r3, [r4, #0]
 8008ac0:	6922      	ldr	r2, [r4, #16]
 8008ac2:	f003 0306 	and.w	r3, r3, #6
 8008ac6:	2b04      	cmp	r3, #4
 8008ac8:	bf02      	ittt	eq
 8008aca:	68e5      	ldreq	r5, [r4, #12]
 8008acc:	6833      	ldreq	r3, [r6, #0]
 8008ace:	1aed      	subeq	r5, r5, r3
 8008ad0:	68a3      	ldr	r3, [r4, #8]
 8008ad2:	bf0c      	ite	eq
 8008ad4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ad8:	2500      	movne	r5, #0
 8008ada:	4293      	cmp	r3, r2
 8008adc:	bfc4      	itt	gt
 8008ade:	1a9b      	subgt	r3, r3, r2
 8008ae0:	18ed      	addgt	r5, r5, r3
 8008ae2:	2600      	movs	r6, #0
 8008ae4:	341a      	adds	r4, #26
 8008ae6:	42b5      	cmp	r5, r6
 8008ae8:	d11a      	bne.n	8008b20 <_printf_common+0xc8>
 8008aea:	2000      	movs	r0, #0
 8008aec:	e008      	b.n	8008b00 <_printf_common+0xa8>
 8008aee:	2301      	movs	r3, #1
 8008af0:	4652      	mov	r2, sl
 8008af2:	4641      	mov	r1, r8
 8008af4:	4638      	mov	r0, r7
 8008af6:	47c8      	blx	r9
 8008af8:	3001      	adds	r0, #1
 8008afa:	d103      	bne.n	8008b04 <_printf_common+0xac>
 8008afc:	f04f 30ff 	mov.w	r0, #4294967295
 8008b00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b04:	3501      	adds	r5, #1
 8008b06:	e7c6      	b.n	8008a96 <_printf_common+0x3e>
 8008b08:	18e1      	adds	r1, r4, r3
 8008b0a:	1c5a      	adds	r2, r3, #1
 8008b0c:	2030      	movs	r0, #48	@ 0x30
 8008b0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b12:	4422      	add	r2, r4
 8008b14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b1c:	3302      	adds	r3, #2
 8008b1e:	e7c7      	b.n	8008ab0 <_printf_common+0x58>
 8008b20:	2301      	movs	r3, #1
 8008b22:	4622      	mov	r2, r4
 8008b24:	4641      	mov	r1, r8
 8008b26:	4638      	mov	r0, r7
 8008b28:	47c8      	blx	r9
 8008b2a:	3001      	adds	r0, #1
 8008b2c:	d0e6      	beq.n	8008afc <_printf_common+0xa4>
 8008b2e:	3601      	adds	r6, #1
 8008b30:	e7d9      	b.n	8008ae6 <_printf_common+0x8e>
	...

08008b34 <_printf_i>:
 8008b34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b38:	7e0f      	ldrb	r7, [r1, #24]
 8008b3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b3c:	2f78      	cmp	r7, #120	@ 0x78
 8008b3e:	4691      	mov	r9, r2
 8008b40:	4680      	mov	r8, r0
 8008b42:	460c      	mov	r4, r1
 8008b44:	469a      	mov	sl, r3
 8008b46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008b4a:	d807      	bhi.n	8008b5c <_printf_i+0x28>
 8008b4c:	2f62      	cmp	r7, #98	@ 0x62
 8008b4e:	d80a      	bhi.n	8008b66 <_printf_i+0x32>
 8008b50:	2f00      	cmp	r7, #0
 8008b52:	f000 80d1 	beq.w	8008cf8 <_printf_i+0x1c4>
 8008b56:	2f58      	cmp	r7, #88	@ 0x58
 8008b58:	f000 80b8 	beq.w	8008ccc <_printf_i+0x198>
 8008b5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008b64:	e03a      	b.n	8008bdc <_printf_i+0xa8>
 8008b66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008b6a:	2b15      	cmp	r3, #21
 8008b6c:	d8f6      	bhi.n	8008b5c <_printf_i+0x28>
 8008b6e:	a101      	add	r1, pc, #4	@ (adr r1, 8008b74 <_printf_i+0x40>)
 8008b70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008b74:	08008bcd 	.word	0x08008bcd
 8008b78:	08008be1 	.word	0x08008be1
 8008b7c:	08008b5d 	.word	0x08008b5d
 8008b80:	08008b5d 	.word	0x08008b5d
 8008b84:	08008b5d 	.word	0x08008b5d
 8008b88:	08008b5d 	.word	0x08008b5d
 8008b8c:	08008be1 	.word	0x08008be1
 8008b90:	08008b5d 	.word	0x08008b5d
 8008b94:	08008b5d 	.word	0x08008b5d
 8008b98:	08008b5d 	.word	0x08008b5d
 8008b9c:	08008b5d 	.word	0x08008b5d
 8008ba0:	08008cdf 	.word	0x08008cdf
 8008ba4:	08008c0b 	.word	0x08008c0b
 8008ba8:	08008c99 	.word	0x08008c99
 8008bac:	08008b5d 	.word	0x08008b5d
 8008bb0:	08008b5d 	.word	0x08008b5d
 8008bb4:	08008d01 	.word	0x08008d01
 8008bb8:	08008b5d 	.word	0x08008b5d
 8008bbc:	08008c0b 	.word	0x08008c0b
 8008bc0:	08008b5d 	.word	0x08008b5d
 8008bc4:	08008b5d 	.word	0x08008b5d
 8008bc8:	08008ca1 	.word	0x08008ca1
 8008bcc:	6833      	ldr	r3, [r6, #0]
 8008bce:	1d1a      	adds	r2, r3, #4
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	6032      	str	r2, [r6, #0]
 8008bd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008bd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008bdc:	2301      	movs	r3, #1
 8008bde:	e09c      	b.n	8008d1a <_printf_i+0x1e6>
 8008be0:	6833      	ldr	r3, [r6, #0]
 8008be2:	6820      	ldr	r0, [r4, #0]
 8008be4:	1d19      	adds	r1, r3, #4
 8008be6:	6031      	str	r1, [r6, #0]
 8008be8:	0606      	lsls	r6, r0, #24
 8008bea:	d501      	bpl.n	8008bf0 <_printf_i+0xbc>
 8008bec:	681d      	ldr	r5, [r3, #0]
 8008bee:	e003      	b.n	8008bf8 <_printf_i+0xc4>
 8008bf0:	0645      	lsls	r5, r0, #25
 8008bf2:	d5fb      	bpl.n	8008bec <_printf_i+0xb8>
 8008bf4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008bf8:	2d00      	cmp	r5, #0
 8008bfa:	da03      	bge.n	8008c04 <_printf_i+0xd0>
 8008bfc:	232d      	movs	r3, #45	@ 0x2d
 8008bfe:	426d      	negs	r5, r5
 8008c00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c04:	4858      	ldr	r0, [pc, #352]	@ (8008d68 <_printf_i+0x234>)
 8008c06:	230a      	movs	r3, #10
 8008c08:	e011      	b.n	8008c2e <_printf_i+0xfa>
 8008c0a:	6821      	ldr	r1, [r4, #0]
 8008c0c:	6833      	ldr	r3, [r6, #0]
 8008c0e:	0608      	lsls	r0, r1, #24
 8008c10:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c14:	d402      	bmi.n	8008c1c <_printf_i+0xe8>
 8008c16:	0649      	lsls	r1, r1, #25
 8008c18:	bf48      	it	mi
 8008c1a:	b2ad      	uxthmi	r5, r5
 8008c1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c1e:	4852      	ldr	r0, [pc, #328]	@ (8008d68 <_printf_i+0x234>)
 8008c20:	6033      	str	r3, [r6, #0]
 8008c22:	bf14      	ite	ne
 8008c24:	230a      	movne	r3, #10
 8008c26:	2308      	moveq	r3, #8
 8008c28:	2100      	movs	r1, #0
 8008c2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c2e:	6866      	ldr	r6, [r4, #4]
 8008c30:	60a6      	str	r6, [r4, #8]
 8008c32:	2e00      	cmp	r6, #0
 8008c34:	db05      	blt.n	8008c42 <_printf_i+0x10e>
 8008c36:	6821      	ldr	r1, [r4, #0]
 8008c38:	432e      	orrs	r6, r5
 8008c3a:	f021 0104 	bic.w	r1, r1, #4
 8008c3e:	6021      	str	r1, [r4, #0]
 8008c40:	d04b      	beq.n	8008cda <_printf_i+0x1a6>
 8008c42:	4616      	mov	r6, r2
 8008c44:	fbb5 f1f3 	udiv	r1, r5, r3
 8008c48:	fb03 5711 	mls	r7, r3, r1, r5
 8008c4c:	5dc7      	ldrb	r7, [r0, r7]
 8008c4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008c52:	462f      	mov	r7, r5
 8008c54:	42bb      	cmp	r3, r7
 8008c56:	460d      	mov	r5, r1
 8008c58:	d9f4      	bls.n	8008c44 <_printf_i+0x110>
 8008c5a:	2b08      	cmp	r3, #8
 8008c5c:	d10b      	bne.n	8008c76 <_printf_i+0x142>
 8008c5e:	6823      	ldr	r3, [r4, #0]
 8008c60:	07df      	lsls	r7, r3, #31
 8008c62:	d508      	bpl.n	8008c76 <_printf_i+0x142>
 8008c64:	6923      	ldr	r3, [r4, #16]
 8008c66:	6861      	ldr	r1, [r4, #4]
 8008c68:	4299      	cmp	r1, r3
 8008c6a:	bfde      	ittt	le
 8008c6c:	2330      	movle	r3, #48	@ 0x30
 8008c6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008c72:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008c76:	1b92      	subs	r2, r2, r6
 8008c78:	6122      	str	r2, [r4, #16]
 8008c7a:	f8cd a000 	str.w	sl, [sp]
 8008c7e:	464b      	mov	r3, r9
 8008c80:	aa03      	add	r2, sp, #12
 8008c82:	4621      	mov	r1, r4
 8008c84:	4640      	mov	r0, r8
 8008c86:	f7ff fee7 	bl	8008a58 <_printf_common>
 8008c8a:	3001      	adds	r0, #1
 8008c8c:	d14a      	bne.n	8008d24 <_printf_i+0x1f0>
 8008c8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c92:	b004      	add	sp, #16
 8008c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c98:	6823      	ldr	r3, [r4, #0]
 8008c9a:	f043 0320 	orr.w	r3, r3, #32
 8008c9e:	6023      	str	r3, [r4, #0]
 8008ca0:	4832      	ldr	r0, [pc, #200]	@ (8008d6c <_printf_i+0x238>)
 8008ca2:	2778      	movs	r7, #120	@ 0x78
 8008ca4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008ca8:	6823      	ldr	r3, [r4, #0]
 8008caa:	6831      	ldr	r1, [r6, #0]
 8008cac:	061f      	lsls	r7, r3, #24
 8008cae:	f851 5b04 	ldr.w	r5, [r1], #4
 8008cb2:	d402      	bmi.n	8008cba <_printf_i+0x186>
 8008cb4:	065f      	lsls	r7, r3, #25
 8008cb6:	bf48      	it	mi
 8008cb8:	b2ad      	uxthmi	r5, r5
 8008cba:	6031      	str	r1, [r6, #0]
 8008cbc:	07d9      	lsls	r1, r3, #31
 8008cbe:	bf44      	itt	mi
 8008cc0:	f043 0320 	orrmi.w	r3, r3, #32
 8008cc4:	6023      	strmi	r3, [r4, #0]
 8008cc6:	b11d      	cbz	r5, 8008cd0 <_printf_i+0x19c>
 8008cc8:	2310      	movs	r3, #16
 8008cca:	e7ad      	b.n	8008c28 <_printf_i+0xf4>
 8008ccc:	4826      	ldr	r0, [pc, #152]	@ (8008d68 <_printf_i+0x234>)
 8008cce:	e7e9      	b.n	8008ca4 <_printf_i+0x170>
 8008cd0:	6823      	ldr	r3, [r4, #0]
 8008cd2:	f023 0320 	bic.w	r3, r3, #32
 8008cd6:	6023      	str	r3, [r4, #0]
 8008cd8:	e7f6      	b.n	8008cc8 <_printf_i+0x194>
 8008cda:	4616      	mov	r6, r2
 8008cdc:	e7bd      	b.n	8008c5a <_printf_i+0x126>
 8008cde:	6833      	ldr	r3, [r6, #0]
 8008ce0:	6825      	ldr	r5, [r4, #0]
 8008ce2:	6961      	ldr	r1, [r4, #20]
 8008ce4:	1d18      	adds	r0, r3, #4
 8008ce6:	6030      	str	r0, [r6, #0]
 8008ce8:	062e      	lsls	r6, r5, #24
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	d501      	bpl.n	8008cf2 <_printf_i+0x1be>
 8008cee:	6019      	str	r1, [r3, #0]
 8008cf0:	e002      	b.n	8008cf8 <_printf_i+0x1c4>
 8008cf2:	0668      	lsls	r0, r5, #25
 8008cf4:	d5fb      	bpl.n	8008cee <_printf_i+0x1ba>
 8008cf6:	8019      	strh	r1, [r3, #0]
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	6123      	str	r3, [r4, #16]
 8008cfc:	4616      	mov	r6, r2
 8008cfe:	e7bc      	b.n	8008c7a <_printf_i+0x146>
 8008d00:	6833      	ldr	r3, [r6, #0]
 8008d02:	1d1a      	adds	r2, r3, #4
 8008d04:	6032      	str	r2, [r6, #0]
 8008d06:	681e      	ldr	r6, [r3, #0]
 8008d08:	6862      	ldr	r2, [r4, #4]
 8008d0a:	2100      	movs	r1, #0
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	f7f7 fa5f 	bl	80001d0 <memchr>
 8008d12:	b108      	cbz	r0, 8008d18 <_printf_i+0x1e4>
 8008d14:	1b80      	subs	r0, r0, r6
 8008d16:	6060      	str	r0, [r4, #4]
 8008d18:	6863      	ldr	r3, [r4, #4]
 8008d1a:	6123      	str	r3, [r4, #16]
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d22:	e7aa      	b.n	8008c7a <_printf_i+0x146>
 8008d24:	6923      	ldr	r3, [r4, #16]
 8008d26:	4632      	mov	r2, r6
 8008d28:	4649      	mov	r1, r9
 8008d2a:	4640      	mov	r0, r8
 8008d2c:	47d0      	blx	sl
 8008d2e:	3001      	adds	r0, #1
 8008d30:	d0ad      	beq.n	8008c8e <_printf_i+0x15a>
 8008d32:	6823      	ldr	r3, [r4, #0]
 8008d34:	079b      	lsls	r3, r3, #30
 8008d36:	d413      	bmi.n	8008d60 <_printf_i+0x22c>
 8008d38:	68e0      	ldr	r0, [r4, #12]
 8008d3a:	9b03      	ldr	r3, [sp, #12]
 8008d3c:	4298      	cmp	r0, r3
 8008d3e:	bfb8      	it	lt
 8008d40:	4618      	movlt	r0, r3
 8008d42:	e7a6      	b.n	8008c92 <_printf_i+0x15e>
 8008d44:	2301      	movs	r3, #1
 8008d46:	4632      	mov	r2, r6
 8008d48:	4649      	mov	r1, r9
 8008d4a:	4640      	mov	r0, r8
 8008d4c:	47d0      	blx	sl
 8008d4e:	3001      	adds	r0, #1
 8008d50:	d09d      	beq.n	8008c8e <_printf_i+0x15a>
 8008d52:	3501      	adds	r5, #1
 8008d54:	68e3      	ldr	r3, [r4, #12]
 8008d56:	9903      	ldr	r1, [sp, #12]
 8008d58:	1a5b      	subs	r3, r3, r1
 8008d5a:	42ab      	cmp	r3, r5
 8008d5c:	dcf2      	bgt.n	8008d44 <_printf_i+0x210>
 8008d5e:	e7eb      	b.n	8008d38 <_printf_i+0x204>
 8008d60:	2500      	movs	r5, #0
 8008d62:	f104 0619 	add.w	r6, r4, #25
 8008d66:	e7f5      	b.n	8008d54 <_printf_i+0x220>
 8008d68:	08009fe5 	.word	0x08009fe5
 8008d6c:	08009ff6 	.word	0x08009ff6

08008d70 <__sflush_r>:
 8008d70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d78:	0716      	lsls	r6, r2, #28
 8008d7a:	4605      	mov	r5, r0
 8008d7c:	460c      	mov	r4, r1
 8008d7e:	d454      	bmi.n	8008e2a <__sflush_r+0xba>
 8008d80:	684b      	ldr	r3, [r1, #4]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	dc02      	bgt.n	8008d8c <__sflush_r+0x1c>
 8008d86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	dd48      	ble.n	8008e1e <__sflush_r+0xae>
 8008d8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008d8e:	2e00      	cmp	r6, #0
 8008d90:	d045      	beq.n	8008e1e <__sflush_r+0xae>
 8008d92:	2300      	movs	r3, #0
 8008d94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008d98:	682f      	ldr	r7, [r5, #0]
 8008d9a:	6a21      	ldr	r1, [r4, #32]
 8008d9c:	602b      	str	r3, [r5, #0]
 8008d9e:	d030      	beq.n	8008e02 <__sflush_r+0x92>
 8008da0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008da2:	89a3      	ldrh	r3, [r4, #12]
 8008da4:	0759      	lsls	r1, r3, #29
 8008da6:	d505      	bpl.n	8008db4 <__sflush_r+0x44>
 8008da8:	6863      	ldr	r3, [r4, #4]
 8008daa:	1ad2      	subs	r2, r2, r3
 8008dac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008dae:	b10b      	cbz	r3, 8008db4 <__sflush_r+0x44>
 8008db0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008db2:	1ad2      	subs	r2, r2, r3
 8008db4:	2300      	movs	r3, #0
 8008db6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008db8:	6a21      	ldr	r1, [r4, #32]
 8008dba:	4628      	mov	r0, r5
 8008dbc:	47b0      	blx	r6
 8008dbe:	1c43      	adds	r3, r0, #1
 8008dc0:	89a3      	ldrh	r3, [r4, #12]
 8008dc2:	d106      	bne.n	8008dd2 <__sflush_r+0x62>
 8008dc4:	6829      	ldr	r1, [r5, #0]
 8008dc6:	291d      	cmp	r1, #29
 8008dc8:	d82b      	bhi.n	8008e22 <__sflush_r+0xb2>
 8008dca:	4a2a      	ldr	r2, [pc, #168]	@ (8008e74 <__sflush_r+0x104>)
 8008dcc:	40ca      	lsrs	r2, r1
 8008dce:	07d6      	lsls	r6, r2, #31
 8008dd0:	d527      	bpl.n	8008e22 <__sflush_r+0xb2>
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	6062      	str	r2, [r4, #4]
 8008dd6:	04d9      	lsls	r1, r3, #19
 8008dd8:	6922      	ldr	r2, [r4, #16]
 8008dda:	6022      	str	r2, [r4, #0]
 8008ddc:	d504      	bpl.n	8008de8 <__sflush_r+0x78>
 8008dde:	1c42      	adds	r2, r0, #1
 8008de0:	d101      	bne.n	8008de6 <__sflush_r+0x76>
 8008de2:	682b      	ldr	r3, [r5, #0]
 8008de4:	b903      	cbnz	r3, 8008de8 <__sflush_r+0x78>
 8008de6:	6560      	str	r0, [r4, #84]	@ 0x54
 8008de8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008dea:	602f      	str	r7, [r5, #0]
 8008dec:	b1b9      	cbz	r1, 8008e1e <__sflush_r+0xae>
 8008dee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008df2:	4299      	cmp	r1, r3
 8008df4:	d002      	beq.n	8008dfc <__sflush_r+0x8c>
 8008df6:	4628      	mov	r0, r5
 8008df8:	f7ff fca2 	bl	8008740 <_free_r>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e00:	e00d      	b.n	8008e1e <__sflush_r+0xae>
 8008e02:	2301      	movs	r3, #1
 8008e04:	4628      	mov	r0, r5
 8008e06:	47b0      	blx	r6
 8008e08:	4602      	mov	r2, r0
 8008e0a:	1c50      	adds	r0, r2, #1
 8008e0c:	d1c9      	bne.n	8008da2 <__sflush_r+0x32>
 8008e0e:	682b      	ldr	r3, [r5, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d0c6      	beq.n	8008da2 <__sflush_r+0x32>
 8008e14:	2b1d      	cmp	r3, #29
 8008e16:	d001      	beq.n	8008e1c <__sflush_r+0xac>
 8008e18:	2b16      	cmp	r3, #22
 8008e1a:	d11e      	bne.n	8008e5a <__sflush_r+0xea>
 8008e1c:	602f      	str	r7, [r5, #0]
 8008e1e:	2000      	movs	r0, #0
 8008e20:	e022      	b.n	8008e68 <__sflush_r+0xf8>
 8008e22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e26:	b21b      	sxth	r3, r3
 8008e28:	e01b      	b.n	8008e62 <__sflush_r+0xf2>
 8008e2a:	690f      	ldr	r7, [r1, #16]
 8008e2c:	2f00      	cmp	r7, #0
 8008e2e:	d0f6      	beq.n	8008e1e <__sflush_r+0xae>
 8008e30:	0793      	lsls	r3, r2, #30
 8008e32:	680e      	ldr	r6, [r1, #0]
 8008e34:	bf08      	it	eq
 8008e36:	694b      	ldreq	r3, [r1, #20]
 8008e38:	600f      	str	r7, [r1, #0]
 8008e3a:	bf18      	it	ne
 8008e3c:	2300      	movne	r3, #0
 8008e3e:	eba6 0807 	sub.w	r8, r6, r7
 8008e42:	608b      	str	r3, [r1, #8]
 8008e44:	f1b8 0f00 	cmp.w	r8, #0
 8008e48:	dde9      	ble.n	8008e1e <__sflush_r+0xae>
 8008e4a:	6a21      	ldr	r1, [r4, #32]
 8008e4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008e4e:	4643      	mov	r3, r8
 8008e50:	463a      	mov	r2, r7
 8008e52:	4628      	mov	r0, r5
 8008e54:	47b0      	blx	r6
 8008e56:	2800      	cmp	r0, #0
 8008e58:	dc08      	bgt.n	8008e6c <__sflush_r+0xfc>
 8008e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e62:	81a3      	strh	r3, [r4, #12]
 8008e64:	f04f 30ff 	mov.w	r0, #4294967295
 8008e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e6c:	4407      	add	r7, r0
 8008e6e:	eba8 0800 	sub.w	r8, r8, r0
 8008e72:	e7e7      	b.n	8008e44 <__sflush_r+0xd4>
 8008e74:	20400001 	.word	0x20400001

08008e78 <_fflush_r>:
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	690b      	ldr	r3, [r1, #16]
 8008e7c:	4605      	mov	r5, r0
 8008e7e:	460c      	mov	r4, r1
 8008e80:	b913      	cbnz	r3, 8008e88 <_fflush_r+0x10>
 8008e82:	2500      	movs	r5, #0
 8008e84:	4628      	mov	r0, r5
 8008e86:	bd38      	pop	{r3, r4, r5, pc}
 8008e88:	b118      	cbz	r0, 8008e92 <_fflush_r+0x1a>
 8008e8a:	6a03      	ldr	r3, [r0, #32]
 8008e8c:	b90b      	cbnz	r3, 8008e92 <_fflush_r+0x1a>
 8008e8e:	f7ff fa9d 	bl	80083cc <__sinit>
 8008e92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d0f3      	beq.n	8008e82 <_fflush_r+0xa>
 8008e9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008e9c:	07d0      	lsls	r0, r2, #31
 8008e9e:	d404      	bmi.n	8008eaa <_fflush_r+0x32>
 8008ea0:	0599      	lsls	r1, r3, #22
 8008ea2:	d402      	bmi.n	8008eaa <_fflush_r+0x32>
 8008ea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ea6:	f7ff fc3a 	bl	800871e <__retarget_lock_acquire_recursive>
 8008eaa:	4628      	mov	r0, r5
 8008eac:	4621      	mov	r1, r4
 8008eae:	f7ff ff5f 	bl	8008d70 <__sflush_r>
 8008eb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008eb4:	07da      	lsls	r2, r3, #31
 8008eb6:	4605      	mov	r5, r0
 8008eb8:	d4e4      	bmi.n	8008e84 <_fflush_r+0xc>
 8008eba:	89a3      	ldrh	r3, [r4, #12]
 8008ebc:	059b      	lsls	r3, r3, #22
 8008ebe:	d4e1      	bmi.n	8008e84 <_fflush_r+0xc>
 8008ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ec2:	f7ff fc2d 	bl	8008720 <__retarget_lock_release_recursive>
 8008ec6:	e7dd      	b.n	8008e84 <_fflush_r+0xc>

08008ec8 <__swhatbuf_r>:
 8008ec8:	b570      	push	{r4, r5, r6, lr}
 8008eca:	460c      	mov	r4, r1
 8008ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed0:	2900      	cmp	r1, #0
 8008ed2:	b096      	sub	sp, #88	@ 0x58
 8008ed4:	4615      	mov	r5, r2
 8008ed6:	461e      	mov	r6, r3
 8008ed8:	da0d      	bge.n	8008ef6 <__swhatbuf_r+0x2e>
 8008eda:	89a3      	ldrh	r3, [r4, #12]
 8008edc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008ee0:	f04f 0100 	mov.w	r1, #0
 8008ee4:	bf14      	ite	ne
 8008ee6:	2340      	movne	r3, #64	@ 0x40
 8008ee8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008eec:	2000      	movs	r0, #0
 8008eee:	6031      	str	r1, [r6, #0]
 8008ef0:	602b      	str	r3, [r5, #0]
 8008ef2:	b016      	add	sp, #88	@ 0x58
 8008ef4:	bd70      	pop	{r4, r5, r6, pc}
 8008ef6:	466a      	mov	r2, sp
 8008ef8:	f000 f848 	bl	8008f8c <_fstat_r>
 8008efc:	2800      	cmp	r0, #0
 8008efe:	dbec      	blt.n	8008eda <__swhatbuf_r+0x12>
 8008f00:	9901      	ldr	r1, [sp, #4]
 8008f02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f0a:	4259      	negs	r1, r3
 8008f0c:	4159      	adcs	r1, r3
 8008f0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f12:	e7eb      	b.n	8008eec <__swhatbuf_r+0x24>

08008f14 <__smakebuf_r>:
 8008f14:	898b      	ldrh	r3, [r1, #12]
 8008f16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f18:	079d      	lsls	r5, r3, #30
 8008f1a:	4606      	mov	r6, r0
 8008f1c:	460c      	mov	r4, r1
 8008f1e:	d507      	bpl.n	8008f30 <__smakebuf_r+0x1c>
 8008f20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f24:	6023      	str	r3, [r4, #0]
 8008f26:	6123      	str	r3, [r4, #16]
 8008f28:	2301      	movs	r3, #1
 8008f2a:	6163      	str	r3, [r4, #20]
 8008f2c:	b003      	add	sp, #12
 8008f2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f30:	ab01      	add	r3, sp, #4
 8008f32:	466a      	mov	r2, sp
 8008f34:	f7ff ffc8 	bl	8008ec8 <__swhatbuf_r>
 8008f38:	9f00      	ldr	r7, [sp, #0]
 8008f3a:	4605      	mov	r5, r0
 8008f3c:	4639      	mov	r1, r7
 8008f3e:	4630      	mov	r0, r6
 8008f40:	f7ff f92c 	bl	800819c <_malloc_r>
 8008f44:	b948      	cbnz	r0, 8008f5a <__smakebuf_r+0x46>
 8008f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f4a:	059a      	lsls	r2, r3, #22
 8008f4c:	d4ee      	bmi.n	8008f2c <__smakebuf_r+0x18>
 8008f4e:	f023 0303 	bic.w	r3, r3, #3
 8008f52:	f043 0302 	orr.w	r3, r3, #2
 8008f56:	81a3      	strh	r3, [r4, #12]
 8008f58:	e7e2      	b.n	8008f20 <__smakebuf_r+0xc>
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	6020      	str	r0, [r4, #0]
 8008f5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f62:	81a3      	strh	r3, [r4, #12]
 8008f64:	9b01      	ldr	r3, [sp, #4]
 8008f66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008f6a:	b15b      	cbz	r3, 8008f84 <__smakebuf_r+0x70>
 8008f6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f70:	4630      	mov	r0, r6
 8008f72:	f000 f81d 	bl	8008fb0 <_isatty_r>
 8008f76:	b128      	cbz	r0, 8008f84 <__smakebuf_r+0x70>
 8008f78:	89a3      	ldrh	r3, [r4, #12]
 8008f7a:	f023 0303 	bic.w	r3, r3, #3
 8008f7e:	f043 0301 	orr.w	r3, r3, #1
 8008f82:	81a3      	strh	r3, [r4, #12]
 8008f84:	89a3      	ldrh	r3, [r4, #12]
 8008f86:	431d      	orrs	r5, r3
 8008f88:	81a5      	strh	r5, [r4, #12]
 8008f8a:	e7cf      	b.n	8008f2c <__smakebuf_r+0x18>

08008f8c <_fstat_r>:
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	4d07      	ldr	r5, [pc, #28]	@ (8008fac <_fstat_r+0x20>)
 8008f90:	2300      	movs	r3, #0
 8008f92:	4604      	mov	r4, r0
 8008f94:	4608      	mov	r0, r1
 8008f96:	4611      	mov	r1, r2
 8008f98:	602b      	str	r3, [r5, #0]
 8008f9a:	f7f9 f890 	bl	80020be <_fstat>
 8008f9e:	1c43      	adds	r3, r0, #1
 8008fa0:	d102      	bne.n	8008fa8 <_fstat_r+0x1c>
 8008fa2:	682b      	ldr	r3, [r5, #0]
 8008fa4:	b103      	cbz	r3, 8008fa8 <_fstat_r+0x1c>
 8008fa6:	6023      	str	r3, [r4, #0]
 8008fa8:	bd38      	pop	{r3, r4, r5, pc}
 8008faa:	bf00      	nop
 8008fac:	20000ffc 	.word	0x20000ffc

08008fb0 <_isatty_r>:
 8008fb0:	b538      	push	{r3, r4, r5, lr}
 8008fb2:	4d06      	ldr	r5, [pc, #24]	@ (8008fcc <_isatty_r+0x1c>)
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	4604      	mov	r4, r0
 8008fb8:	4608      	mov	r0, r1
 8008fba:	602b      	str	r3, [r5, #0]
 8008fbc:	f7f9 f88f 	bl	80020de <_isatty>
 8008fc0:	1c43      	adds	r3, r0, #1
 8008fc2:	d102      	bne.n	8008fca <_isatty_r+0x1a>
 8008fc4:	682b      	ldr	r3, [r5, #0]
 8008fc6:	b103      	cbz	r3, 8008fca <_isatty_r+0x1a>
 8008fc8:	6023      	str	r3, [r4, #0]
 8008fca:	bd38      	pop	{r3, r4, r5, pc}
 8008fcc:	20000ffc 	.word	0x20000ffc

08008fd0 <pow>:
 8008fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fd2:	ed2d 8b02 	vpush	{d8}
 8008fd6:	eeb0 8a40 	vmov.f32	s16, s0
 8008fda:	eef0 8a60 	vmov.f32	s17, s1
 8008fde:	ec55 4b11 	vmov	r4, r5, d1
 8008fe2:	f000 f8c1 	bl	8009168 <__ieee754_pow>
 8008fe6:	4622      	mov	r2, r4
 8008fe8:	462b      	mov	r3, r5
 8008fea:	4620      	mov	r0, r4
 8008fec:	4629      	mov	r1, r5
 8008fee:	ec57 6b10 	vmov	r6, r7, d0
 8008ff2:	f7f7 fd93 	bl	8000b1c <__aeabi_dcmpun>
 8008ff6:	2800      	cmp	r0, #0
 8008ff8:	d13b      	bne.n	8009072 <pow+0xa2>
 8008ffa:	ec51 0b18 	vmov	r0, r1, d8
 8008ffe:	2200      	movs	r2, #0
 8009000:	2300      	movs	r3, #0
 8009002:	f7f7 fd59 	bl	8000ab8 <__aeabi_dcmpeq>
 8009006:	b1b8      	cbz	r0, 8009038 <pow+0x68>
 8009008:	2200      	movs	r2, #0
 800900a:	2300      	movs	r3, #0
 800900c:	4620      	mov	r0, r4
 800900e:	4629      	mov	r1, r5
 8009010:	f7f7 fd52 	bl	8000ab8 <__aeabi_dcmpeq>
 8009014:	2800      	cmp	r0, #0
 8009016:	d146      	bne.n	80090a6 <pow+0xd6>
 8009018:	ec45 4b10 	vmov	d0, r4, r5
 800901c:	f000 f848 	bl	80090b0 <finite>
 8009020:	b338      	cbz	r0, 8009072 <pow+0xa2>
 8009022:	2200      	movs	r2, #0
 8009024:	2300      	movs	r3, #0
 8009026:	4620      	mov	r0, r4
 8009028:	4629      	mov	r1, r5
 800902a:	f7f7 fd4f 	bl	8000acc <__aeabi_dcmplt>
 800902e:	b300      	cbz	r0, 8009072 <pow+0xa2>
 8009030:	f7ff fb4a 	bl	80086c8 <__errno>
 8009034:	2322      	movs	r3, #34	@ 0x22
 8009036:	e01b      	b.n	8009070 <pow+0xa0>
 8009038:	ec47 6b10 	vmov	d0, r6, r7
 800903c:	f000 f838 	bl	80090b0 <finite>
 8009040:	b9e0      	cbnz	r0, 800907c <pow+0xac>
 8009042:	eeb0 0a48 	vmov.f32	s0, s16
 8009046:	eef0 0a68 	vmov.f32	s1, s17
 800904a:	f000 f831 	bl	80090b0 <finite>
 800904e:	b1a8      	cbz	r0, 800907c <pow+0xac>
 8009050:	ec45 4b10 	vmov	d0, r4, r5
 8009054:	f000 f82c 	bl	80090b0 <finite>
 8009058:	b180      	cbz	r0, 800907c <pow+0xac>
 800905a:	4632      	mov	r2, r6
 800905c:	463b      	mov	r3, r7
 800905e:	4630      	mov	r0, r6
 8009060:	4639      	mov	r1, r7
 8009062:	f7f7 fd5b 	bl	8000b1c <__aeabi_dcmpun>
 8009066:	2800      	cmp	r0, #0
 8009068:	d0e2      	beq.n	8009030 <pow+0x60>
 800906a:	f7ff fb2d 	bl	80086c8 <__errno>
 800906e:	2321      	movs	r3, #33	@ 0x21
 8009070:	6003      	str	r3, [r0, #0]
 8009072:	ecbd 8b02 	vpop	{d8}
 8009076:	ec47 6b10 	vmov	d0, r6, r7
 800907a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800907c:	2200      	movs	r2, #0
 800907e:	2300      	movs	r3, #0
 8009080:	4630      	mov	r0, r6
 8009082:	4639      	mov	r1, r7
 8009084:	f7f7 fd18 	bl	8000ab8 <__aeabi_dcmpeq>
 8009088:	2800      	cmp	r0, #0
 800908a:	d0f2      	beq.n	8009072 <pow+0xa2>
 800908c:	eeb0 0a48 	vmov.f32	s0, s16
 8009090:	eef0 0a68 	vmov.f32	s1, s17
 8009094:	f000 f80c 	bl	80090b0 <finite>
 8009098:	2800      	cmp	r0, #0
 800909a:	d0ea      	beq.n	8009072 <pow+0xa2>
 800909c:	ec45 4b10 	vmov	d0, r4, r5
 80090a0:	f000 f806 	bl	80090b0 <finite>
 80090a4:	e7c3      	b.n	800902e <pow+0x5e>
 80090a6:	4f01      	ldr	r7, [pc, #4]	@ (80090ac <pow+0xdc>)
 80090a8:	2600      	movs	r6, #0
 80090aa:	e7e2      	b.n	8009072 <pow+0xa2>
 80090ac:	3ff00000 	.word	0x3ff00000

080090b0 <finite>:
 80090b0:	b082      	sub	sp, #8
 80090b2:	ed8d 0b00 	vstr	d0, [sp]
 80090b6:	9801      	ldr	r0, [sp, #4]
 80090b8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80090bc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80090c0:	0fc0      	lsrs	r0, r0, #31
 80090c2:	b002      	add	sp, #8
 80090c4:	4770      	bx	lr

080090c6 <fmin>:
 80090c6:	b508      	push	{r3, lr}
 80090c8:	ed2d 8b04 	vpush	{d8-d9}
 80090cc:	eeb0 8a40 	vmov.f32	s16, s0
 80090d0:	eef0 8a60 	vmov.f32	s17, s1
 80090d4:	eeb0 9a41 	vmov.f32	s18, s2
 80090d8:	eef0 9a61 	vmov.f32	s19, s3
 80090dc:	f000 f81e 	bl	800911c <__fpclassifyd>
 80090e0:	b950      	cbnz	r0, 80090f8 <fmin+0x32>
 80090e2:	eeb0 8a49 	vmov.f32	s16, s18
 80090e6:	eef0 8a69 	vmov.f32	s17, s19
 80090ea:	eeb0 0a48 	vmov.f32	s0, s16
 80090ee:	eef0 0a68 	vmov.f32	s1, s17
 80090f2:	ecbd 8b04 	vpop	{d8-d9}
 80090f6:	bd08      	pop	{r3, pc}
 80090f8:	eeb0 0a49 	vmov.f32	s0, s18
 80090fc:	eef0 0a69 	vmov.f32	s1, s19
 8009100:	f000 f80c 	bl	800911c <__fpclassifyd>
 8009104:	2800      	cmp	r0, #0
 8009106:	d0f0      	beq.n	80090ea <fmin+0x24>
 8009108:	ec53 2b19 	vmov	r2, r3, d9
 800910c:	ec51 0b18 	vmov	r0, r1, d8
 8009110:	f7f7 fcdc 	bl	8000acc <__aeabi_dcmplt>
 8009114:	2800      	cmp	r0, #0
 8009116:	d0e4      	beq.n	80090e2 <fmin+0x1c>
 8009118:	e7e7      	b.n	80090ea <fmin+0x24>
	...

0800911c <__fpclassifyd>:
 800911c:	ec51 0b10 	vmov	r0, r1, d0
 8009120:	460b      	mov	r3, r1
 8009122:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8009126:	b510      	push	{r4, lr}
 8009128:	d104      	bne.n	8009134 <__fpclassifyd+0x18>
 800912a:	2800      	cmp	r0, #0
 800912c:	bf0c      	ite	eq
 800912e:	2002      	moveq	r0, #2
 8009130:	2003      	movne	r0, #3
 8009132:	bd10      	pop	{r4, pc}
 8009134:	4a09      	ldr	r2, [pc, #36]	@ (800915c <__fpclassifyd+0x40>)
 8009136:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 800913a:	4294      	cmp	r4, r2
 800913c:	d908      	bls.n	8009150 <__fpclassifyd+0x34>
 800913e:	4a08      	ldr	r2, [pc, #32]	@ (8009160 <__fpclassifyd+0x44>)
 8009140:	4213      	tst	r3, r2
 8009142:	d007      	beq.n	8009154 <__fpclassifyd+0x38>
 8009144:	4291      	cmp	r1, r2
 8009146:	d107      	bne.n	8009158 <__fpclassifyd+0x3c>
 8009148:	fab0 f080 	clz	r0, r0
 800914c:	0940      	lsrs	r0, r0, #5
 800914e:	e7f0      	b.n	8009132 <__fpclassifyd+0x16>
 8009150:	2004      	movs	r0, #4
 8009152:	e7ee      	b.n	8009132 <__fpclassifyd+0x16>
 8009154:	2003      	movs	r0, #3
 8009156:	e7ec      	b.n	8009132 <__fpclassifyd+0x16>
 8009158:	2000      	movs	r0, #0
 800915a:	e7ea      	b.n	8009132 <__fpclassifyd+0x16>
 800915c:	7fdfffff 	.word	0x7fdfffff
 8009160:	7ff00000 	.word	0x7ff00000
 8009164:	00000000 	.word	0x00000000

08009168 <__ieee754_pow>:
 8009168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800916c:	b091      	sub	sp, #68	@ 0x44
 800916e:	ed8d 1b00 	vstr	d1, [sp]
 8009172:	e9dd 1900 	ldrd	r1, r9, [sp]
 8009176:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800917a:	ea5a 0001 	orrs.w	r0, sl, r1
 800917e:	ec57 6b10 	vmov	r6, r7, d0
 8009182:	d113      	bne.n	80091ac <__ieee754_pow+0x44>
 8009184:	19b3      	adds	r3, r6, r6
 8009186:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800918a:	4152      	adcs	r2, r2
 800918c:	4298      	cmp	r0, r3
 800918e:	4b9a      	ldr	r3, [pc, #616]	@ (80093f8 <__ieee754_pow+0x290>)
 8009190:	4193      	sbcs	r3, r2
 8009192:	f080 84ee 	bcs.w	8009b72 <__ieee754_pow+0xa0a>
 8009196:	e9dd 2300 	ldrd	r2, r3, [sp]
 800919a:	4630      	mov	r0, r6
 800919c:	4639      	mov	r1, r7
 800919e:	f7f7 f86d 	bl	800027c <__adddf3>
 80091a2:	ec41 0b10 	vmov	d0, r0, r1
 80091a6:	b011      	add	sp, #68	@ 0x44
 80091a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ac:	4a93      	ldr	r2, [pc, #588]	@ (80093fc <__ieee754_pow+0x294>)
 80091ae:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 80091b2:	4295      	cmp	r5, r2
 80091b4:	46b8      	mov	r8, r7
 80091b6:	4633      	mov	r3, r6
 80091b8:	d80a      	bhi.n	80091d0 <__ieee754_pow+0x68>
 80091ba:	d104      	bne.n	80091c6 <__ieee754_pow+0x5e>
 80091bc:	2e00      	cmp	r6, #0
 80091be:	d1ea      	bne.n	8009196 <__ieee754_pow+0x2e>
 80091c0:	45aa      	cmp	sl, r5
 80091c2:	d8e8      	bhi.n	8009196 <__ieee754_pow+0x2e>
 80091c4:	e001      	b.n	80091ca <__ieee754_pow+0x62>
 80091c6:	4592      	cmp	sl, r2
 80091c8:	d802      	bhi.n	80091d0 <__ieee754_pow+0x68>
 80091ca:	4592      	cmp	sl, r2
 80091cc:	d10f      	bne.n	80091ee <__ieee754_pow+0x86>
 80091ce:	b171      	cbz	r1, 80091ee <__ieee754_pow+0x86>
 80091d0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80091d4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80091d8:	ea58 0803 	orrs.w	r8, r8, r3
 80091dc:	d1db      	bne.n	8009196 <__ieee754_pow+0x2e>
 80091de:	e9dd 3200 	ldrd	r3, r2, [sp]
 80091e2:	18db      	adds	r3, r3, r3
 80091e4:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80091e8:	4152      	adcs	r2, r2
 80091ea:	4598      	cmp	r8, r3
 80091ec:	e7cf      	b.n	800918e <__ieee754_pow+0x26>
 80091ee:	f1b8 0f00 	cmp.w	r8, #0
 80091f2:	46ab      	mov	fp, r5
 80091f4:	da43      	bge.n	800927e <__ieee754_pow+0x116>
 80091f6:	4a82      	ldr	r2, [pc, #520]	@ (8009400 <__ieee754_pow+0x298>)
 80091f8:	4592      	cmp	sl, r2
 80091fa:	d856      	bhi.n	80092aa <__ieee754_pow+0x142>
 80091fc:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8009200:	4592      	cmp	sl, r2
 8009202:	f240 84c5 	bls.w	8009b90 <__ieee754_pow+0xa28>
 8009206:	ea4f 522a 	mov.w	r2, sl, asr #20
 800920a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800920e:	2a14      	cmp	r2, #20
 8009210:	dd18      	ble.n	8009244 <__ieee754_pow+0xdc>
 8009212:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009216:	fa21 f402 	lsr.w	r4, r1, r2
 800921a:	fa04 f202 	lsl.w	r2, r4, r2
 800921e:	428a      	cmp	r2, r1
 8009220:	f040 84b6 	bne.w	8009b90 <__ieee754_pow+0xa28>
 8009224:	f004 0401 	and.w	r4, r4, #1
 8009228:	f1c4 0402 	rsb	r4, r4, #2
 800922c:	2900      	cmp	r1, #0
 800922e:	d159      	bne.n	80092e4 <__ieee754_pow+0x17c>
 8009230:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009234:	d148      	bne.n	80092c8 <__ieee754_pow+0x160>
 8009236:	4632      	mov	r2, r6
 8009238:	463b      	mov	r3, r7
 800923a:	4630      	mov	r0, r6
 800923c:	4639      	mov	r1, r7
 800923e:	f7f7 f9d3 	bl	80005e8 <__aeabi_dmul>
 8009242:	e7ae      	b.n	80091a2 <__ieee754_pow+0x3a>
 8009244:	2900      	cmp	r1, #0
 8009246:	d14c      	bne.n	80092e2 <__ieee754_pow+0x17a>
 8009248:	f1c2 0214 	rsb	r2, r2, #20
 800924c:	fa4a f402 	asr.w	r4, sl, r2
 8009250:	fa04 f202 	lsl.w	r2, r4, r2
 8009254:	4552      	cmp	r2, sl
 8009256:	f040 8498 	bne.w	8009b8a <__ieee754_pow+0xa22>
 800925a:	f004 0401 	and.w	r4, r4, #1
 800925e:	f1c4 0402 	rsb	r4, r4, #2
 8009262:	4a68      	ldr	r2, [pc, #416]	@ (8009404 <__ieee754_pow+0x29c>)
 8009264:	4592      	cmp	sl, r2
 8009266:	d1e3      	bne.n	8009230 <__ieee754_pow+0xc8>
 8009268:	f1b9 0f00 	cmp.w	r9, #0
 800926c:	f280 8489 	bge.w	8009b82 <__ieee754_pow+0xa1a>
 8009270:	4964      	ldr	r1, [pc, #400]	@ (8009404 <__ieee754_pow+0x29c>)
 8009272:	4632      	mov	r2, r6
 8009274:	463b      	mov	r3, r7
 8009276:	2000      	movs	r0, #0
 8009278:	f7f7 fae0 	bl	800083c <__aeabi_ddiv>
 800927c:	e791      	b.n	80091a2 <__ieee754_pow+0x3a>
 800927e:	2400      	movs	r4, #0
 8009280:	bb81      	cbnz	r1, 80092e4 <__ieee754_pow+0x17c>
 8009282:	4a5e      	ldr	r2, [pc, #376]	@ (80093fc <__ieee754_pow+0x294>)
 8009284:	4592      	cmp	sl, r2
 8009286:	d1ec      	bne.n	8009262 <__ieee754_pow+0xfa>
 8009288:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800928c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8009290:	431a      	orrs	r2, r3
 8009292:	f000 846e 	beq.w	8009b72 <__ieee754_pow+0xa0a>
 8009296:	4b5c      	ldr	r3, [pc, #368]	@ (8009408 <__ieee754_pow+0x2a0>)
 8009298:	429d      	cmp	r5, r3
 800929a:	d908      	bls.n	80092ae <__ieee754_pow+0x146>
 800929c:	f1b9 0f00 	cmp.w	r9, #0
 80092a0:	f280 846b 	bge.w	8009b7a <__ieee754_pow+0xa12>
 80092a4:	2000      	movs	r0, #0
 80092a6:	2100      	movs	r1, #0
 80092a8:	e77b      	b.n	80091a2 <__ieee754_pow+0x3a>
 80092aa:	2402      	movs	r4, #2
 80092ac:	e7e8      	b.n	8009280 <__ieee754_pow+0x118>
 80092ae:	f1b9 0f00 	cmp.w	r9, #0
 80092b2:	f04f 0000 	mov.w	r0, #0
 80092b6:	f04f 0100 	mov.w	r1, #0
 80092ba:	f6bf af72 	bge.w	80091a2 <__ieee754_pow+0x3a>
 80092be:	e9dd 0300 	ldrd	r0, r3, [sp]
 80092c2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80092c6:	e76c      	b.n	80091a2 <__ieee754_pow+0x3a>
 80092c8:	4a50      	ldr	r2, [pc, #320]	@ (800940c <__ieee754_pow+0x2a4>)
 80092ca:	4591      	cmp	r9, r2
 80092cc:	d10a      	bne.n	80092e4 <__ieee754_pow+0x17c>
 80092ce:	f1b8 0f00 	cmp.w	r8, #0
 80092d2:	db07      	blt.n	80092e4 <__ieee754_pow+0x17c>
 80092d4:	ec47 6b10 	vmov	d0, r6, r7
 80092d8:	b011      	add	sp, #68	@ 0x44
 80092da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092de:	f000 bd4f 	b.w	8009d80 <__ieee754_sqrt>
 80092e2:	2400      	movs	r4, #0
 80092e4:	ec47 6b10 	vmov	d0, r6, r7
 80092e8:	9302      	str	r3, [sp, #8]
 80092ea:	f000 fc87 	bl	8009bfc <fabs>
 80092ee:	9b02      	ldr	r3, [sp, #8]
 80092f0:	ec51 0b10 	vmov	r0, r1, d0
 80092f4:	bb43      	cbnz	r3, 8009348 <__ieee754_pow+0x1e0>
 80092f6:	4b43      	ldr	r3, [pc, #268]	@ (8009404 <__ieee754_pow+0x29c>)
 80092f8:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d000      	beq.n	8009302 <__ieee754_pow+0x19a>
 8009300:	bb15      	cbnz	r5, 8009348 <__ieee754_pow+0x1e0>
 8009302:	f1b9 0f00 	cmp.w	r9, #0
 8009306:	da05      	bge.n	8009314 <__ieee754_pow+0x1ac>
 8009308:	4602      	mov	r2, r0
 800930a:	460b      	mov	r3, r1
 800930c:	2000      	movs	r0, #0
 800930e:	493d      	ldr	r1, [pc, #244]	@ (8009404 <__ieee754_pow+0x29c>)
 8009310:	f7f7 fa94 	bl	800083c <__aeabi_ddiv>
 8009314:	f1b8 0f00 	cmp.w	r8, #0
 8009318:	f6bf af43 	bge.w	80091a2 <__ieee754_pow+0x3a>
 800931c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009320:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009324:	4325      	orrs	r5, r4
 8009326:	d108      	bne.n	800933a <__ieee754_pow+0x1d2>
 8009328:	4602      	mov	r2, r0
 800932a:	460b      	mov	r3, r1
 800932c:	4610      	mov	r0, r2
 800932e:	4619      	mov	r1, r3
 8009330:	f7f6 ffa2 	bl	8000278 <__aeabi_dsub>
 8009334:	4602      	mov	r2, r0
 8009336:	460b      	mov	r3, r1
 8009338:	e79e      	b.n	8009278 <__ieee754_pow+0x110>
 800933a:	2c01      	cmp	r4, #1
 800933c:	f47f af31 	bne.w	80091a2 <__ieee754_pow+0x3a>
 8009340:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009344:	4619      	mov	r1, r3
 8009346:	e72c      	b.n	80091a2 <__ieee754_pow+0x3a>
 8009348:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800934c:	3b01      	subs	r3, #1
 800934e:	ea53 0204 	orrs.w	r2, r3, r4
 8009352:	d102      	bne.n	800935a <__ieee754_pow+0x1f2>
 8009354:	4632      	mov	r2, r6
 8009356:	463b      	mov	r3, r7
 8009358:	e7e8      	b.n	800932c <__ieee754_pow+0x1c4>
 800935a:	3c01      	subs	r4, #1
 800935c:	431c      	orrs	r4, r3
 800935e:	d016      	beq.n	800938e <__ieee754_pow+0x226>
 8009360:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80093e8 <__ieee754_pow+0x280>
 8009364:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009368:	ed8d 7b02 	vstr	d7, [sp, #8]
 800936c:	f240 8110 	bls.w	8009590 <__ieee754_pow+0x428>
 8009370:	4b27      	ldr	r3, [pc, #156]	@ (8009410 <__ieee754_pow+0x2a8>)
 8009372:	459a      	cmp	sl, r3
 8009374:	4b24      	ldr	r3, [pc, #144]	@ (8009408 <__ieee754_pow+0x2a0>)
 8009376:	d916      	bls.n	80093a6 <__ieee754_pow+0x23e>
 8009378:	429d      	cmp	r5, r3
 800937a:	d80b      	bhi.n	8009394 <__ieee754_pow+0x22c>
 800937c:	f1b9 0f00 	cmp.w	r9, #0
 8009380:	da0b      	bge.n	800939a <__ieee754_pow+0x232>
 8009382:	2000      	movs	r0, #0
 8009384:	b011      	add	sp, #68	@ 0x44
 8009386:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800938a:	f000 bcf1 	b.w	8009d70 <__math_oflow>
 800938e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 80093f0 <__ieee754_pow+0x288>
 8009392:	e7e7      	b.n	8009364 <__ieee754_pow+0x1fc>
 8009394:	f1b9 0f00 	cmp.w	r9, #0
 8009398:	dcf3      	bgt.n	8009382 <__ieee754_pow+0x21a>
 800939a:	2000      	movs	r0, #0
 800939c:	b011      	add	sp, #68	@ 0x44
 800939e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a2:	f000 bcdd 	b.w	8009d60 <__math_uflow>
 80093a6:	429d      	cmp	r5, r3
 80093a8:	d20c      	bcs.n	80093c4 <__ieee754_pow+0x25c>
 80093aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093ae:	2200      	movs	r2, #0
 80093b0:	2300      	movs	r3, #0
 80093b2:	f7f7 fb8b 	bl	8000acc <__aeabi_dcmplt>
 80093b6:	3800      	subs	r0, #0
 80093b8:	bf18      	it	ne
 80093ba:	2001      	movne	r0, #1
 80093bc:	f1b9 0f00 	cmp.w	r9, #0
 80093c0:	daec      	bge.n	800939c <__ieee754_pow+0x234>
 80093c2:	e7df      	b.n	8009384 <__ieee754_pow+0x21c>
 80093c4:	4b0f      	ldr	r3, [pc, #60]	@ (8009404 <__ieee754_pow+0x29c>)
 80093c6:	429d      	cmp	r5, r3
 80093c8:	f04f 0200 	mov.w	r2, #0
 80093cc:	d922      	bls.n	8009414 <__ieee754_pow+0x2ac>
 80093ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093d2:	2300      	movs	r3, #0
 80093d4:	f7f7 fb7a 	bl	8000acc <__aeabi_dcmplt>
 80093d8:	3800      	subs	r0, #0
 80093da:	bf18      	it	ne
 80093dc:	2001      	movne	r0, #1
 80093de:	f1b9 0f00 	cmp.w	r9, #0
 80093e2:	dccf      	bgt.n	8009384 <__ieee754_pow+0x21c>
 80093e4:	e7da      	b.n	800939c <__ieee754_pow+0x234>
 80093e6:	bf00      	nop
 80093e8:	00000000 	.word	0x00000000
 80093ec:	3ff00000 	.word	0x3ff00000
 80093f0:	00000000 	.word	0x00000000
 80093f4:	bff00000 	.word	0xbff00000
 80093f8:	fff00000 	.word	0xfff00000
 80093fc:	7ff00000 	.word	0x7ff00000
 8009400:	433fffff 	.word	0x433fffff
 8009404:	3ff00000 	.word	0x3ff00000
 8009408:	3fefffff 	.word	0x3fefffff
 800940c:	3fe00000 	.word	0x3fe00000
 8009410:	43f00000 	.word	0x43f00000
 8009414:	4b5a      	ldr	r3, [pc, #360]	@ (8009580 <__ieee754_pow+0x418>)
 8009416:	f7f6 ff2f 	bl	8000278 <__aeabi_dsub>
 800941a:	a351      	add	r3, pc, #324	@ (adr r3, 8009560 <__ieee754_pow+0x3f8>)
 800941c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009420:	4604      	mov	r4, r0
 8009422:	460d      	mov	r5, r1
 8009424:	f7f7 f8e0 	bl	80005e8 <__aeabi_dmul>
 8009428:	a34f      	add	r3, pc, #316	@ (adr r3, 8009568 <__ieee754_pow+0x400>)
 800942a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942e:	4606      	mov	r6, r0
 8009430:	460f      	mov	r7, r1
 8009432:	4620      	mov	r0, r4
 8009434:	4629      	mov	r1, r5
 8009436:	f7f7 f8d7 	bl	80005e8 <__aeabi_dmul>
 800943a:	4b52      	ldr	r3, [pc, #328]	@ (8009584 <__ieee754_pow+0x41c>)
 800943c:	4682      	mov	sl, r0
 800943e:	468b      	mov	fp, r1
 8009440:	2200      	movs	r2, #0
 8009442:	4620      	mov	r0, r4
 8009444:	4629      	mov	r1, r5
 8009446:	f7f7 f8cf 	bl	80005e8 <__aeabi_dmul>
 800944a:	4602      	mov	r2, r0
 800944c:	460b      	mov	r3, r1
 800944e:	a148      	add	r1, pc, #288	@ (adr r1, 8009570 <__ieee754_pow+0x408>)
 8009450:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009454:	f7f6 ff10 	bl	8000278 <__aeabi_dsub>
 8009458:	4622      	mov	r2, r4
 800945a:	462b      	mov	r3, r5
 800945c:	f7f7 f8c4 	bl	80005e8 <__aeabi_dmul>
 8009460:	4602      	mov	r2, r0
 8009462:	460b      	mov	r3, r1
 8009464:	2000      	movs	r0, #0
 8009466:	4948      	ldr	r1, [pc, #288]	@ (8009588 <__ieee754_pow+0x420>)
 8009468:	f7f6 ff06 	bl	8000278 <__aeabi_dsub>
 800946c:	4622      	mov	r2, r4
 800946e:	4680      	mov	r8, r0
 8009470:	4689      	mov	r9, r1
 8009472:	462b      	mov	r3, r5
 8009474:	4620      	mov	r0, r4
 8009476:	4629      	mov	r1, r5
 8009478:	f7f7 f8b6 	bl	80005e8 <__aeabi_dmul>
 800947c:	4602      	mov	r2, r0
 800947e:	460b      	mov	r3, r1
 8009480:	4640      	mov	r0, r8
 8009482:	4649      	mov	r1, r9
 8009484:	f7f7 f8b0 	bl	80005e8 <__aeabi_dmul>
 8009488:	a33b      	add	r3, pc, #236	@ (adr r3, 8009578 <__ieee754_pow+0x410>)
 800948a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948e:	f7f7 f8ab 	bl	80005e8 <__aeabi_dmul>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	4650      	mov	r0, sl
 8009498:	4659      	mov	r1, fp
 800949a:	f7f6 feed 	bl	8000278 <__aeabi_dsub>
 800949e:	4602      	mov	r2, r0
 80094a0:	460b      	mov	r3, r1
 80094a2:	4680      	mov	r8, r0
 80094a4:	4689      	mov	r9, r1
 80094a6:	4630      	mov	r0, r6
 80094a8:	4639      	mov	r1, r7
 80094aa:	f7f6 fee7 	bl	800027c <__adddf3>
 80094ae:	2400      	movs	r4, #0
 80094b0:	4632      	mov	r2, r6
 80094b2:	463b      	mov	r3, r7
 80094b4:	4620      	mov	r0, r4
 80094b6:	460d      	mov	r5, r1
 80094b8:	f7f6 fede 	bl	8000278 <__aeabi_dsub>
 80094bc:	4602      	mov	r2, r0
 80094be:	460b      	mov	r3, r1
 80094c0:	4640      	mov	r0, r8
 80094c2:	4649      	mov	r1, r9
 80094c4:	f7f6 fed8 	bl	8000278 <__aeabi_dsub>
 80094c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094cc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094d0:	2300      	movs	r3, #0
 80094d2:	9304      	str	r3, [sp, #16]
 80094d4:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80094d8:	4606      	mov	r6, r0
 80094da:	460f      	mov	r7, r1
 80094dc:	465b      	mov	r3, fp
 80094de:	4652      	mov	r2, sl
 80094e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094e4:	f7f6 fec8 	bl	8000278 <__aeabi_dsub>
 80094e8:	4622      	mov	r2, r4
 80094ea:	462b      	mov	r3, r5
 80094ec:	f7f7 f87c 	bl	80005e8 <__aeabi_dmul>
 80094f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094f4:	4680      	mov	r8, r0
 80094f6:	4689      	mov	r9, r1
 80094f8:	4630      	mov	r0, r6
 80094fa:	4639      	mov	r1, r7
 80094fc:	f7f7 f874 	bl	80005e8 <__aeabi_dmul>
 8009500:	4602      	mov	r2, r0
 8009502:	460b      	mov	r3, r1
 8009504:	4640      	mov	r0, r8
 8009506:	4649      	mov	r1, r9
 8009508:	f7f6 feb8 	bl	800027c <__adddf3>
 800950c:	465b      	mov	r3, fp
 800950e:	4606      	mov	r6, r0
 8009510:	460f      	mov	r7, r1
 8009512:	4652      	mov	r2, sl
 8009514:	4620      	mov	r0, r4
 8009516:	4629      	mov	r1, r5
 8009518:	f7f7 f866 	bl	80005e8 <__aeabi_dmul>
 800951c:	460b      	mov	r3, r1
 800951e:	4602      	mov	r2, r0
 8009520:	4680      	mov	r8, r0
 8009522:	4689      	mov	r9, r1
 8009524:	4630      	mov	r0, r6
 8009526:	4639      	mov	r1, r7
 8009528:	f7f6 fea8 	bl	800027c <__adddf3>
 800952c:	4b17      	ldr	r3, [pc, #92]	@ (800958c <__ieee754_pow+0x424>)
 800952e:	4299      	cmp	r1, r3
 8009530:	4604      	mov	r4, r0
 8009532:	460d      	mov	r5, r1
 8009534:	468b      	mov	fp, r1
 8009536:	f340 820b 	ble.w	8009950 <__ieee754_pow+0x7e8>
 800953a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800953e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009542:	4303      	orrs	r3, r0
 8009544:	f000 81ea 	beq.w	800991c <__ieee754_pow+0x7b4>
 8009548:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800954c:	2200      	movs	r2, #0
 800954e:	2300      	movs	r3, #0
 8009550:	f7f7 fabc 	bl	8000acc <__aeabi_dcmplt>
 8009554:	3800      	subs	r0, #0
 8009556:	bf18      	it	ne
 8009558:	2001      	movne	r0, #1
 800955a:	e713      	b.n	8009384 <__ieee754_pow+0x21c>
 800955c:	f3af 8000 	nop.w
 8009560:	60000000 	.word	0x60000000
 8009564:	3ff71547 	.word	0x3ff71547
 8009568:	f85ddf44 	.word	0xf85ddf44
 800956c:	3e54ae0b 	.word	0x3e54ae0b
 8009570:	55555555 	.word	0x55555555
 8009574:	3fd55555 	.word	0x3fd55555
 8009578:	652b82fe 	.word	0x652b82fe
 800957c:	3ff71547 	.word	0x3ff71547
 8009580:	3ff00000 	.word	0x3ff00000
 8009584:	3fd00000 	.word	0x3fd00000
 8009588:	3fe00000 	.word	0x3fe00000
 800958c:	408fffff 	.word	0x408fffff
 8009590:	4bd5      	ldr	r3, [pc, #852]	@ (80098e8 <__ieee754_pow+0x780>)
 8009592:	ea08 0303 	and.w	r3, r8, r3
 8009596:	2200      	movs	r2, #0
 8009598:	b92b      	cbnz	r3, 80095a6 <__ieee754_pow+0x43e>
 800959a:	4bd4      	ldr	r3, [pc, #848]	@ (80098ec <__ieee754_pow+0x784>)
 800959c:	f7f7 f824 	bl	80005e8 <__aeabi_dmul>
 80095a0:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80095a4:	468b      	mov	fp, r1
 80095a6:	ea4f 532b 	mov.w	r3, fp, asr #20
 80095aa:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80095ae:	4413      	add	r3, r2
 80095b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80095b2:	4bcf      	ldr	r3, [pc, #828]	@ (80098f0 <__ieee754_pow+0x788>)
 80095b4:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80095b8:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80095bc:	459b      	cmp	fp, r3
 80095be:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80095c2:	dd08      	ble.n	80095d6 <__ieee754_pow+0x46e>
 80095c4:	4bcb      	ldr	r3, [pc, #812]	@ (80098f4 <__ieee754_pow+0x78c>)
 80095c6:	459b      	cmp	fp, r3
 80095c8:	f340 81a5 	ble.w	8009916 <__ieee754_pow+0x7ae>
 80095cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095ce:	3301      	adds	r3, #1
 80095d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80095d2:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80095d6:	f04f 0a00 	mov.w	sl, #0
 80095da:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80095de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095e0:	4bc5      	ldr	r3, [pc, #788]	@ (80098f8 <__ieee754_pow+0x790>)
 80095e2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80095e6:	ed93 7b00 	vldr	d7, [r3]
 80095ea:	4629      	mov	r1, r5
 80095ec:	ec53 2b17 	vmov	r2, r3, d7
 80095f0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80095f4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80095f8:	f7f6 fe3e 	bl	8000278 <__aeabi_dsub>
 80095fc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009600:	4606      	mov	r6, r0
 8009602:	460f      	mov	r7, r1
 8009604:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009608:	f7f6 fe38 	bl	800027c <__adddf3>
 800960c:	4602      	mov	r2, r0
 800960e:	460b      	mov	r3, r1
 8009610:	2000      	movs	r0, #0
 8009612:	49ba      	ldr	r1, [pc, #744]	@ (80098fc <__ieee754_pow+0x794>)
 8009614:	f7f7 f912 	bl	800083c <__aeabi_ddiv>
 8009618:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800961c:	4602      	mov	r2, r0
 800961e:	460b      	mov	r3, r1
 8009620:	4630      	mov	r0, r6
 8009622:	4639      	mov	r1, r7
 8009624:	f7f6 ffe0 	bl	80005e8 <__aeabi_dmul>
 8009628:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800962c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8009630:	106d      	asrs	r5, r5, #1
 8009632:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009636:	f04f 0b00 	mov.w	fp, #0
 800963a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800963e:	4661      	mov	r1, ip
 8009640:	2200      	movs	r2, #0
 8009642:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009646:	4658      	mov	r0, fp
 8009648:	46e1      	mov	r9, ip
 800964a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800964e:	4614      	mov	r4, r2
 8009650:	461d      	mov	r5, r3
 8009652:	f7f6 ffc9 	bl	80005e8 <__aeabi_dmul>
 8009656:	4602      	mov	r2, r0
 8009658:	460b      	mov	r3, r1
 800965a:	4630      	mov	r0, r6
 800965c:	4639      	mov	r1, r7
 800965e:	f7f6 fe0b 	bl	8000278 <__aeabi_dsub>
 8009662:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009666:	4606      	mov	r6, r0
 8009668:	460f      	mov	r7, r1
 800966a:	4620      	mov	r0, r4
 800966c:	4629      	mov	r1, r5
 800966e:	f7f6 fe03 	bl	8000278 <__aeabi_dsub>
 8009672:	4602      	mov	r2, r0
 8009674:	460b      	mov	r3, r1
 8009676:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800967a:	f7f6 fdfd 	bl	8000278 <__aeabi_dsub>
 800967e:	465a      	mov	r2, fp
 8009680:	464b      	mov	r3, r9
 8009682:	f7f6 ffb1 	bl	80005e8 <__aeabi_dmul>
 8009686:	4602      	mov	r2, r0
 8009688:	460b      	mov	r3, r1
 800968a:	4630      	mov	r0, r6
 800968c:	4639      	mov	r1, r7
 800968e:	f7f6 fdf3 	bl	8000278 <__aeabi_dsub>
 8009692:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009696:	f7f6 ffa7 	bl	80005e8 <__aeabi_dmul>
 800969a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800969e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80096a2:	4610      	mov	r0, r2
 80096a4:	4619      	mov	r1, r3
 80096a6:	f7f6 ff9f 	bl	80005e8 <__aeabi_dmul>
 80096aa:	a37d      	add	r3, pc, #500	@ (adr r3, 80098a0 <__ieee754_pow+0x738>)
 80096ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b0:	4604      	mov	r4, r0
 80096b2:	460d      	mov	r5, r1
 80096b4:	f7f6 ff98 	bl	80005e8 <__aeabi_dmul>
 80096b8:	a37b      	add	r3, pc, #492	@ (adr r3, 80098a8 <__ieee754_pow+0x740>)
 80096ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096be:	f7f6 fddd 	bl	800027c <__adddf3>
 80096c2:	4622      	mov	r2, r4
 80096c4:	462b      	mov	r3, r5
 80096c6:	f7f6 ff8f 	bl	80005e8 <__aeabi_dmul>
 80096ca:	a379      	add	r3, pc, #484	@ (adr r3, 80098b0 <__ieee754_pow+0x748>)
 80096cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d0:	f7f6 fdd4 	bl	800027c <__adddf3>
 80096d4:	4622      	mov	r2, r4
 80096d6:	462b      	mov	r3, r5
 80096d8:	f7f6 ff86 	bl	80005e8 <__aeabi_dmul>
 80096dc:	a376      	add	r3, pc, #472	@ (adr r3, 80098b8 <__ieee754_pow+0x750>)
 80096de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e2:	f7f6 fdcb 	bl	800027c <__adddf3>
 80096e6:	4622      	mov	r2, r4
 80096e8:	462b      	mov	r3, r5
 80096ea:	f7f6 ff7d 	bl	80005e8 <__aeabi_dmul>
 80096ee:	a374      	add	r3, pc, #464	@ (adr r3, 80098c0 <__ieee754_pow+0x758>)
 80096f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f4:	f7f6 fdc2 	bl	800027c <__adddf3>
 80096f8:	4622      	mov	r2, r4
 80096fa:	462b      	mov	r3, r5
 80096fc:	f7f6 ff74 	bl	80005e8 <__aeabi_dmul>
 8009700:	a371      	add	r3, pc, #452	@ (adr r3, 80098c8 <__ieee754_pow+0x760>)
 8009702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009706:	f7f6 fdb9 	bl	800027c <__adddf3>
 800970a:	4622      	mov	r2, r4
 800970c:	4606      	mov	r6, r0
 800970e:	460f      	mov	r7, r1
 8009710:	462b      	mov	r3, r5
 8009712:	4620      	mov	r0, r4
 8009714:	4629      	mov	r1, r5
 8009716:	f7f6 ff67 	bl	80005e8 <__aeabi_dmul>
 800971a:	4602      	mov	r2, r0
 800971c:	460b      	mov	r3, r1
 800971e:	4630      	mov	r0, r6
 8009720:	4639      	mov	r1, r7
 8009722:	f7f6 ff61 	bl	80005e8 <__aeabi_dmul>
 8009726:	465a      	mov	r2, fp
 8009728:	4604      	mov	r4, r0
 800972a:	460d      	mov	r5, r1
 800972c:	464b      	mov	r3, r9
 800972e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009732:	f7f6 fda3 	bl	800027c <__adddf3>
 8009736:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800973a:	f7f6 ff55 	bl	80005e8 <__aeabi_dmul>
 800973e:	4622      	mov	r2, r4
 8009740:	462b      	mov	r3, r5
 8009742:	f7f6 fd9b 	bl	800027c <__adddf3>
 8009746:	465a      	mov	r2, fp
 8009748:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800974c:	464b      	mov	r3, r9
 800974e:	4658      	mov	r0, fp
 8009750:	4649      	mov	r1, r9
 8009752:	f7f6 ff49 	bl	80005e8 <__aeabi_dmul>
 8009756:	4b6a      	ldr	r3, [pc, #424]	@ (8009900 <__ieee754_pow+0x798>)
 8009758:	2200      	movs	r2, #0
 800975a:	4606      	mov	r6, r0
 800975c:	460f      	mov	r7, r1
 800975e:	f7f6 fd8d 	bl	800027c <__adddf3>
 8009762:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009766:	f7f6 fd89 	bl	800027c <__adddf3>
 800976a:	46d8      	mov	r8, fp
 800976c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009770:	460d      	mov	r5, r1
 8009772:	465a      	mov	r2, fp
 8009774:	460b      	mov	r3, r1
 8009776:	4640      	mov	r0, r8
 8009778:	4649      	mov	r1, r9
 800977a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800977e:	f7f6 ff33 	bl	80005e8 <__aeabi_dmul>
 8009782:	465c      	mov	r4, fp
 8009784:	4680      	mov	r8, r0
 8009786:	4689      	mov	r9, r1
 8009788:	4b5d      	ldr	r3, [pc, #372]	@ (8009900 <__ieee754_pow+0x798>)
 800978a:	2200      	movs	r2, #0
 800978c:	4620      	mov	r0, r4
 800978e:	4629      	mov	r1, r5
 8009790:	f7f6 fd72 	bl	8000278 <__aeabi_dsub>
 8009794:	4632      	mov	r2, r6
 8009796:	463b      	mov	r3, r7
 8009798:	f7f6 fd6e 	bl	8000278 <__aeabi_dsub>
 800979c:	4602      	mov	r2, r0
 800979e:	460b      	mov	r3, r1
 80097a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80097a4:	f7f6 fd68 	bl	8000278 <__aeabi_dsub>
 80097a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097ac:	f7f6 ff1c 	bl	80005e8 <__aeabi_dmul>
 80097b0:	4622      	mov	r2, r4
 80097b2:	4606      	mov	r6, r0
 80097b4:	460f      	mov	r7, r1
 80097b6:	462b      	mov	r3, r5
 80097b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097bc:	f7f6 ff14 	bl	80005e8 <__aeabi_dmul>
 80097c0:	4602      	mov	r2, r0
 80097c2:	460b      	mov	r3, r1
 80097c4:	4630      	mov	r0, r6
 80097c6:	4639      	mov	r1, r7
 80097c8:	f7f6 fd58 	bl	800027c <__adddf3>
 80097cc:	4606      	mov	r6, r0
 80097ce:	460f      	mov	r7, r1
 80097d0:	4602      	mov	r2, r0
 80097d2:	460b      	mov	r3, r1
 80097d4:	4640      	mov	r0, r8
 80097d6:	4649      	mov	r1, r9
 80097d8:	f7f6 fd50 	bl	800027c <__adddf3>
 80097dc:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80097e0:	a33b      	add	r3, pc, #236	@ (adr r3, 80098d0 <__ieee754_pow+0x768>)
 80097e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e6:	4658      	mov	r0, fp
 80097e8:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80097ec:	460d      	mov	r5, r1
 80097ee:	f7f6 fefb 	bl	80005e8 <__aeabi_dmul>
 80097f2:	465c      	mov	r4, fp
 80097f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80097f8:	4642      	mov	r2, r8
 80097fa:	464b      	mov	r3, r9
 80097fc:	4620      	mov	r0, r4
 80097fe:	4629      	mov	r1, r5
 8009800:	f7f6 fd3a 	bl	8000278 <__aeabi_dsub>
 8009804:	4602      	mov	r2, r0
 8009806:	460b      	mov	r3, r1
 8009808:	4630      	mov	r0, r6
 800980a:	4639      	mov	r1, r7
 800980c:	f7f6 fd34 	bl	8000278 <__aeabi_dsub>
 8009810:	a331      	add	r3, pc, #196	@ (adr r3, 80098d8 <__ieee754_pow+0x770>)
 8009812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009816:	f7f6 fee7 	bl	80005e8 <__aeabi_dmul>
 800981a:	a331      	add	r3, pc, #196	@ (adr r3, 80098e0 <__ieee754_pow+0x778>)
 800981c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009820:	4606      	mov	r6, r0
 8009822:	460f      	mov	r7, r1
 8009824:	4620      	mov	r0, r4
 8009826:	4629      	mov	r1, r5
 8009828:	f7f6 fede 	bl	80005e8 <__aeabi_dmul>
 800982c:	4602      	mov	r2, r0
 800982e:	460b      	mov	r3, r1
 8009830:	4630      	mov	r0, r6
 8009832:	4639      	mov	r1, r7
 8009834:	f7f6 fd22 	bl	800027c <__adddf3>
 8009838:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800983a:	4b32      	ldr	r3, [pc, #200]	@ (8009904 <__ieee754_pow+0x79c>)
 800983c:	4413      	add	r3, r2
 800983e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009842:	f7f6 fd1b 	bl	800027c <__adddf3>
 8009846:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800984a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800984c:	f7f6 fe62 	bl	8000514 <__aeabi_i2d>
 8009850:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009852:	4b2d      	ldr	r3, [pc, #180]	@ (8009908 <__ieee754_pow+0x7a0>)
 8009854:	4413      	add	r3, r2
 8009856:	e9d3 8900 	ldrd	r8, r9, [r3]
 800985a:	4606      	mov	r6, r0
 800985c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009860:	460f      	mov	r7, r1
 8009862:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009866:	f7f6 fd09 	bl	800027c <__adddf3>
 800986a:	4642      	mov	r2, r8
 800986c:	464b      	mov	r3, r9
 800986e:	f7f6 fd05 	bl	800027c <__adddf3>
 8009872:	4632      	mov	r2, r6
 8009874:	463b      	mov	r3, r7
 8009876:	f7f6 fd01 	bl	800027c <__adddf3>
 800987a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800987e:	4632      	mov	r2, r6
 8009880:	463b      	mov	r3, r7
 8009882:	4658      	mov	r0, fp
 8009884:	460d      	mov	r5, r1
 8009886:	f7f6 fcf7 	bl	8000278 <__aeabi_dsub>
 800988a:	4642      	mov	r2, r8
 800988c:	464b      	mov	r3, r9
 800988e:	f7f6 fcf3 	bl	8000278 <__aeabi_dsub>
 8009892:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009896:	f7f6 fcef 	bl	8000278 <__aeabi_dsub>
 800989a:	465c      	mov	r4, fp
 800989c:	e036      	b.n	800990c <__ieee754_pow+0x7a4>
 800989e:	bf00      	nop
 80098a0:	4a454eef 	.word	0x4a454eef
 80098a4:	3fca7e28 	.word	0x3fca7e28
 80098a8:	93c9db65 	.word	0x93c9db65
 80098ac:	3fcd864a 	.word	0x3fcd864a
 80098b0:	a91d4101 	.word	0xa91d4101
 80098b4:	3fd17460 	.word	0x3fd17460
 80098b8:	518f264d 	.word	0x518f264d
 80098bc:	3fd55555 	.word	0x3fd55555
 80098c0:	db6fabff 	.word	0xdb6fabff
 80098c4:	3fdb6db6 	.word	0x3fdb6db6
 80098c8:	33333303 	.word	0x33333303
 80098cc:	3fe33333 	.word	0x3fe33333
 80098d0:	e0000000 	.word	0xe0000000
 80098d4:	3feec709 	.word	0x3feec709
 80098d8:	dc3a03fd 	.word	0xdc3a03fd
 80098dc:	3feec709 	.word	0x3feec709
 80098e0:	145b01f5 	.word	0x145b01f5
 80098e4:	be3e2fe0 	.word	0xbe3e2fe0
 80098e8:	7ff00000 	.word	0x7ff00000
 80098ec:	43400000 	.word	0x43400000
 80098f0:	0003988e 	.word	0x0003988e
 80098f4:	000bb679 	.word	0x000bb679
 80098f8:	0800a028 	.word	0x0800a028
 80098fc:	3ff00000 	.word	0x3ff00000
 8009900:	40080000 	.word	0x40080000
 8009904:	0800a008 	.word	0x0800a008
 8009908:	0800a018 	.word	0x0800a018
 800990c:	4602      	mov	r2, r0
 800990e:	460b      	mov	r3, r1
 8009910:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009914:	e5d6      	b.n	80094c4 <__ieee754_pow+0x35c>
 8009916:	f04f 0a01 	mov.w	sl, #1
 800991a:	e65e      	b.n	80095da <__ieee754_pow+0x472>
 800991c:	a3b5      	add	r3, pc, #724	@ (adr r3, 8009bf4 <__ieee754_pow+0xa8c>)
 800991e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009922:	4630      	mov	r0, r6
 8009924:	4639      	mov	r1, r7
 8009926:	f7f6 fca9 	bl	800027c <__adddf3>
 800992a:	4642      	mov	r2, r8
 800992c:	e9cd 0100 	strd	r0, r1, [sp]
 8009930:	464b      	mov	r3, r9
 8009932:	4620      	mov	r0, r4
 8009934:	4629      	mov	r1, r5
 8009936:	f7f6 fc9f 	bl	8000278 <__aeabi_dsub>
 800993a:	4602      	mov	r2, r0
 800993c:	460b      	mov	r3, r1
 800993e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009942:	f7f7 f8e1 	bl	8000b08 <__aeabi_dcmpgt>
 8009946:	2800      	cmp	r0, #0
 8009948:	f47f adfe 	bne.w	8009548 <__ieee754_pow+0x3e0>
 800994c:	4ba2      	ldr	r3, [pc, #648]	@ (8009bd8 <__ieee754_pow+0xa70>)
 800994e:	e022      	b.n	8009996 <__ieee754_pow+0x82e>
 8009950:	4ca2      	ldr	r4, [pc, #648]	@ (8009bdc <__ieee754_pow+0xa74>)
 8009952:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009956:	42a3      	cmp	r3, r4
 8009958:	d919      	bls.n	800998e <__ieee754_pow+0x826>
 800995a:	4ba1      	ldr	r3, [pc, #644]	@ (8009be0 <__ieee754_pow+0xa78>)
 800995c:	440b      	add	r3, r1
 800995e:	4303      	orrs	r3, r0
 8009960:	d009      	beq.n	8009976 <__ieee754_pow+0x80e>
 8009962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009966:	2200      	movs	r2, #0
 8009968:	2300      	movs	r3, #0
 800996a:	f7f7 f8af 	bl	8000acc <__aeabi_dcmplt>
 800996e:	3800      	subs	r0, #0
 8009970:	bf18      	it	ne
 8009972:	2001      	movne	r0, #1
 8009974:	e512      	b.n	800939c <__ieee754_pow+0x234>
 8009976:	4642      	mov	r2, r8
 8009978:	464b      	mov	r3, r9
 800997a:	f7f6 fc7d 	bl	8000278 <__aeabi_dsub>
 800997e:	4632      	mov	r2, r6
 8009980:	463b      	mov	r3, r7
 8009982:	f7f7 f8b7 	bl	8000af4 <__aeabi_dcmpge>
 8009986:	2800      	cmp	r0, #0
 8009988:	d1eb      	bne.n	8009962 <__ieee754_pow+0x7fa>
 800998a:	4b96      	ldr	r3, [pc, #600]	@ (8009be4 <__ieee754_pow+0xa7c>)
 800998c:	e003      	b.n	8009996 <__ieee754_pow+0x82e>
 800998e:	4a96      	ldr	r2, [pc, #600]	@ (8009be8 <__ieee754_pow+0xa80>)
 8009990:	4293      	cmp	r3, r2
 8009992:	f240 80e7 	bls.w	8009b64 <__ieee754_pow+0x9fc>
 8009996:	151b      	asrs	r3, r3, #20
 8009998:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800999c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 80099a0:	fa4a fa03 	asr.w	sl, sl, r3
 80099a4:	44da      	add	sl, fp
 80099a6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80099aa:	4890      	ldr	r0, [pc, #576]	@ (8009bec <__ieee754_pow+0xa84>)
 80099ac:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80099b0:	4108      	asrs	r0, r1
 80099b2:	ea00 030a 	and.w	r3, r0, sl
 80099b6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80099ba:	f1c1 0114 	rsb	r1, r1, #20
 80099be:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80099c2:	fa4a fa01 	asr.w	sl, sl, r1
 80099c6:	f1bb 0f00 	cmp.w	fp, #0
 80099ca:	4640      	mov	r0, r8
 80099cc:	4649      	mov	r1, r9
 80099ce:	f04f 0200 	mov.w	r2, #0
 80099d2:	bfb8      	it	lt
 80099d4:	f1ca 0a00 	rsblt	sl, sl, #0
 80099d8:	f7f6 fc4e 	bl	8000278 <__aeabi_dsub>
 80099dc:	4680      	mov	r8, r0
 80099de:	4689      	mov	r9, r1
 80099e0:	4632      	mov	r2, r6
 80099e2:	463b      	mov	r3, r7
 80099e4:	4640      	mov	r0, r8
 80099e6:	4649      	mov	r1, r9
 80099e8:	f7f6 fc48 	bl	800027c <__adddf3>
 80099ec:	2400      	movs	r4, #0
 80099ee:	a36a      	add	r3, pc, #424	@ (adr r3, 8009b98 <__ieee754_pow+0xa30>)
 80099f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f4:	4620      	mov	r0, r4
 80099f6:	460d      	mov	r5, r1
 80099f8:	f7f6 fdf6 	bl	80005e8 <__aeabi_dmul>
 80099fc:	4642      	mov	r2, r8
 80099fe:	e9cd 0100 	strd	r0, r1, [sp]
 8009a02:	464b      	mov	r3, r9
 8009a04:	4620      	mov	r0, r4
 8009a06:	4629      	mov	r1, r5
 8009a08:	f7f6 fc36 	bl	8000278 <__aeabi_dsub>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	460b      	mov	r3, r1
 8009a10:	4630      	mov	r0, r6
 8009a12:	4639      	mov	r1, r7
 8009a14:	f7f6 fc30 	bl	8000278 <__aeabi_dsub>
 8009a18:	a361      	add	r3, pc, #388	@ (adr r3, 8009ba0 <__ieee754_pow+0xa38>)
 8009a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1e:	f7f6 fde3 	bl	80005e8 <__aeabi_dmul>
 8009a22:	a361      	add	r3, pc, #388	@ (adr r3, 8009ba8 <__ieee754_pow+0xa40>)
 8009a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a28:	4680      	mov	r8, r0
 8009a2a:	4689      	mov	r9, r1
 8009a2c:	4620      	mov	r0, r4
 8009a2e:	4629      	mov	r1, r5
 8009a30:	f7f6 fdda 	bl	80005e8 <__aeabi_dmul>
 8009a34:	4602      	mov	r2, r0
 8009a36:	460b      	mov	r3, r1
 8009a38:	4640      	mov	r0, r8
 8009a3a:	4649      	mov	r1, r9
 8009a3c:	f7f6 fc1e 	bl	800027c <__adddf3>
 8009a40:	4604      	mov	r4, r0
 8009a42:	460d      	mov	r5, r1
 8009a44:	4602      	mov	r2, r0
 8009a46:	460b      	mov	r3, r1
 8009a48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a4c:	f7f6 fc16 	bl	800027c <__adddf3>
 8009a50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009a54:	4680      	mov	r8, r0
 8009a56:	4689      	mov	r9, r1
 8009a58:	f7f6 fc0e 	bl	8000278 <__aeabi_dsub>
 8009a5c:	4602      	mov	r2, r0
 8009a5e:	460b      	mov	r3, r1
 8009a60:	4620      	mov	r0, r4
 8009a62:	4629      	mov	r1, r5
 8009a64:	f7f6 fc08 	bl	8000278 <__aeabi_dsub>
 8009a68:	4642      	mov	r2, r8
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	460f      	mov	r7, r1
 8009a6e:	464b      	mov	r3, r9
 8009a70:	4640      	mov	r0, r8
 8009a72:	4649      	mov	r1, r9
 8009a74:	f7f6 fdb8 	bl	80005e8 <__aeabi_dmul>
 8009a78:	a34d      	add	r3, pc, #308	@ (adr r3, 8009bb0 <__ieee754_pow+0xa48>)
 8009a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a7e:	4604      	mov	r4, r0
 8009a80:	460d      	mov	r5, r1
 8009a82:	f7f6 fdb1 	bl	80005e8 <__aeabi_dmul>
 8009a86:	a34c      	add	r3, pc, #304	@ (adr r3, 8009bb8 <__ieee754_pow+0xa50>)
 8009a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a8c:	f7f6 fbf4 	bl	8000278 <__aeabi_dsub>
 8009a90:	4622      	mov	r2, r4
 8009a92:	462b      	mov	r3, r5
 8009a94:	f7f6 fda8 	bl	80005e8 <__aeabi_dmul>
 8009a98:	a349      	add	r3, pc, #292	@ (adr r3, 8009bc0 <__ieee754_pow+0xa58>)
 8009a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9e:	f7f6 fbed 	bl	800027c <__adddf3>
 8009aa2:	4622      	mov	r2, r4
 8009aa4:	462b      	mov	r3, r5
 8009aa6:	f7f6 fd9f 	bl	80005e8 <__aeabi_dmul>
 8009aaa:	a347      	add	r3, pc, #284	@ (adr r3, 8009bc8 <__ieee754_pow+0xa60>)
 8009aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab0:	f7f6 fbe2 	bl	8000278 <__aeabi_dsub>
 8009ab4:	4622      	mov	r2, r4
 8009ab6:	462b      	mov	r3, r5
 8009ab8:	f7f6 fd96 	bl	80005e8 <__aeabi_dmul>
 8009abc:	a344      	add	r3, pc, #272	@ (adr r3, 8009bd0 <__ieee754_pow+0xa68>)
 8009abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ac2:	f7f6 fbdb 	bl	800027c <__adddf3>
 8009ac6:	4622      	mov	r2, r4
 8009ac8:	462b      	mov	r3, r5
 8009aca:	f7f6 fd8d 	bl	80005e8 <__aeabi_dmul>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	4640      	mov	r0, r8
 8009ad4:	4649      	mov	r1, r9
 8009ad6:	f7f6 fbcf 	bl	8000278 <__aeabi_dsub>
 8009ada:	4604      	mov	r4, r0
 8009adc:	460d      	mov	r5, r1
 8009ade:	4602      	mov	r2, r0
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	4640      	mov	r0, r8
 8009ae4:	4649      	mov	r1, r9
 8009ae6:	f7f6 fd7f 	bl	80005e8 <__aeabi_dmul>
 8009aea:	2200      	movs	r2, #0
 8009aec:	e9cd 0100 	strd	r0, r1, [sp]
 8009af0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009af4:	4620      	mov	r0, r4
 8009af6:	4629      	mov	r1, r5
 8009af8:	f7f6 fbbe 	bl	8000278 <__aeabi_dsub>
 8009afc:	4602      	mov	r2, r0
 8009afe:	460b      	mov	r3, r1
 8009b00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b04:	f7f6 fe9a 	bl	800083c <__aeabi_ddiv>
 8009b08:	4632      	mov	r2, r6
 8009b0a:	4604      	mov	r4, r0
 8009b0c:	460d      	mov	r5, r1
 8009b0e:	463b      	mov	r3, r7
 8009b10:	4640      	mov	r0, r8
 8009b12:	4649      	mov	r1, r9
 8009b14:	f7f6 fd68 	bl	80005e8 <__aeabi_dmul>
 8009b18:	4632      	mov	r2, r6
 8009b1a:	463b      	mov	r3, r7
 8009b1c:	f7f6 fbae 	bl	800027c <__adddf3>
 8009b20:	4602      	mov	r2, r0
 8009b22:	460b      	mov	r3, r1
 8009b24:	4620      	mov	r0, r4
 8009b26:	4629      	mov	r1, r5
 8009b28:	f7f6 fba6 	bl	8000278 <__aeabi_dsub>
 8009b2c:	4642      	mov	r2, r8
 8009b2e:	464b      	mov	r3, r9
 8009b30:	f7f6 fba2 	bl	8000278 <__aeabi_dsub>
 8009b34:	460b      	mov	r3, r1
 8009b36:	4602      	mov	r2, r0
 8009b38:	492d      	ldr	r1, [pc, #180]	@ (8009bf0 <__ieee754_pow+0xa88>)
 8009b3a:	2000      	movs	r0, #0
 8009b3c:	f7f6 fb9c 	bl	8000278 <__aeabi_dsub>
 8009b40:	ec41 0b10 	vmov	d0, r0, r1
 8009b44:	ee10 3a90 	vmov	r3, s1
 8009b48:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009b4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009b50:	da0b      	bge.n	8009b6a <__ieee754_pow+0xa02>
 8009b52:	4650      	mov	r0, sl
 8009b54:	f000 f85c 	bl	8009c10 <scalbn>
 8009b58:	ec51 0b10 	vmov	r0, r1, d0
 8009b5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b60:	f7ff bb6d 	b.w	800923e <__ieee754_pow+0xd6>
 8009b64:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009b68:	e73a      	b.n	80099e0 <__ieee754_pow+0x878>
 8009b6a:	ec51 0b10 	vmov	r0, r1, d0
 8009b6e:	4619      	mov	r1, r3
 8009b70:	e7f4      	b.n	8009b5c <__ieee754_pow+0x9f4>
 8009b72:	491f      	ldr	r1, [pc, #124]	@ (8009bf0 <__ieee754_pow+0xa88>)
 8009b74:	2000      	movs	r0, #0
 8009b76:	f7ff bb14 	b.w	80091a2 <__ieee754_pow+0x3a>
 8009b7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b7e:	f7ff bb10 	b.w	80091a2 <__ieee754_pow+0x3a>
 8009b82:	4630      	mov	r0, r6
 8009b84:	4639      	mov	r1, r7
 8009b86:	f7ff bb0c 	b.w	80091a2 <__ieee754_pow+0x3a>
 8009b8a:	460c      	mov	r4, r1
 8009b8c:	f7ff bb69 	b.w	8009262 <__ieee754_pow+0xfa>
 8009b90:	2400      	movs	r4, #0
 8009b92:	f7ff bb4b 	b.w	800922c <__ieee754_pow+0xc4>
 8009b96:	bf00      	nop
 8009b98:	00000000 	.word	0x00000000
 8009b9c:	3fe62e43 	.word	0x3fe62e43
 8009ba0:	fefa39ef 	.word	0xfefa39ef
 8009ba4:	3fe62e42 	.word	0x3fe62e42
 8009ba8:	0ca86c39 	.word	0x0ca86c39
 8009bac:	be205c61 	.word	0xbe205c61
 8009bb0:	72bea4d0 	.word	0x72bea4d0
 8009bb4:	3e663769 	.word	0x3e663769
 8009bb8:	c5d26bf1 	.word	0xc5d26bf1
 8009bbc:	3ebbbd41 	.word	0x3ebbbd41
 8009bc0:	af25de2c 	.word	0xaf25de2c
 8009bc4:	3f11566a 	.word	0x3f11566a
 8009bc8:	16bebd93 	.word	0x16bebd93
 8009bcc:	3f66c16c 	.word	0x3f66c16c
 8009bd0:	5555553e 	.word	0x5555553e
 8009bd4:	3fc55555 	.word	0x3fc55555
 8009bd8:	40900000 	.word	0x40900000
 8009bdc:	4090cbff 	.word	0x4090cbff
 8009be0:	3f6f3400 	.word	0x3f6f3400
 8009be4:	4090cc00 	.word	0x4090cc00
 8009be8:	3fe00000 	.word	0x3fe00000
 8009bec:	fff00000 	.word	0xfff00000
 8009bf0:	3ff00000 	.word	0x3ff00000
 8009bf4:	652b82fe 	.word	0x652b82fe
 8009bf8:	3c971547 	.word	0x3c971547

08009bfc <fabs>:
 8009bfc:	ec51 0b10 	vmov	r0, r1, d0
 8009c00:	4602      	mov	r2, r0
 8009c02:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009c06:	ec43 2b10 	vmov	d0, r2, r3
 8009c0a:	4770      	bx	lr
 8009c0c:	0000      	movs	r0, r0
	...

08009c10 <scalbn>:
 8009c10:	b570      	push	{r4, r5, r6, lr}
 8009c12:	ec55 4b10 	vmov	r4, r5, d0
 8009c16:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009c1a:	4606      	mov	r6, r0
 8009c1c:	462b      	mov	r3, r5
 8009c1e:	b991      	cbnz	r1, 8009c46 <scalbn+0x36>
 8009c20:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009c24:	4323      	orrs	r3, r4
 8009c26:	d03b      	beq.n	8009ca0 <scalbn+0x90>
 8009c28:	4b33      	ldr	r3, [pc, #204]	@ (8009cf8 <scalbn+0xe8>)
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f7f6 fcda 	bl	80005e8 <__aeabi_dmul>
 8009c34:	4b31      	ldr	r3, [pc, #196]	@ (8009cfc <scalbn+0xec>)
 8009c36:	429e      	cmp	r6, r3
 8009c38:	4604      	mov	r4, r0
 8009c3a:	460d      	mov	r5, r1
 8009c3c:	da0f      	bge.n	8009c5e <scalbn+0x4e>
 8009c3e:	a326      	add	r3, pc, #152	@ (adr r3, 8009cd8 <scalbn+0xc8>)
 8009c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c44:	e01e      	b.n	8009c84 <scalbn+0x74>
 8009c46:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009c4a:	4291      	cmp	r1, r2
 8009c4c:	d10b      	bne.n	8009c66 <scalbn+0x56>
 8009c4e:	4622      	mov	r2, r4
 8009c50:	4620      	mov	r0, r4
 8009c52:	4629      	mov	r1, r5
 8009c54:	f7f6 fb12 	bl	800027c <__adddf3>
 8009c58:	4604      	mov	r4, r0
 8009c5a:	460d      	mov	r5, r1
 8009c5c:	e020      	b.n	8009ca0 <scalbn+0x90>
 8009c5e:	460b      	mov	r3, r1
 8009c60:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009c64:	3936      	subs	r1, #54	@ 0x36
 8009c66:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009c6a:	4296      	cmp	r6, r2
 8009c6c:	dd0d      	ble.n	8009c8a <scalbn+0x7a>
 8009c6e:	2d00      	cmp	r5, #0
 8009c70:	a11b      	add	r1, pc, #108	@ (adr r1, 8009ce0 <scalbn+0xd0>)
 8009c72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c76:	da02      	bge.n	8009c7e <scalbn+0x6e>
 8009c78:	a11b      	add	r1, pc, #108	@ (adr r1, 8009ce8 <scalbn+0xd8>)
 8009c7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c7e:	a318      	add	r3, pc, #96	@ (adr r3, 8009ce0 <scalbn+0xd0>)
 8009c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c84:	f7f6 fcb0 	bl	80005e8 <__aeabi_dmul>
 8009c88:	e7e6      	b.n	8009c58 <scalbn+0x48>
 8009c8a:	1872      	adds	r2, r6, r1
 8009c8c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009c90:	428a      	cmp	r2, r1
 8009c92:	dcec      	bgt.n	8009c6e <scalbn+0x5e>
 8009c94:	2a00      	cmp	r2, #0
 8009c96:	dd06      	ble.n	8009ca6 <scalbn+0x96>
 8009c98:	f36f 531e 	bfc	r3, #20, #11
 8009c9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009ca0:	ec45 4b10 	vmov	d0, r4, r5
 8009ca4:	bd70      	pop	{r4, r5, r6, pc}
 8009ca6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009caa:	da08      	bge.n	8009cbe <scalbn+0xae>
 8009cac:	2d00      	cmp	r5, #0
 8009cae:	a10a      	add	r1, pc, #40	@ (adr r1, 8009cd8 <scalbn+0xc8>)
 8009cb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cb4:	dac3      	bge.n	8009c3e <scalbn+0x2e>
 8009cb6:	a10e      	add	r1, pc, #56	@ (adr r1, 8009cf0 <scalbn+0xe0>)
 8009cb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cbc:	e7bf      	b.n	8009c3e <scalbn+0x2e>
 8009cbe:	3236      	adds	r2, #54	@ 0x36
 8009cc0:	f36f 531e 	bfc	r3, #20, #11
 8009cc4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009cc8:	4620      	mov	r0, r4
 8009cca:	4b0d      	ldr	r3, [pc, #52]	@ (8009d00 <scalbn+0xf0>)
 8009ccc:	4629      	mov	r1, r5
 8009cce:	2200      	movs	r2, #0
 8009cd0:	e7d8      	b.n	8009c84 <scalbn+0x74>
 8009cd2:	bf00      	nop
 8009cd4:	f3af 8000 	nop.w
 8009cd8:	c2f8f359 	.word	0xc2f8f359
 8009cdc:	01a56e1f 	.word	0x01a56e1f
 8009ce0:	8800759c 	.word	0x8800759c
 8009ce4:	7e37e43c 	.word	0x7e37e43c
 8009ce8:	8800759c 	.word	0x8800759c
 8009cec:	fe37e43c 	.word	0xfe37e43c
 8009cf0:	c2f8f359 	.word	0xc2f8f359
 8009cf4:	81a56e1f 	.word	0x81a56e1f
 8009cf8:	43500000 	.word	0x43500000
 8009cfc:	ffff3cb0 	.word	0xffff3cb0
 8009d00:	3c900000 	.word	0x3c900000

08009d04 <with_errno>:
 8009d04:	b510      	push	{r4, lr}
 8009d06:	ed2d 8b02 	vpush	{d8}
 8009d0a:	eeb0 8a40 	vmov.f32	s16, s0
 8009d0e:	eef0 8a60 	vmov.f32	s17, s1
 8009d12:	4604      	mov	r4, r0
 8009d14:	f7fe fcd8 	bl	80086c8 <__errno>
 8009d18:	eeb0 0a48 	vmov.f32	s0, s16
 8009d1c:	eef0 0a68 	vmov.f32	s1, s17
 8009d20:	ecbd 8b02 	vpop	{d8}
 8009d24:	6004      	str	r4, [r0, #0]
 8009d26:	bd10      	pop	{r4, pc}

08009d28 <xflow>:
 8009d28:	4603      	mov	r3, r0
 8009d2a:	b507      	push	{r0, r1, r2, lr}
 8009d2c:	ec51 0b10 	vmov	r0, r1, d0
 8009d30:	b183      	cbz	r3, 8009d54 <xflow+0x2c>
 8009d32:	4602      	mov	r2, r0
 8009d34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009d38:	e9cd 2300 	strd	r2, r3, [sp]
 8009d3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d40:	f7f6 fc52 	bl	80005e8 <__aeabi_dmul>
 8009d44:	ec41 0b10 	vmov	d0, r0, r1
 8009d48:	2022      	movs	r0, #34	@ 0x22
 8009d4a:	b003      	add	sp, #12
 8009d4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d50:	f7ff bfd8 	b.w	8009d04 <with_errno>
 8009d54:	4602      	mov	r2, r0
 8009d56:	460b      	mov	r3, r1
 8009d58:	e7ee      	b.n	8009d38 <xflow+0x10>
 8009d5a:	0000      	movs	r0, r0
 8009d5c:	0000      	movs	r0, r0
	...

08009d60 <__math_uflow>:
 8009d60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009d68 <__math_uflow+0x8>
 8009d64:	f7ff bfe0 	b.w	8009d28 <xflow>
 8009d68:	00000000 	.word	0x00000000
 8009d6c:	10000000 	.word	0x10000000

08009d70 <__math_oflow>:
 8009d70:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009d78 <__math_oflow+0x8>
 8009d74:	f7ff bfd8 	b.w	8009d28 <xflow>
 8009d78:	00000000 	.word	0x00000000
 8009d7c:	70000000 	.word	0x70000000

08009d80 <__ieee754_sqrt>:
 8009d80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d84:	4a66      	ldr	r2, [pc, #408]	@ (8009f20 <__ieee754_sqrt+0x1a0>)
 8009d86:	ec55 4b10 	vmov	r4, r5, d0
 8009d8a:	43aa      	bics	r2, r5
 8009d8c:	462b      	mov	r3, r5
 8009d8e:	4621      	mov	r1, r4
 8009d90:	d110      	bne.n	8009db4 <__ieee754_sqrt+0x34>
 8009d92:	4622      	mov	r2, r4
 8009d94:	4620      	mov	r0, r4
 8009d96:	4629      	mov	r1, r5
 8009d98:	f7f6 fc26 	bl	80005e8 <__aeabi_dmul>
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	460b      	mov	r3, r1
 8009da0:	4620      	mov	r0, r4
 8009da2:	4629      	mov	r1, r5
 8009da4:	f7f6 fa6a 	bl	800027c <__adddf3>
 8009da8:	4604      	mov	r4, r0
 8009daa:	460d      	mov	r5, r1
 8009dac:	ec45 4b10 	vmov	d0, r4, r5
 8009db0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009db4:	2d00      	cmp	r5, #0
 8009db6:	dc0e      	bgt.n	8009dd6 <__ieee754_sqrt+0x56>
 8009db8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009dbc:	4322      	orrs	r2, r4
 8009dbe:	d0f5      	beq.n	8009dac <__ieee754_sqrt+0x2c>
 8009dc0:	b19d      	cbz	r5, 8009dea <__ieee754_sqrt+0x6a>
 8009dc2:	4622      	mov	r2, r4
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	4629      	mov	r1, r5
 8009dc8:	f7f6 fa56 	bl	8000278 <__aeabi_dsub>
 8009dcc:	4602      	mov	r2, r0
 8009dce:	460b      	mov	r3, r1
 8009dd0:	f7f6 fd34 	bl	800083c <__aeabi_ddiv>
 8009dd4:	e7e8      	b.n	8009da8 <__ieee754_sqrt+0x28>
 8009dd6:	152a      	asrs	r2, r5, #20
 8009dd8:	d115      	bne.n	8009e06 <__ieee754_sqrt+0x86>
 8009dda:	2000      	movs	r0, #0
 8009ddc:	e009      	b.n	8009df2 <__ieee754_sqrt+0x72>
 8009dde:	0acb      	lsrs	r3, r1, #11
 8009de0:	3a15      	subs	r2, #21
 8009de2:	0549      	lsls	r1, r1, #21
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d0fa      	beq.n	8009dde <__ieee754_sqrt+0x5e>
 8009de8:	e7f7      	b.n	8009dda <__ieee754_sqrt+0x5a>
 8009dea:	462a      	mov	r2, r5
 8009dec:	e7fa      	b.n	8009de4 <__ieee754_sqrt+0x64>
 8009dee:	005b      	lsls	r3, r3, #1
 8009df0:	3001      	adds	r0, #1
 8009df2:	02dc      	lsls	r4, r3, #11
 8009df4:	d5fb      	bpl.n	8009dee <__ieee754_sqrt+0x6e>
 8009df6:	1e44      	subs	r4, r0, #1
 8009df8:	1b12      	subs	r2, r2, r4
 8009dfa:	f1c0 0420 	rsb	r4, r0, #32
 8009dfe:	fa21 f404 	lsr.w	r4, r1, r4
 8009e02:	4323      	orrs	r3, r4
 8009e04:	4081      	lsls	r1, r0
 8009e06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e0a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009e0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e12:	07d2      	lsls	r2, r2, #31
 8009e14:	bf5c      	itt	pl
 8009e16:	005b      	lslpl	r3, r3, #1
 8009e18:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009e1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009e20:	bf58      	it	pl
 8009e22:	0049      	lslpl	r1, r1, #1
 8009e24:	2600      	movs	r6, #0
 8009e26:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009e2a:	107f      	asrs	r7, r7, #1
 8009e2c:	0049      	lsls	r1, r1, #1
 8009e2e:	2016      	movs	r0, #22
 8009e30:	4632      	mov	r2, r6
 8009e32:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009e36:	1915      	adds	r5, r2, r4
 8009e38:	429d      	cmp	r5, r3
 8009e3a:	bfde      	ittt	le
 8009e3c:	192a      	addle	r2, r5, r4
 8009e3e:	1b5b      	suble	r3, r3, r5
 8009e40:	1936      	addle	r6, r6, r4
 8009e42:	0fcd      	lsrs	r5, r1, #31
 8009e44:	3801      	subs	r0, #1
 8009e46:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009e4a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009e4e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009e52:	d1f0      	bne.n	8009e36 <__ieee754_sqrt+0xb6>
 8009e54:	4605      	mov	r5, r0
 8009e56:	2420      	movs	r4, #32
 8009e58:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	eb0c 0e00 	add.w	lr, ip, r0
 8009e62:	dc02      	bgt.n	8009e6a <__ieee754_sqrt+0xea>
 8009e64:	d113      	bne.n	8009e8e <__ieee754_sqrt+0x10e>
 8009e66:	458e      	cmp	lr, r1
 8009e68:	d811      	bhi.n	8009e8e <__ieee754_sqrt+0x10e>
 8009e6a:	f1be 0f00 	cmp.w	lr, #0
 8009e6e:	eb0e 000c 	add.w	r0, lr, ip
 8009e72:	da3f      	bge.n	8009ef4 <__ieee754_sqrt+0x174>
 8009e74:	2800      	cmp	r0, #0
 8009e76:	db3d      	blt.n	8009ef4 <__ieee754_sqrt+0x174>
 8009e78:	f102 0801 	add.w	r8, r2, #1
 8009e7c:	1a9b      	subs	r3, r3, r2
 8009e7e:	458e      	cmp	lr, r1
 8009e80:	bf88      	it	hi
 8009e82:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009e86:	eba1 010e 	sub.w	r1, r1, lr
 8009e8a:	4465      	add	r5, ip
 8009e8c:	4642      	mov	r2, r8
 8009e8e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009e92:	3c01      	subs	r4, #1
 8009e94:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009e98:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009e9c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009ea0:	d1dc      	bne.n	8009e5c <__ieee754_sqrt+0xdc>
 8009ea2:	4319      	orrs	r1, r3
 8009ea4:	d01b      	beq.n	8009ede <__ieee754_sqrt+0x15e>
 8009ea6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009f24 <__ieee754_sqrt+0x1a4>
 8009eaa:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8009f28 <__ieee754_sqrt+0x1a8>
 8009eae:	e9da 0100 	ldrd	r0, r1, [sl]
 8009eb2:	e9db 2300 	ldrd	r2, r3, [fp]
 8009eb6:	f7f6 f9df 	bl	8000278 <__aeabi_dsub>
 8009eba:	e9da 8900 	ldrd	r8, r9, [sl]
 8009ebe:	4602      	mov	r2, r0
 8009ec0:	460b      	mov	r3, r1
 8009ec2:	4640      	mov	r0, r8
 8009ec4:	4649      	mov	r1, r9
 8009ec6:	f7f6 fe0b 	bl	8000ae0 <__aeabi_dcmple>
 8009eca:	b140      	cbz	r0, 8009ede <__ieee754_sqrt+0x15e>
 8009ecc:	f1b5 3fff 	cmp.w	r5, #4294967295
 8009ed0:	e9da 0100 	ldrd	r0, r1, [sl]
 8009ed4:	e9db 2300 	ldrd	r2, r3, [fp]
 8009ed8:	d10e      	bne.n	8009ef8 <__ieee754_sqrt+0x178>
 8009eda:	3601      	adds	r6, #1
 8009edc:	4625      	mov	r5, r4
 8009ede:	1073      	asrs	r3, r6, #1
 8009ee0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8009ee4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009ee8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009eec:	086b      	lsrs	r3, r5, #1
 8009eee:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8009ef2:	e759      	b.n	8009da8 <__ieee754_sqrt+0x28>
 8009ef4:	4690      	mov	r8, r2
 8009ef6:	e7c1      	b.n	8009e7c <__ieee754_sqrt+0xfc>
 8009ef8:	f7f6 f9c0 	bl	800027c <__adddf3>
 8009efc:	e9da 8900 	ldrd	r8, r9, [sl]
 8009f00:	4602      	mov	r2, r0
 8009f02:	460b      	mov	r3, r1
 8009f04:	4640      	mov	r0, r8
 8009f06:	4649      	mov	r1, r9
 8009f08:	f7f6 fde0 	bl	8000acc <__aeabi_dcmplt>
 8009f0c:	b120      	cbz	r0, 8009f18 <__ieee754_sqrt+0x198>
 8009f0e:	1cab      	adds	r3, r5, #2
 8009f10:	bf08      	it	eq
 8009f12:	3601      	addeq	r6, #1
 8009f14:	3502      	adds	r5, #2
 8009f16:	e7e2      	b.n	8009ede <__ieee754_sqrt+0x15e>
 8009f18:	1c6b      	adds	r3, r5, #1
 8009f1a:	f023 0501 	bic.w	r5, r3, #1
 8009f1e:	e7de      	b.n	8009ede <__ieee754_sqrt+0x15e>
 8009f20:	7ff00000 	.word	0x7ff00000
 8009f24:	0800a040 	.word	0x0800a040
 8009f28:	0800a038 	.word	0x0800a038

08009f2c <_init>:
 8009f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f2e:	bf00      	nop
 8009f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f32:	bc08      	pop	{r3}
 8009f34:	469e      	mov	lr, r3
 8009f36:	4770      	bx	lr

08009f38 <_fini>:
 8009f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f3a:	bf00      	nop
 8009f3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f3e:	bc08      	pop	{r3}
 8009f40:	469e      	mov	lr, r3
 8009f42:	4770      	bx	lr
