#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec 12 16:19:49 2024
# Process ID: 9600
# Current directory: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28256 C:\Users\SDverisure\Documents\4_TELECO\DSED_github\DSED\megatest_fit\filterBlockTest\filterBlockTest.xpr
# Log file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/vivado.log
# Journal file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.xpr
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_0 -dir c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {524288} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 10 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files -ipstatic_source_dir C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/modelsim} {questa=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/questa} {riviera=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/riviera} {activehdl=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd w ]
add_files -fileset sim_1 C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_RAM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
source tb_RAM.tcl
create_wave_config
restart
run 30 us
restart
run 1 us
restart
run 100 ns
save_wave_config {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
set_property xsim.view {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg} [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
close_sim
launch_simulation
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
restart
run 400 ns
close_sim
launch_simulation
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
restart
run 400 ns
save_wave_config {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
restart
run 4 us
run 2.5 us
restart
run 2.5 us
save_wave_config {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_fir5stage_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/megatest_fit/tb_firterBlock_behav.wcfg
open_wave_config C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg
source tb_RAM.tcl
restart
run 2.5 us
save_wave_config {C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/tb_RAM_behav.wcfg}
