

================================================================
== Vitis HLS Report for 'Multiply_Vec'
================================================================
* Date:           Tue Sep 30 15:49:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ffn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.577 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3075|     3075|  12.300 us|  12.300 us|  3073|  3073|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |     3073|     3073|         3|          1|          1|  3072|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       23|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        0|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       37|     -|
|Register             |        -|      -|       49|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|       49|       60|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |                 Instance                |                Module               | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |fmul_32ns_32ns_32_1_primitive_dsp_1_U58  |fmul_32ns_32ns_32_1_primitive_dsp_1  |        0|   1|  0|   0|    0|
    +-----------------------------------------+-------------------------------------+---------+----+---+----+-----+
    |Total                                    |                                     |        0|   1|  0|   0|    0|
    +-----------------------------------------+-------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |i_8_fu_73_p2                           |         +|   0|  0|  12|          12|           1|
    |icmp_ln64_fu_79_p2                     |      icmp|   0|  0|   5|          12|          12|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  23|          27|          17|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i       |  16|          2|   12|         24|
    |i_01_fu_38               |  16|          2|   12|         24|
    |z1_strm_blk_n            |   1|          2|    1|          2|
    |z2_Silu_strm_blk_n       |   1|          2|    1|          2|
    |z3_strm_blk_n            |   1|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  37|         14|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_01_fu_38                        |  12|   0|   12|          0|
    |mul_reg_131                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  49|   0|   49|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Multiply_Vec|  return value|
|z1_strm_dout          |   in|   32|     ap_fifo|       z1_strm|       pointer|
|z1_strm_empty_n       |   in|    1|     ap_fifo|       z1_strm|       pointer|
|z1_strm_read          |  out|    1|     ap_fifo|       z1_strm|       pointer|
|z2_Silu_strm_dout     |   in|   32|     ap_fifo|  z2_Silu_strm|       pointer|
|z2_Silu_strm_empty_n  |   in|    1|     ap_fifo|  z2_Silu_strm|       pointer|
|z2_Silu_strm_read     |  out|    1|     ap_fifo|  z2_Silu_strm|       pointer|
|z3_strm_din           |  out|   32|     ap_fifo|       z3_strm|       pointer|
|z3_strm_full_n        |   in|    1|     ap_fifo|       z3_strm|       pointer|
|z3_strm_write         |  out|    1|     ap_fifo|       z3_strm|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_01 = alloca i32 1" [kernel_FFN.cpp:64]   --->   Operation 6 'alloca' 'i_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z2_Silu_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z3_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %z1_strm, void @empty_16, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.39ns)   --->   "%store_ln64 = store i12 0, i12 %i_01" [kernel_FFN.cpp:64]   --->   Operation 10 'store' 'store_ln64' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc" [kernel_FFN.cpp:64]   --->   Operation 11 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i12 %i_01" [kernel_FFN.cpp:64]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%i_8 = add i12 %i, i12 1" [kernel_FFN.cpp:64]   --->   Operation 13 'add' 'i_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%icmp_ln64 = icmp_eq  i12 %i, i12 3072" [kernel_FFN.cpp:64]   --->   Operation 14 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.62> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc.split, void %for.end" [kernel_FFN.cpp:64]   --->   Operation 15 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%store_ln64 = store i12 %i_8, i12 %i_01" [kernel_FFN.cpp:64]   --->   Operation 16 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.39>

State 2 <SV = 1> <Delay = 2.57>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_z1_strm_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicFIFOCE_to_z1_strm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] ( I:0.98ns O:0.09ns )   --->   "%z1_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z1_strm" [kernel_FFN.cpp:66]   --->   Operation 18 'read' 'z1_strm_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %z1_strm_read" [kernel_FFN.cpp:66]   --->   Operation 19 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_z2_Silu_strm_read = muxlogic"   --->   Operation 20 'muxlogic' 'muxLogicFIFOCE_to_z2_Silu_strm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] ( I:0.98ns O:0.09ns )   --->   "%z2_Silu_strm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %z2_Silu_strm" [kernel_FFN.cpp:66]   --->   Operation 21 'read' 'z2_Silu_strm_read' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %z2_Silu_strm_read" [kernel_FFN.cpp:66]   --->   Operation 22 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul = muxlogic i32 %bitcast_ln66"   --->   Operation 23 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul = muxlogic i32 %bitcast_ln66_1"   --->   Operation 24 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.48ns)   --->   "%mul = fmul i32 %bitcast_ln66, i32 %bitcast_ln66_1" [kernel_FFN.cpp:66]   --->   Operation 25 'fmul' 'mul' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.28ns)   --->   "%ret_ln67 = ret" [kernel_FFN.cpp:67]   --->   Operation 33 'ret' 'ret_ln67' <Predicate = (icmp_ln64)> <Delay = 0.28>

State 3 <SV = 2> <Delay = 0.98>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [kernel_FFN.cpp:65]   --->   Operation 26 'specpipeline' 'specpipeline_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072" [kernel_FFN.cpp:64]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel_FFN.cpp:64]   --->   Operation 28 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln66_2 = bitcast i32 %mul" [kernel_FFN.cpp:66]   --->   Operation 29 'bitcast' 'bitcast_ln66_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln66 = muxlogic i32 %bitcast_ln66_2"   --->   Operation 30 'muxlogic' 'muxLogicFIFOData_to_write_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %z3_strm, i32 %bitcast_ln66_2" [kernel_FFN.cpp:66]   --->   Operation 31 'write' 'write_ln66' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 64> <FIFO>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc" [kernel_FFN.cpp:64]   --->   Operation 32 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z3_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ z1_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ z2_Silu_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_01                                (alloca           ) [ 0100]
specinterface_ln0                   (specinterface    ) [ 0000]
specinterface_ln0                   (specinterface    ) [ 0000]
specinterface_ln0                   (specinterface    ) [ 0000]
store_ln64                          (store            ) [ 0000]
br_ln64                             (br               ) [ 0000]
i                                   (load             ) [ 0000]
i_8                                 (add              ) [ 0000]
icmp_ln64                           (icmp             ) [ 0110]
br_ln64                             (br               ) [ 0000]
store_ln64                          (store            ) [ 0000]
muxLogicFIFOCE_to_z1_strm_read      (muxlogic         ) [ 0000]
z1_strm_read                        (read             ) [ 0000]
bitcast_ln66                        (bitcast          ) [ 0000]
muxLogicFIFOCE_to_z2_Silu_strm_read (muxlogic         ) [ 0000]
z2_Silu_strm_read                   (read             ) [ 0000]
bitcast_ln66_1                      (bitcast          ) [ 0000]
muxLogicI0_to_mul                   (muxlogic         ) [ 0000]
muxLogicI1_to_mul                   (muxlogic         ) [ 0000]
mul                                 (fmul             ) [ 0101]
specpipeline_ln65                   (specpipeline     ) [ 0000]
speclooptripcount_ln64              (speclooptripcount) [ 0000]
specloopname_ln64                   (specloopname     ) [ 0000]
bitcast_ln66_2                      (bitcast          ) [ 0000]
muxLogicFIFOData_to_write_ln66      (muxlogic         ) [ 0000]
write_ln66                          (write            ) [ 0000]
br_ln64                             (br               ) [ 0000]
ret_ln67                            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z3_strm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z3_strm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z1_strm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z1_strm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z2_Silu_strm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z2_Silu_strm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_01_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_01/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="z1_strm_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z1_strm_read/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="z2_Silu_strm_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z2_Silu_strm_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln66_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="32" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="mul_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln64_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="12" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_8_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln64_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="12" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln64_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="12" slack="0"/>
<pin id="87" dir="0" index="1" bw="12" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="muxLogicFIFOCE_to_z1_strm_read_fu_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_z1_strm_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="bitcast_ln66_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="muxLogicFIFOCE_to_z2_Silu_strm_read_fu_97">
<pin_list>
<pin id="98" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOCE_to_z2_Silu_strm_read/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="bitcast_ln66_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="muxLogicI0_to_mul_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="muxLogicI1_to_mul_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="bitcast_ln66_2_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_2/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="muxLogicFIFOData_to_write_ln66_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln66/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_01_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_01 "/>
</bind>
</comp>

<comp id="127" class="1005" name="icmp_ln64_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="131" class="1005" name="mul_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="36" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="70" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="70" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="73" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="42" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="102"><net_src comp="48" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="61" pin=1"/></net>

<net id="107"><net_src comp="92" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="38" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="130"><net_src comp="79" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="61" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: z3_strm | {3 }
 - Input state : 
	Port: Multiply_Vec : z1_strm | {2 }
	Port: Multiply_Vec : z2_Silu_strm | {2 }
  - Chain level:
	State 1
		store_ln64 : 1
		i : 1
		i_8 : 2
		icmp_ln64 : 2
		br_ln64 : 3
		store_ln64 : 3
	State 2
		muxLogicI0_to_mul : 1
		muxLogicI1_to_mul : 1
		mul : 1
	State 3
		muxLogicFIFOData_to_write_ln66 : 1
		write_ln66 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|    add   |                 i_8_fu_73                 |    0    |    0    |    12   |
|----------|-------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln64_fu_79              |    0    |    0    |    5    |
|----------|-------------------------------------------|---------|---------|---------|
|   fmul   |                 mul_fu_61                 |    1    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   read   |          z1_strm_read_read_fu_42          |    0    |    0    |    0    |
|          |        z2_Silu_strm_read_read_fu_48       |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   write  |           write_ln66_write_fu_54          |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |    muxLogicFIFOCE_to_z1_strm_read_fu_90   |    0    |    0    |    0    |
|          | muxLogicFIFOCE_to_z2_Silu_strm_read_fu_97 |    0    |    0    |    0    |
| muxlogic |          muxLogicI0_to_mul_fu_104         |    0    |    0    |    0    |
|          |          muxLogicI1_to_mul_fu_108         |    0    |    0    |    0    |
|          |   muxLogicFIFOData_to_write_ln66_fu_116   |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    1    |    0    |    17   |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   i_01_reg_120  |   12   |
|icmp_ln64_reg_127|    1   |
|   mul_reg_131   |   32   |
+-----------------+--------+
|      Total      |   45   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   45   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   45   |   17   |
+-----------+--------+--------+--------+
