# Synthesis Lab: Hierarchical vs Flat Synthesis using Yosys

## ğŸ“– Description
This project demonstrates the difference between **hierarchical synthesis** and **flat synthesis** using the Yosys synthesis tool. The `synth -top` option is used to preserve hierarchy during synthesis and observe how the generated netlist changes.

---

## ğŸ¯ Objective
- Understand hierarchical vs flat synthesis in Yosys  
- Learn how hierarchy is preserved in synthesized netlists  
- Explore technology mapping with the Sky130 library  
- Visualize the hierarchy using the Yosys `show` command  

---

## ğŸ“ Design Under Test (DUT)

**File:** `multiple_modules.v`  

### Design Modules
- `sub_module_one` â†’ Implements an AND gate  
- `sub_module_two` â†’ Implements an OR gate  
- `multiple_module` (Top-level) â†’ Instantiates both submodules  

### Signal Connectivity
- Inputs: `a`, `b`, `c`  
- Output: `y`  
- Flow: `(a, b) â†’ AND (U1) â†’ OR (U2) with input c â†’ y`  
<img width="1920" height="1080" alt="Screenshot (319)" src="https://github.com/user-attachments/assets/e9d2af86-7314-48f7-8933-31a52049cd90" />

---

## âš™ï¸ Tool Flow (Yosys Commands)

Launch Yosys
yosys

Load Liberty Technology Library
read_liberty -lib sky130_fd_sc_hd__tt_025C_1v80.lib

Load Verilog design
read_verilog multiple_modules.v

Perform synthesis (preserve hierarchy)
synth -top multiple_module

Map logic to Sky130 technology cells
abc -liberty sky130_fd_sc_hd__tt_025C_1v80.lib

<img width="1920" height="1080" alt="Screenshot (320)" src="https://github.com/user-attachments/assets/cd0226b0-837d-4e92-86b5-b6239d0b8c4c" />

---

## ğŸ“Š Synthesis Results

- `sub_module_one` â†’ AND gate  
- `sub_module_two` â†’ OR gate (but optimized)  
- `multiple_module` â†’ Contains U1 and U2  
- **Total cells**: 2  

---

## ğŸ” Visualization


- **Expected view:** AND feeding OR  
- **Observed view:** U1 and U2 preserved as separate blocks  
- **Insight:** Hierarchical boundaries preserved  

---

## ğŸ—‚ Netlist Output
write_verilog -noattr multiple_modules_hier.v


### Characteristics
- Netlist contains: `multiple_module`, `sub_module_one`, `sub_module_two`  
- AND gate mapped properly  
- OR gate implemented as **NAND + inverters** (optimization)  

---

## ğŸ§® Logic Optimisation

### De Morganâ€™s Theorem
\[
(A' \cdot B')' = A + B
\]  

- NAND with inverted inputs produces OR  
- Inverters + NAND bubble cancel â†’ correct OR implementation  

---

## âš¡ CMOS Considerations
- CMOS logic is **naturally inverting**  
- OR/AND gates often realized with NAND/NOR + inverter  
- **NAND vs NOR:**  
  - NAND â†’ stacked NMOS (efficient, faster)  
  - NOR  â†’ stacked PMOS (slower, larger area)  

### Conclusion
The synthesis tool selects a **NAND-based OR implementation** for efficiency in CMOS design.  
<img width="1920" height="1080" alt="Screenshot (321)" src="https://github.com/user-attachments/assets/04f78078-baed-45fd-86cc-613d38c3840a" />

---

## âœ… Key Takeaways
- Yosys synthesis **preserves hierarchy** when `synth -top` is used  
- Tools optimize logic for CMOS efficiency, not strict one-to-one mapping  
- Technology library (.lib) heavily influences the final implementation  


