Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 06:07:45 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/splin_pf/NonUniformILP/splin_pf_NonUniformILP_24_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 Delay1No10_instance/Y_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.995ns  (logic 1.045ns (34.891%)  route 1.950ns (65.109%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 6.646 - 4.000 ) 
    Source Clock Delay      (SCD):    3.218ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.267ns (routing 1.131ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.026ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4971, routed)        2.267     3.218    Delay1No10_instance/clk_IBUF_BUFG
    SLICE_X140Y376       FDCE                                         r  Delay1No10_instance/Y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y376       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.297 r  Delay1No10_instance/Y_reg[27]/Q
                         net (fo=8, routed)           0.449     3.746    Delay1No9_instance/Y_reg[33]_0[27]
    SLICE_X133Y358       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     3.894 r  Delay1No9_instance/geqOp_carry__0_i_11/O
                         net (fo=1, routed)           0.022     3.916    SumTree0_0_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X133Y358       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.075 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.101    SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X133Y359       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.153 r  SumTree0_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.332     4.485    Delay1No9_instance/CO[0]
    SLICE_X134Y358       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.096     4.581 f  Delay1No9_instance/shiftedFracY_d1[32]_i_16/O
                         net (fo=2, routed)           0.271     4.852    Delay1No9_instance/SumTree0_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X131Y360       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     4.942 f  Delay1No9_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.093     5.035    Delay1No9_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X131Y360       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     5.134 r  Delay1No9_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.330     5.464    Delay1No10_instance/Y_reg[23]_0
    SLICE_X136Y355       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     5.563 r  Delay1No10_instance/shiftedFracY_d1[26]_i_2/O
                         net (fo=5, routed)           0.227     5.790    Delay1No10_instance/SumTree0_0_impl_instance/level2[19]
    SLICE_X137Y352       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     5.914 r  Delay1No10_instance/shiftedFracY_d1[30]_i_3/O
                         net (fo=2, routed)           0.151     6.065    Delay1No9_instance/Y_reg[26]_0[7]
    SLICE_X135Y353       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     6.164 r  Delay1No9_instance/shiftedFracY_d1[30]_i_1/O
                         net (fo=1, routed)           0.049     6.213    SumTree0_0_impl_instance/FPAddSubOp_instance/D[19]
    SLICE_X135Y353       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=4971, routed)        1.986     6.646    SumTree0_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X135Y353       FDRE                                         r  SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.404     7.050    
                         clock uncertainty           -0.035     7.014    
    SLICE_X135Y353       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.039    SumTree0_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  0.827    




