# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do digital_project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/IITB_Proc/register_file_VHDL.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:51 on May 06,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/IITB_Proc/register_file_VHDL.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity register_file_VHDL
# -- Compiling architecture Behavioral of register_file_VHDL
# End time: 19:24:51 on May 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:51 on May 06,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture Behave of control_unit
# ** Warning: C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl(69): (vcom-1445) Duplicate signal "Carry" found in sensitivity list.
# ** Warning: C:/intelFPGA_lite/18.1/Projects/IITB_Proc/control_unit.vhdl(69): (vcom-1445) Duplicate signal "Zero" found in sensitivity list.
# End time: 19:24:51 on May 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/IITB_Proc/Memory_asyncread_syncwrite.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:51 on May 06,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/IITB_Proc/Memory_asyncread_syncwrite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Memory_asyncread_syncwrite
# -- Compiling architecture Form of Memory_asyncread_syncwrite
# End time: 19:24:51 on May 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.control_unit
# vsim work.control_unit 
# Start time: 19:24:55 on May 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(behave)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.memory_asyncread_syncwrite(form)
# Loading work.register_file_vhdl(behavioral)
add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sumri  Hostname: SUMRIT-LAPTOP  ProcessID: 7716
#           Attempting to use alternate WLF file "./wlftvvk763".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvvk763
force -freeze sim:/control_unit/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/control_unit/RST 0 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit/RF
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit/RF
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit/RF
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit/RF
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit/Mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit/Mem
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ps  Iteration: 1  Instance: /control_unit/RF
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 400 ps  Iteration: 1  Instance: /control_unit/RF
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 400 ps  Iteration: 1  Instance: /control_unit/RF
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 400 ps  Iteration: 1  Instance: /control_unit/RF
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 ns  Iteration: 1  Instance: /control_unit/RF
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1 ns  Iteration: 1  Instance: /control_unit/RF
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ps  Iteration: 1  Instance: /control_unit/RF
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1200 ps  Iteration: 1  Instance: /control_unit/RF
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1800 ps  Iteration: 1  Instance: /control_unit/RF
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1800 ps  Iteration: 1  Instance: /control_unit/RF
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 19:30:27 on May 06,2019, Elapsed time: 0:05:32
# Errors: 0, Warnings: 18
