<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p339" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_339{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_339{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_339{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_339{left:70px;bottom:1088px;letter-spacing:-0.13px;}
#t5_339{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t6_339{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_339{left:96px;bottom:1054px;letter-spacing:-0.36px;}
#t8_339{left:70px;bottom:1030px;letter-spacing:-0.13px;}
#t9_339{left:96px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_339{left:96px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tb_339{left:70px;bottom:988px;letter-spacing:-0.13px;}
#tc_339{left:96px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_339{left:70px;bottom:964px;letter-spacing:-0.13px;}
#te_339{left:96px;bottom:964px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tf_339{left:96px;bottom:947px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tg_339{left:96px;bottom:930px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_339{left:96px;bottom:914px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#ti_339{left:96px;bottom:897px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#tj_339{left:70px;bottom:872px;letter-spacing:-0.14px;}
#tk_339{left:96px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_339{left:96px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_339{left:70px;bottom:456px;letter-spacing:-0.15px;}
#tn_339{left:96px;bottom:456px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_339{left:96px;bottom:439px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tp_339{left:70px;bottom:414px;letter-spacing:-0.14px;}
#tq_339{left:96px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_339{left:96px;bottom:398px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_339{left:70px;bottom:373px;letter-spacing:-0.13px;}
#tt_339{left:96px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tu_339{left:96px;bottom:356px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tv_339{left:70px;bottom:332px;letter-spacing:-0.12px;}
#tw_339{left:96px;bottom:332px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#tx_339{left:96px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_339{left:96px;bottom:298px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tz_339{left:70px;bottom:274px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t10_339{left:96px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_339{left:96px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_339{left:96px;bottom:223px;letter-spacing:-0.13px;word-spacing:-1.1px;}
#t13_339{left:96px;bottom:207px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_339{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t15_339{left:96px;bottom:165px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t16_339{left:96px;bottom:148px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_339{left:96px;bottom:132px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t18_339{left:256px;bottom:500px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t19_339{left:339px;bottom:500px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1a_339{left:287px;bottom:734px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1b_339{left:288px;bottom:721px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1c_339{left:383px;bottom:734px;letter-spacing:0.09px;}
#t1d_339{left:384px;bottom:721px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1e_339{left:480px;bottom:734px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1f_339{left:481px;bottom:721px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1g_339{left:577px;bottom:734px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t1h_339{left:578px;bottom:721px;letter-spacing:0.09px;word-spacing:0.1px;}
#t1i_339{left:300px;bottom:556px;letter-spacing:0.1px;}
#t1j_339{left:372px;bottom:556px;letter-spacing:0.1px;}
#t1k_339{left:444px;bottom:556px;letter-spacing:0.1px;}
#t1l_339{left:516px;bottom:556px;letter-spacing:0.1px;}
#t1m_339{left:594px;bottom:556px;letter-spacing:0.1px;}
#t1n_339{left:272px;bottom:605px;letter-spacing:0.09px;}
#t1o_339{left:344px;bottom:605px;letter-spacing:0.18px;}
#t1p_339{left:417px;bottom:605px;letter-spacing:0.09px;}
#t1q_339{left:489px;bottom:605px;letter-spacing:0.09px;}
#t1r_339{left:561px;bottom:605px;letter-spacing:0.18px;}
#t1s_339{left:634px;bottom:605px;letter-spacing:0.18px;}
#t1t_339{left:417px;bottom:803px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1u_339{left:437px;bottom:656px;letter-spacing:0.11px;}
#t1v_339{left:418px;bottom:534px;letter-spacing:0.09px;word-spacing:-0.33px;}
#t1w_339{left:343px;bottom:639px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1x_339{left:343px;bottom:624px;letter-spacing:0.12px;word-spacing:-0.01px;}

.s1_339{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_339{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_339{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_339{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_339{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts339" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg339Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg339" style="-webkit-user-select: none;"><object width="935" height="1210" data="339/339.svg" type="image/svg+xml" id="pdf339" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_339" class="t s1_339">Vol. 3A </span><span id="t2_339" class="t s1_339">9-57 </span>
<span id="t3_339" class="t s2_339">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_339" class="t s3_339">1. </span><span id="t5_339" class="t s3_339">Each processor on the system bus is assigned a unique APIC ID, based on system topology (see Section 9.4.5, </span>
<span id="t6_339" class="t s3_339">“Identifying Logical Processors in an MP System”). This ID is written into the local APIC ID register for each </span>
<span id="t7_339" class="t s3_339">processor. </span>
<span id="t8_339" class="t s3_339">2. </span><span id="t9_339" class="t s3_339">Each processor executes its internal BIST simultaneously with the other processors on the system bus. Upon </span>
<span id="ta_339" class="t s3_339">completion of the BIST (at T0), each processor broadcasts a BIPI to “all including self” (see Figure 9-8). </span>
<span id="tb_339" class="t s3_339">3. </span><span id="tc_339" class="t s3_339">APIC arbitration hardware causes all the APICs to respond to the BIPIs one at a time (at T1, T2, T3, and T4). </span>
<span id="td_339" class="t s3_339">4. </span><span id="te_339" class="t s3_339">When the first BIPI is received (at time T1), each APIC compares the four least significant bits of the BIPI’s </span>
<span id="tf_339" class="t s3_339">vector field with its APIC ID. If the vector and APIC ID match, the processor selects itself as the BSP by setting </span>
<span id="tg_339" class="t s3_339">the BSP flag in its IA32_APIC_BASE MSR. If the vector and APIC ID do not match, the processor selects itself </span>
<span id="th_339" class="t s3_339">as an AP by entering the “wait for SIPI” state. (Note that in Figure 9-8, the BIPI from processor 1 is the first </span>
<span id="ti_339" class="t s3_339">BIPI to be handled, so processor 1 becomes the BSP.) </span>
<span id="tj_339" class="t s3_339">5. </span><span id="tk_339" class="t s3_339">The newly established BSP broadcasts an FIPI message to “all including self.” The FIPI is guaranteed to be </span>
<span id="tl_339" class="t s3_339">handled only after the completion of the BIPIs that were issued by the non-BSP processors. </span>
<span id="tm_339" class="t s3_339">6. </span><span id="tn_339" class="t s3_339">After the BSP has been established, the outstanding BIPIs are received one at a time (at T2, T3, and T4) and </span>
<span id="to_339" class="t s3_339">ignored by all processors. </span>
<span id="tp_339" class="t s3_339">7. </span><span id="tq_339" class="t s3_339">When the FIPI is finally received (at T5), only the BSP responds to it. It responds by fetching and executing </span>
<span id="tr_339" class="t s3_339">BIOS boot-strap code, beginning at the reset vector (physical address FFFF FFF0H). </span>
<span id="ts_339" class="t s3_339">8. </span><span id="tt_339" class="t s3_339">As part of the boot-strap code, the BSP creates an ACPI table and an MP table and adds its initial APIC ID to </span>
<span id="tu_339" class="t s3_339">these tables as appropriate. </span>
<span id="tv_339" class="t s3_339">9. </span><span id="tw_339" class="t s3_339">At the end of the boot-strap procedure, the BSP broadcasts a SIPI message to all the APs in the system. Here, </span>
<span id="tx_339" class="t s3_339">the SIPI message contains a vector to the BIOS AP initialization code (at 000V V000H, where VV is the vector </span>
<span id="ty_339" class="t s3_339">contained in the SIPI message). </span>
<span id="tz_339" class="t s3_339">10. All APs respond to the SIPI message by racing to a BIOS initialization semaphore. The first one to the </span>
<span id="t10_339" class="t s3_339">semaphore begins executing the initialization code. (See MP init code for semaphore implementation details.) </span>
<span id="t11_339" class="t s3_339">As part of the AP initialization procedure, the AP adds its APIC ID number to the ACPI and MP tables as appro- </span>
<span id="t12_339" class="t s3_339">priate. At the completion of the initialization procedure, the AP executes a CLI instruction (to clear the IF flag in </span>
<span id="t13_339" class="t s3_339">the EFLAGS register) and halts itself. </span>
<span id="t14_339" class="t s3_339">11. When each of the APs has gained access to the semaphore and executed the AP initialization code and all </span>
<span id="t15_339" class="t s3_339">written their APIC IDs into the appropriate places in the ACPI and MP tables, the BSP establishes a count for the </span>
<span id="t16_339" class="t s3_339">number of processors connected to the system bus, completes executing the BIOS boot-strap code, and then </span>
<span id="t17_339" class="t s3_339">begins executing operating-system boot-strap and start-up code. </span>
<span id="t18_339" class="t s4_339">Figure 9-8. </span><span id="t19_339" class="t s4_339">MP System With Multiple Pentium III Processors </span>
<span id="t1a_339" class="t s5_339">Pentium III </span>
<span id="t1b_339" class="t s5_339">Processor 0 </span>
<span id="t1c_339" class="t s5_339">Pentium III </span>
<span id="t1d_339" class="t s5_339">Processor 1 </span>
<span id="t1e_339" class="t s5_339">Pentium III </span>
<span id="t1f_339" class="t s5_339">Processor 2 </span>
<span id="t1g_339" class="t s5_339">Pentium III </span>
<span id="t1h_339" class="t s5_339">Processor 3 </span>
<span id="t1i_339" class="t s5_339">BIPI.1 </span><span id="t1j_339" class="t s5_339">BIPI.0 </span><span id="t1k_339" class="t s5_339">BIPI.3 </span><span id="t1l_339" class="t s5_339">BIPI.2 </span><span id="t1m_339" class="t s5_339">FIPI </span>
<span id="t1n_339" class="t s5_339">T0 </span><span id="t1o_339" class="t s5_339">T1 </span><span id="t1p_339" class="t s5_339">T2 </span><span id="t1q_339" class="t s5_339">T3 </span><span id="t1r_339" class="t s5_339">T4 </span><span id="t1s_339" class="t s5_339">T5 </span>
<span id="t1t_339" class="t s5_339">System (CPU) Bus </span>
<span id="t1u_339" class="t s5_339">APIC Bus </span>
<span id="t1v_339" class="t s5_339">Serial Bus Activity </span>
<span id="t1w_339" class="t s5_339">Processor 1 </span>
<span id="t1x_339" class="t s5_339">Becomes BSP </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
