###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Mon Mar 14 07:38:38 2022
#  Design:            cpu_z80
#  Command:           opt_design -post_cts
###############################################################
Path 1: MET (3.379 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=          4.666              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.666
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.086
            Slack:=          3.379
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.342   0.324    0.993  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3395/Q                              -      A->Q   F     NO2X1           1  0.435   0.118    1.110  
  CPU_REGS_regs_hi_n_36                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q   F     OR2X1           1  0.162   0.176    1.286  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D      F     DLLQX1          1  0.066   0.000    1.286  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                                   -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                                   -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                                   -      A->Q  F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                                     -      -     -     (net)          15      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN    F     DLLQX1         15  0.114   0.004    4.666  
#------------------------------------------------------------------------------------------------------------
Path 2: MET (3.386 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.087
            Slack:=          3.386
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.342   0.324    0.993  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3376/Q                              -      B->Q   F     NO2X1           1  0.435   0.128    1.120  
  CPU_REGS_regs_hi_n_32                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q   F     OR2X1           1  0.162   0.167    1.287  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D      F     DLLQX1          1  0.056   0.000    1.287  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 3: MET (3.402 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.424 (P)          0.000 (I)
          Arrival:=          4.674              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.674
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.072
            Slack:=          3.402
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.342   0.324    0.993  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3383/Q                              -      B->Q   F     NO2X1           1  0.435   0.114    1.107  
  CPU_REGS_regs_hi_n_28                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q   F     OR2X1           1  0.149   0.166    1.272  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D      F     DLLQX1          1  0.058   0.000    1.272  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.005    4.674  
#------------------------------------------------------------------------------------------------------------
Path 4: MET (3.404 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.070
            Slack:=          3.404
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.342   0.323    0.992  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3372/Q                              -      B->Q   F     NO2X1           1  0.435   0.107    1.099  
  CPU_REGS_regs_hi_n_20                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q   F     OR2X1           1  0.142   0.170    1.270  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D      F     DLLQX1          1  0.065   0.000    1.270  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 5: MET (3.417 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.056
            Slack:=          3.417
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.342   0.322    0.992  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3378/Q                              -      B->Q   F     NO2X1           1  0.435   0.103    1.094  
  CPU_REGS_regs_hi_n_16                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q   F     OR2X1           1  0.138   0.161    1.256  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D      F     DLLQX1          1  0.057   0.000    1.256  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 6: MET (3.427 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.424 (P)          0.000 (I)
          Arrival:=          4.674              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.674
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.047
            Slack:=          3.427
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.342   0.322    0.991  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3391/Q                              -      B->Q   F     NO2I1X1         1  0.435   0.095    1.087  
  CPU_REGS_regs_hi_n_24                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q   F     OR2X1           1  0.132   0.161    1.247  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D      F     DLLQX1          1  0.058   0.000    1.247  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.005    4.674  
#------------------------------------------------------------------------------------------------------------
Path 7: MET (3.434 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.039
            Slack:=          3.434
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.157   0.225    0.891  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3375/Q                              -      B->Q   F     AND2X1          1  0.223   0.198    1.089  
  CPU_REGS_regs_lo_n_22                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q   F     OR2X1           1  0.082   0.151    1.239  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D      F     DLLQX1          1  0.059   0.000    1.239  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 8: MET (3.442 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.031
            Slack:=          3.442
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.157   0.224    0.891  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3381/Q                              -      B->Q   F     AND2X1          1  0.223   0.191    1.082  
  CPU_REGS_regs_lo_n_18                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q   F     OR2X1           1  0.074   0.149    1.231  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D      F     DLLQX1          1  0.060   0.000    1.231  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 9: MET (3.442 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.031
            Slack:=          3.442
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.157   0.225    0.891  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3384/Q                              -      AN->Q  F     NO2I1X1         1  0.223   0.179    1.071  
  CPU_REGS_regs_lo_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q   F     OR2X1           1  0.118   0.161    1.231  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D      F     DLLQX1          1  0.061   0.000    1.231  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 10: MET (3.445 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=          4.666              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.666
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.022
            Slack:=          3.445
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g8092/Q                              -      AN->Q  R     NA2I1X1         7  0.342   0.323    0.992  
  CPU_REGS_n_8574                               -      -      -     (net)           7      -       -        -  
  CPU_REGS_g3385/Q                              -      B->Q   F     NO2I1X1         1  0.435   0.076    1.068  
  CPU_REGS_regs_hi_n_12                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q   F     OR2X1           1  0.113   0.154    1.222  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D      F     DLLQX1          1  0.055   0.000    1.222  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                                   -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                                   -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                                   -      A->Q  F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                                     -      -     -     (net)          15      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN    F     DLLQX1         15  0.114   0.004    4.666  
#------------------------------------------------------------------------------------------------------------
Path 11: MET (3.445 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.028
            Slack:=          3.445
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.157   0.225    0.891  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3389/Q                              -      AN->Q  F     NO2I1X1         1  0.223   0.175    1.067  
  CPU_REGS_regs_lo_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q   F     OR2X1           1  0.103   0.161    1.228  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D      F     DLLQX1          1  0.066   0.000    1.228  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 12: MET (3.450 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.023
            Slack:=          3.450
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.157   0.225    0.891  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3393/Q                              -      B->Q   F     AND2X1          1  0.223   0.181    1.072  
  CPU_REGS_regs_lo_n_26                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q   F     OR2X1           1  0.063   0.151    1.223  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D      F     DLLQX1          1  0.064   0.000    1.223  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 13: MET (3.465 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          1.008
            Slack:=          3.465
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q   F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g3429/Q                              -      AN->Q  F     NO2I1X1         6  0.157   0.225    0.891  
  CPU_REGS_n_8452                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3388/Q                              -      B->Q   F     AND2X1          1  0.223   0.169    1.061  
  CPU_REGS_regs_lo_n_14                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q   F     OR2X1           1  0.050   0.147    1.208  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D      F     DLLQX1          1  0.063   0.000    1.208  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 14: MET (3.507 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=          4.666              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.666
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.959
            Slack:=          3.507
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  WAIT                                  -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                  -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                      -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                       -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                     -      B->Q  F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                       -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3371/Q                      -      A->Q  F     AND2X1          2  0.157   0.182    0.848  
  CPU_REGS_n_138                        -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3343/Q                      -      C->Q  F     AO21X1          1  0.110   0.167    1.014  
  CPU_REGS_n_131                        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q  F     OR2X1           1  0.061   0.145    1.159  
  CPU_REGS_RC_CG_HIER_INST10/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.159  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                    -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                    -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                           -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                             -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                           -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                             -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                           -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                             -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                           -      A->Q  F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                             -      -     -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.004    4.666  
#----------------------------------------------------------------------------------------------------
Path 15: MET (3.518 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.424 (P)          0.000 (I)
          Arrival:=          4.674              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.674
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.956
            Slack:=          3.518
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q   F     NO2X1           6  0.342   0.152    0.822  
  CPU_REGS_n_8449                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3382/Q                              -      AN->Q  F     NO2I1X1         1  0.224   0.178    1.000  
  CPU_REGS_regs_hi_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q   F     OR2X1           1  0.116   0.156    1.156  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D      F     DLLQX1          1  0.057   0.000    1.156  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.094    4.674  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.005    4.674  
#------------------------------------------------------------------------------------------------------------
Path 16: MET (3.520 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.953
            Slack:=          3.520
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.157   0.233    0.900  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3374/Q                              -      B->Q  F     NO2X1           1  0.363   0.098    0.997  
  CPU_REGS_regs_lo_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q  F     OR2X1           1  0.123   0.156    1.153  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.153  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 17: MET (3.530 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=          4.666              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.666
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.936
            Slack:=          3.530
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q  F     NO2X1           6  0.342   0.152    0.821  
  CPU_REGS_n_8449                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3386/Q                              -      B->Q  F     AND2X1          1  0.224   0.170    0.991  
  CPU_REGS_regs_hi_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q  F     OR2X1           1  0.050   0.145    1.136  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.136  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                                   -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                                   -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                                   -      A->Q  F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                                     -      -     -     (net)          15      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN    F     DLLQX1         15  0.114   0.004    4.666  
#------------------------------------------------------------------------------------------------------------
Path 18: MET (3.530 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.424 (P)          0.000 (I)
          Arrival:=          4.674              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.674
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.943
            Slack:=          3.530
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -      -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q   F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -      -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q   R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -      -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q   F     NO2X1           6  0.342   0.152    0.821  
  CPU_REGS_n_8449                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3390/Q                              -      AN->Q  F     NO2I1X1         1  0.224   0.167    0.989  
  CPU_REGS_regs_hi_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q   F     OR2X1           1  0.092   0.155    1.143  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D      F     DLLQX1          1  0.062   0.000    1.143  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.005    4.674  
#------------------------------------------------------------------------------------------------------------
Path 19: MET (3.531 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.942
            Slack:=          3.531
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.157   0.232    0.899  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3396/Q                              -      A->Q  F     NO2X1           1  0.363   0.078    0.977  
  CPU_REGS_regs_lo_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q  F     OR2X1           1  0.129   0.165    1.142  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D     F     DLLQX1          1  0.063   0.000    1.142  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 20: MET (3.533 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.424 (P)          0.000 (I)
          Arrival:=          4.674              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.674
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.941
            Slack:=          3.533
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q  F     NO2X1           6  0.342   0.152    0.821  
  CPU_REGS_n_8449                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3392/Q                              -      B->Q  F     AND2X1          1  0.224   0.176    0.998  
  CPU_REGS_regs_hi_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q  F     OR2X1           1  0.058   0.143    1.141  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.141  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.005    4.674  
#------------------------------------------------------------------------------------------------------------
Path 21: MET (3.541 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.424 (P)          0.000 (I)
          Arrival:=          4.674              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.674
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.933
            Slack:=          3.541
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q  F     NO2X1           6  0.342   0.152    0.822  
  CPU_REGS_n_8449                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3379/Q                              -      B->Q  F     AND2X1          1  0.224   0.166    0.988  
  CPU_REGS_regs_hi_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q  F     OR2X1           1  0.046   0.146    1.133  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.133  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.005    4.674  
#------------------------------------------------------------------------------------------------------------
Path 22: MET (3.541 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.932
            Slack:=          3.541
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.157   0.233    0.900  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3397/Q                              -      B->Q  F     NO2X1           1  0.363   0.080    0.980  
  CPU_REGS_regs_lo_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q  F     OR2X1           1  0.106   0.152    1.132  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    1.132  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 23: MET (3.543 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.424 (P)          0.000 (I)
          Arrival:=          4.674              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.674
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.931
            Slack:=          3.543
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  R     NA2X1           2  0.264   0.264    0.669  
  CPU_REGS_n_8502                               -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3428/Q                              -      A->Q  F     NO2X1           6  0.342   0.152    0.821  
  CPU_REGS_n_8449                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3373/Q                              -      B->Q  F     AND2X1          1  0.224   0.167    0.988  
  CPU_REGS_regs_hi_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q  F     OR2X1           1  0.047   0.143    1.131  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.131  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.093    4.674  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.005    4.674  
#------------------------------------------------------------------------------------------------------------
Path 24: MET (3.546 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.927
            Slack:=          3.546
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.157   0.233    0.899  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3387/Q                              -      B->Q  F     NO2I1X1         1  0.363   0.072    0.971  
  CPU_REGS_regs_lo_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q  F     OR2X1           1  0.098   0.156    1.127  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.127  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 25: MET (3.547 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.926
            Slack:=          3.547
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.264   0.261    0.666  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.157   0.233    0.899  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3394/Q                              -      B->Q  F     NO2I1X1         1  0.363   0.071    0.970  
  CPU_REGS_regs_lo_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q  F     OR2X1           1  0.097   0.156    1.126  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.126  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 26: MET (3.551 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.922
            Slack:=          3.551
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.264   0.261    0.667  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.157   0.233    0.899  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3377/Q                              -      A->Q  F     NO2X1           1  0.363   0.062    0.962  
  CPU_REGS_regs_lo_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q  F     OR2X1           1  0.105   0.161    1.122  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D     F     DLLQX1          1  0.065   0.000    1.122  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 27: MET (3.574 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.423 (P)          0.000 (I)
          Arrival:=          4.673              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.673
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.899
            Slack:=          3.574
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                          -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                              -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                               -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q                             -      B->Q  F     AND2X1          3  0.264   0.261    0.667  
  CPU_REGS_n_8509                               -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3426/Q                              -      A->Q  R     NA2X1           7  0.157   0.232    0.899  
  CPU_REGS_n_8443                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3380/Q                              -      A->Q  F     NO2X1           1  0.363   0.053    0.952  
  CPU_REGS_regs_lo_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q  F     OR2X1           1  0.089   0.147    1.099  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D     F     DLLQX1          1  0.054   0.000    1.099  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                                     -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                                   -      A->Q  F     INX8           10  0.080   0.061    4.515  
  CLK__L2_N0                                     -      -     -     (net)          10      -       -        -  
  CLK__L3_I0/Q                                   -      A->Q  R     INX2            1  0.075   0.066    4.581  
  CLK__L3_N0                                     -      -     -     (net)           1      -       -        -  
  CLK__L4_I0/Q                                   -      A->Q  F     INX6           23  0.084   0.092    4.673  
  CLK__L4_N0                                     -      -     -     (net)          23      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN    F     DLLQX1         23  0.120   0.004    4.673  
#------------------------------------------------------------------------------------------------------------
Path 28: MET (3.646 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.418 (P)          0.000 (I)
          Arrival:=          4.668              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.668
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.822
            Slack:=          3.646
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q            -      A->Q  F     INX1            9  0.207   0.201    0.403  
  CPU_REGS_n_8572             -      -     -     (net)           9      -       -        -  
  g32985/Q                    -      B->Q  F     AND2X1          2  0.264   0.213    0.616  
  n_1019                      -      -     -     (net)           2      -       -        -  
  g12057/Q                    -      A->Q  R     INX1            1  0.088   0.050    0.666  
  n_76                        -      -     -     (net)           1      -       -        -  
  g12039/Q                    -      C->Q  F     ON21X1          2  0.057   0.064    0.730  
  n_1046                      -      -     -     (net)           2      -       -        -  
  g12038/Q                    -      A->Q  F     OR2X1           1  0.094   0.147    0.878  
  n_1044                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g7/Q       -      A->Q  F     OR2X1           1  0.053   0.144    1.022  
  RC_CG_HIER_INST4/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    1.022  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                   -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                 -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                   -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                 -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                   -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                 -      A->Q  F     INX6           15  0.085   0.091    4.668  
  CLK__L4_N1                   -      -     -     (net)          15      -       -        -  
  RC_CG_HIER_INST4/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.005    4.668  
#------------------------------------------------------------------------------------------
Path 29: MET (3.785 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.418 (P)          0.000 (I)
          Arrival:=          4.668              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.668
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.683
            Slack:=          3.785
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q            -      A->Q  F     INX1            9  0.207   0.201    0.403  
  CPU_REGS_n_8572             -      -     -     (net)           9      -       -        -  
  g32985/Q                    -      B->Q  F     AND2X1          2  0.264   0.213    0.616  
  n_1019                      -      -     -     (net)           2      -       -        -  
  g12057/Q                    -      A->Q  R     INX1            1  0.088   0.050    0.666  
  n_76                        -      -     -     (net)           1      -       -        -  
  g12039/Q                    -      C->Q  F     ON21X1          2  0.057   0.064    0.730  
  n_1046                      -      -     -     (net)           2      -       -        -  
  RC_CG_HIER_INST3/g7/Q       -      A->Q  F     OR2X1           1  0.094   0.153    0.883  
  RC_CG_HIER_INST3/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    0.883  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                   -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                 -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                   -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                 -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                   -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                 -      A->Q  F     INX6           15  0.085   0.091    4.668  
  CLK__L4_N1                   -      -     -     (net)          15      -       -        -  
  RC_CG_HIER_INST3/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.005    4.668  
#------------------------------------------------------------------------------------------
Path 30: MET (3.907 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.418 (P)          0.000 (I)
          Arrival:=          4.668              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.668
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.560
            Slack:=          3.907
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                     -      A->Q  F     INX1            9  0.207   0.201    0.403  
  CPU_REGS_n_8572                      -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3420/Q                     -      C->Q  F     AND3X1          1  0.264   0.212    0.615  
  CPU_REGS_n_151                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q  F     OR2X1           1  0.058   0.146    0.760  
  CPU_REGS_RC_CG_HIER_INST8/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.760  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                            -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                          -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                            -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                          -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                            -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                          -      A->Q  F     INX6           15  0.085   0.091    4.668  
  CLK__L4_N1                            -      -     -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.005    4.668  
#---------------------------------------------------------------------------------------------------
Path 31: MET (3.931 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.417 (P)          0.000 (I)
          Arrival:=          4.667              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.667
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.536
            Slack:=          3.931
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q            -      A->Q  F     INX1            9  0.207   0.201    0.403  
  CPU_REGS_n_8572             -      -     -     (net)           9      -       -        -  
  g32289/Q                    -      C->Q  F     OA21X1          1  0.264   0.156    0.559  
  n_1045                      -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g7/Q       -      A->Q  F     OR2X1           1  0.067   0.176    0.736  
  RC_CG_HIER_INST2/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/enl_reg/D  -      D     F     DLLQX1          1  0.091   0.001    0.736  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                   -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                 -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                   -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                 -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                   -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                 -      A->Q  F     INX6           15  0.085   0.090    4.667  
  CLK__L4_N1                   -      -     -     (net)          15      -       -        -  
  RC_CG_HIER_INST2/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.004    4.667  
#------------------------------------------------------------------------------------------
Path 32: MET (3.941 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.415 (P)          0.000 (I)
          Arrival:=          4.665              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.665
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.525
            Slack:=          3.941
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                     -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                      -      -     -     (net)           9      -       -        -  
  CPU_REGS_g3442/Q                     -      B->Q  F     AND2X1          1  0.264   0.177    0.582  
  CPU_REGS_n_126                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q  F     OR2X1           1  0.047   0.143    0.725  
  CPU_REGS_RC_CG_HIER_INST6/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    0.725  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                            -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                          -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                            -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                          -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                            -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                          -      A->Q  F     INX6           15  0.085   0.089    4.665  
  CLK__L4_N1                            -      -     -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.003    4.665  
#---------------------------------------------------------------------------------------------------
Path 33: MET (3.957 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=          4.666              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.666
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.509
            Slack:=          3.957
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q                     -      A->Q  F     INX1            9  0.207   0.203    0.405  
  CPU_REGS_n_8572                      -      -     -     (net)           9      -       -        -  
  g33710/Q                             -      C->Q  F     OA21X1          1  0.264   0.156    0.561  
  n_1228                               -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q  F     OR2X1           1  0.066   0.148    0.709  
  CPU_REGS_RC_CG_HIER_INST5/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.709  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                            -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                          -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                            -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                          -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                            -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                          -      A->Q  F     INX6           15  0.085   0.089    4.666  
  CLK__L4_N1                            -      -     -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.004    4.666  
#---------------------------------------------------------------------------------------------------
Path 34: MET (4.062 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.417 (P)          0.000 (I)
          Arrival:=          4.667              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.667
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.406
            Slack:=          4.062
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT                        -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q            -      A->Q  F     INX1            9  0.207   0.201    0.403  
  CPU_REGS_n_8572             -      -     -     (net)           9      -       -        -  
  RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.264   0.203    0.606  
  RC_CG_HIER_INST1/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.068   0.000    0.606  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                   -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                 -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                   -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                 -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                   -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                 -      A->Q  F     INX6           15  0.085   0.091    4.667  
  CLK__L4_N1                   -      -     -     (net)          15      -       -        -  
  RC_CG_HIER_INST1/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.005    4.667  
#------------------------------------------------------------------------------------------
Path 35: MET (4.137 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.417 (P)          0.000 (I)
          Arrival:=          4.667              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.667
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.330
            Slack:=          4.137
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)      10  0.135   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  g33642/Q                             -      C->Q  R     AN211X1         1  0.135   0.194    0.396  
  n_1213                               -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q  R     OR2X1           1  0.275   0.135    0.530  
  CPU_REGS_RC_CG_HIER_INST9/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D     R     DLLQX1          1  0.077   0.000    0.530  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                            -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                          -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                            -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                          -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                            -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                          -      A->Q  F     INX6           15  0.085   0.090    4.667  
  CLK__L4_N1                            -      -     -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.005    4.667  
#---------------------------------------------------------------------------------------------------
Path 36: MET (4.216 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+          4.250              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.418 (P)          0.000 (I)
          Arrival:=          4.668              0.000
 
    Time Borrowed:+          0.000
    Required Time:=          4.668
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.252
            Slack:=          4.216
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)      10  0.135   0.002    0.202  
  WAIT                                 -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3419/Q                     -      C->Q  R     NO3I1X1         1  0.135   0.133    0.335  
  CPU_REGS_n_143                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q  R     OR2X1           1  0.156   0.117    0.452  
  CPU_REGS_RC_CG_HIER_INST7/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D     R     DLLQX1          1  0.065   0.000    0.452  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.001    4.251  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  R     INX16           4  0.135   0.203    4.454  
  CLK__L1_N0                            -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q                          -      A->Q  F     INX8           10  0.080   0.057    4.511  
  CLK__L2_N3                            -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q                          -      A->Q  R     INX2            1  0.069   0.066    4.577  
  CLK__L3_N1                            -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q                          -      A->Q  F     INX6           15  0.085   0.091    4.668  
  CLK__L4_N1                            -      -     -     (net)          15      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN    F     DLLQX1         15  0.115   0.005    4.668  
#---------------------------------------------------------------------------------------------------
Path 37: MET (7.535 ns) Setup Check with Pin FNMI_reg/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) FNMI_reg/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.448 (P)          0.000 (I)
          Arrival:=          8.948              0.000
 
            Setup:-          0.504
    Required Time:=          8.444
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.708
            Slack:=          7.535
     Timing Path:

#-------------------------------------------------------------------------------
# Timing Point      Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------
  WAIT              -      WAIT  R     (arrival)      10  0.207   0.002    0.202  
  WAIT              -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q  -      A->Q  F     INX1            9  0.207   0.201    0.403  
  CPU_REGS_n_8572   -      -     -     (net)           9      -       -        -  
  g32985/Q          -      B->Q  F     AND2X1          2  0.264   0.213    0.616  
  n_1019            -      -     -     (net)           2      -       -        -  
  g12828/Q          -      B->Q  R     NO2X1           1  0.088   0.082    0.698  
  n_28              -      -     -     (net)           1      -       -        -  
  g12811/Q          -      A->Q  F     NO2X1           1  0.101   0.046    0.744  
  n_42              -      -     -     (net)           1      -       -        -  
  g12793/Q          -      D->Q  R     AN31X1          1  0.065   0.164    0.908  
  n_55              -      -     -     (net)           1      -       -        -  
  FNMI_reg/SE       -      SE    R     SDFRQX1         1  0.257   0.001    0.908  
#-------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0              -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q            -      A->Q  R     INX8            9  0.074   0.059    8.740  
  CLK__L2_N1              -      -     -     (net)           9      -       -        -  
  RC_CG_HIER_INST1/g12/Q  -      A->Q  R     AND2X4          1  0.076   0.104    8.844  
  rc_gclk                 -      -     -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q        -      A->Q  R     BUX8           18  0.072   0.103    8.948  
  rc_gclk__L1_N0          -      -     -     (net)          18      -       -        -  
  FNMI_reg/C              -      C     R     SDFRQX1        18  0.090   0.004    8.948  
#-------------------------------------------------------------------------------------
Path 38: MET (7.547 ns) Setup Check with Pin CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.387 (P)          0.000 (I)
          Arrival:=          8.887              0.000
 
            Setup:-          0.501
    Required Time:=          8.385
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.638
            Slack:=          7.547
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  WAIT                  -      WAIT  F     (arrival)      10  0.135   0.002    0.202  
  WAIT                  -      -     -     (net)          10      -       -        -  
  CPU_REGS_g3468/Q      -      A->Q  R     INX1            9  0.135   0.204    0.406  
  CPU_REGS_n_8572       -      -     -     (net)           9      -       -        -  
  CPU_REGS_g33712/Q     -      B->Q  R     AND2X1          3  0.306   0.241    0.647  
  CPU_REGS_n_8509       -      -     -     (net)           3      -       -        -  
  CPU_REGS_g3371/Q      -      A->Q  R     AND2X1          2  0.293   0.191    0.838  
  CPU_REGS_n_138        -      -     -     (net)           2      -       -        -  
  CPU_REGS_r_reg[7]/SE  -      SE    R     SDFRQX1         2  0.195   0.001    0.838  
#-----------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------
# Timing Point         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  CLK                  -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                  -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q         -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0           -      -     -     (net)           4      -       -        -  
  CLK__L2_I3/Q         -      A->Q  R     INX8           10  0.074   0.060    8.742  
  CLK__L2_N3           -      -     -     (net)          10      -       -        -  
  CLK__L3_I1/Q         -      A->Q  F     INX2            1  0.077   0.062    8.804  
  CLK__L3_N1           -      -     -     (net)           1      -       -        -  
  CLK__L4_I1/Q         -      A->Q  R     INX6           15  0.072   0.083    8.887  
  CLK__L4_N1           -      -     -     (net)          15      -       -        -  
  CPU_REGS_r_reg[7]/C  -      C     R     SDFRQX1        15  0.116   0.004    8.887  
#----------------------------------------------------------------------------------
Path 39: MET (7.898 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[11][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[11][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.382 (P)          0.000 (I)
          Arrival:=          8.882              0.000
 
            Setup:-          0.141
    Required Time:=          8.741
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.643
            Slack:=          7.898
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[7]                               -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                               -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                    -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                    -      C->Q   R     AO21X1         13  0.163   0.476    0.843  
  CPU_REGS_n_4696                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[11][7]/D  -      D      R     DFRQX1         13  0.731   0.007    0.843  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/Q  -      A->Q  R     AND2X4          8  0.082   0.136    8.882  
  CPU_REGS_regs_lo_rc_gclk_2145             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[11][7]/C        -      C     R     DFRQX1          8  0.121   0.001    8.882  
#-------------------------------------------------------------------------------------------------------
Path 40: MET (7.898 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[4][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[4][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.382 (P)          0.000 (I)
          Arrival:=          8.882              0.000
 
            Setup:-          0.142
    Required Time:=          8.741
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.643
            Slack:=          7.898
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.476    0.843  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][7]/D  -      D      R     DFRQX1         13  0.731   0.007    0.843  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.062    8.743  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q  -      A->Q  R     AND2X4          8  0.077   0.139    8.882  
  CPU_REGS_regs_lo_rc_gclk_2139             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][7]/C         -      C     R     DFRQX1          8  0.128   0.001    8.882  
#-------------------------------------------------------------------------------------------------------
Path 41: MET (7.899 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[7][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[7][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.383 (P)          0.000 (I)
          Arrival:=          8.883              0.000
 
            Setup:-          0.141
    Required Time:=          8.741
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.643
            Slack:=          7.899
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.476    0.843  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][7]/D  -      D      R     DFRQX1         13  0.731   0.007    0.843  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q  -      A->Q  R     AND2X4          8  0.082   0.137    8.883  
  CPU_REGS_regs_lo_rc_gclk_2149             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][7]/C         -      C     R     DFRQX1          8  0.122   0.001    8.883  
#-------------------------------------------------------------------------------------------------------
Path 42: MET (7.899 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[5][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[5][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.383 (P)          0.000 (I)
          Arrival:=          8.883              0.000
 
            Setup:-          0.142
    Required Time:=          8.742
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.643
            Slack:=          7.899
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.476    0.843  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][7]/D  -      D      R     DFRQX1         13  0.731   0.007    0.843  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.062    8.743  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q  R     AND2X4          8  0.077   0.140    8.883  
  CPU_REGS_regs_lo_rc_gclk_2141             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][7]/C         -      C     R     DFRQX1          8  0.130   0.002    8.883  
#-------------------------------------------------------------------------------------------------------
Path 43: MET (7.902 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[9][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[9][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.386 (P)          0.000 (I)
          Arrival:=          8.886              0.000
 
            Setup:-          0.142
    Required Time:=          8.744
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.643
            Slack:=          7.902
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.476    0.843  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[9][7]/D  -      D      R     DFRQX1         13  0.731   0.007    0.843  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/Q  -      A->Q  R     AND2X4          8  0.082   0.140    8.886  
  CPU_REGS_regs_lo_rc_gclk_2153             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[9][7]/C         -      C     R     DFRQX1          8  0.127   0.001    8.886  
#-------------------------------------------------------------------------------------------------------
Path 44: MET (7.903 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[6][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[6][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.385 (P)          0.000 (I)
          Arrival:=          8.885              0.000
 
            Setup:-          0.142
    Required Time:=          8.744
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.641
            Slack:=          7.903
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.474    0.841  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][7]/D  -      D      R     DFRQX1         13  0.731   0.006    0.841  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.063    8.745  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q  -      A->Q  R     AND2X4          8  0.082   0.140    8.885  
  CPU_REGS_regs_lo_rc_gclk_2143             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][7]/C         -      C     R     DFRQX1          8  0.128   0.001    8.885  
#-------------------------------------------------------------------------------------------------------
Path 45: MET (7.903 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[1][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[1][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.387 (P)          0.000 (I)
          Arrival:=          8.887              0.000
 
            Setup:-          0.142
    Required Time:=          8.745
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.642
            Slack:=          7.903
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.475    0.842  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[1][7]/D  -      D      R     DFRQX1         13  0.731   0.007    0.842  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/Q  -      A->Q  R     AND2X4          8  0.082   0.141    8.887  
  CPU_REGS_regs_lo_rc_gclk_2157             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[1][7]/C         -      C     R     DFRQX1          8  0.130   0.001    8.887  
#-------------------------------------------------------------------------------------------------------
Path 46: MET (7.905 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[0][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[0][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.388 (P)          0.000 (I)
          Arrival:=          8.888              0.000
 
            Setup:-          0.142
    Required Time:=          8.747
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.641
            Slack:=          7.905
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.475    0.841  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][7]/D  -      D      R     DFRQX1         13  0.731   0.006    0.841  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.062    8.744  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q  -      A->Q  R     AND2X4          8  0.082   0.144    8.888  
  CPU_REGS_regs_lo_rc_gclk                  -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][7]/C         -      C     R     DFRQX1          8  0.135   0.001    8.888  
#-------------------------------------------------------------------------------------------------------
Path 47: MET (7.905 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[10][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[10][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.388 (P)          0.000 (I)
          Arrival:=          8.888              0.000
 
            Setup:-          0.142
    Required Time:=          8.747
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.641
            Slack:=          7.905
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[7]                               -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                               -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                    -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                    -      C->Q   R     AO21X1         13  0.163   0.475    0.841  
  CPU_REGS_n_4696                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[10][7]/D  -      D      R     DFRQX1         13  0.731   0.006    0.841  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.061    8.743  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/Q  -      A->Q  R     AND2X4          8  0.077   0.146    8.888  
  CPU_REGS_regs_lo_rc_gclk_2129             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[10][7]/C        -      C     R     DFRQX1          8  0.139   0.002    8.888  
#-------------------------------------------------------------------------------------------------------
Path 48: MET (7.906 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[2][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[2][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.388 (P)          0.000 (I)
          Arrival:=          8.888              0.000
 
            Setup:-          0.142
    Required Time:=          8.747
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.641
            Slack:=          7.906
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.474    0.841  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[2][7]/D  -      D      R     DFRQX1         13  0.731   0.006    0.841  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.061    8.742  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/Q  -      A->Q  R     AND2X4          8  0.077   0.146    8.888  
  CPU_REGS_regs_lo_rc_gclk_2133             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[2][7]/C         -      C     R     DFRQX1          8  0.140   0.001    8.888  
#-------------------------------------------------------------------------------------------------------
Path 49: MET (7.907 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[8][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[8][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.391 (P)          0.000 (I)
          Arrival:=          8.891              0.000
 
            Setup:-          0.142
    Required Time:=          8.749
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.642
            Slack:=          7.907
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[7]                              -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                              -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                   -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                   -      C->Q   R     AO21X1         13  0.163   0.475    0.842  
  CPU_REGS_n_4696                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][7]/D  -      D      R     DFRQX1         13  0.731   0.007    0.842  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.181    8.682  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I0/Q                              -      A->Q  R     INX8           10  0.074   0.064    8.746  
  CLK__L2_N0                                -      -     -     (net)          10      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q  -      A->Q  R     AND2X4          8  0.082   0.145    8.891  
  CPU_REGS_regs_lo_rc_gclk_2151             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][7]/C         -      C     R     DFRQX1          8  0.136   0.002    8.891  
#-------------------------------------------------------------------------------------------------------
Path 50: MET (7.907 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[12][7]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[7]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[12][7]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          8.500              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.391 (P)          0.000 (I)
          Arrival:=          8.891              0.000
 
            Setup:-          0.142
    Required Time:=          8.750
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.642
            Slack:=          7.907
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[7]                               -      DI[7]  R     (arrival)       4  0.207   0.001    0.201  
  DI[7]                               -      -      -     (net)           4      -       -        -  
  CPU_REGS_g1666/Q                    -      B->Q   R     AND2X1          2  0.207   0.166    0.367  
  CPU_REGS_n_4821                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1629/Q                    -      C->Q   R     AO21X1         13  0.163   0.475    0.842  
  CPU_REGS_n_4696                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[12][7]/D  -      D      R     DFRQX1         13  0.731   0.007    0.842  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.001    8.501  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  F     INX16           4  0.207   0.180    8.681  
  CLK__L1_N0                                -      -     -     (net)           4      -       -        -  
  CLK__L2_I1/Q                              -      A->Q  R     INX8            9  0.074   0.062    8.743  
  CLK__L2_N1                                -      -     -     (net)           9      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/Q  -      A->Q  R     AND2X4          8  0.077   0.148    8.891  
  CPU_REGS_regs_lo_rc_gclk_2131             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[12][7]/C        -      C     R     DFRQX1          8  0.146   0.002    8.891  
#-------------------------------------------------------------------------------------------------------

