// SPDX-License-Identifier: Apache-2.0
// Copyright (C) 2025 Advanced Micro Devices, Inc. All rights reserved

#ifndef NPU3_REGISTERS_H_
#define NPU3_REGISTERS_H_

namespace npu3
{

// TODO: Add NPU3-specific memory map when available

// Core Counters
const unsigned int cm_performance_counter0 = 0;
const unsigned int cm_performance_counter1 = 0;
const unsigned int cm_performance_counter2 = 0;
const unsigned int cm_performance_counter3 = 0;
const unsigned int cm_performance_counter4 = 0;
const unsigned int cm_performance_counter5 = 0;
const unsigned int cm_performance_counter6 = 0;
const unsigned int cm_performance_counter7 = 0;
const unsigned int cm_performance_counter8 = 0;
const unsigned int cm_performance_counter9 = 0;
const unsigned int cm_performance_counter10 = 0;
const unsigned int cm_performance_counter11 = 0;
// Memory Tile Counters
const unsigned int mem_performance_counter0 = 0;
const unsigned int mem_performance_counter1 = 0;
const unsigned int mem_performance_counter2 = 0;
const unsigned int mem_performance_counter3 = 0;
const unsigned int mem_performance_counter4 = 0;
const unsigned int mem_performance_counter5 = 0;
const unsigned int mem_performance_counter6 = 0;
const unsigned int mem_performance_counter7 = 0;
const unsigned int mem_performance_counter8 = 0;
const unsigned int mem_performance_counter9 = 0;
const unsigned int mem_performance_counter10 = 0;
const unsigned int mem_performance_counter11 = 0;
// Interface Tile Counters
const unsigned int shim_performance_counter0 = 0;
const unsigned int shim_performance_counter1 = 0;
const unsigned int shim_performance_counter2 = 0;
const unsigned int shim_performance_counter3 = 0;
const unsigned int shim_performance_counter4 = 0;
const unsigned int shim_performance_counter5 = 0;
const unsigned int shim_performance_counter6 = 0;
const unsigned int shim_performance_counter7 = 0;
const unsigned int shim_performance_counter8 = 0;
const unsigned int shim_performance_counter9 = 0;
const unsigned int shim_performance_counter10 = 0;
const unsigned int shim_performance_counter11 = 0;

} // namespace npu3

#endif /* NPU3_REGISTERS_H_ */
