Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 15 00:22:54 2023
| Host         : LAPTOP-HVF7AG5I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (28)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.597        0.000                      0                  973        0.117        0.000                      0                  973        4.500        0.000                       0                   391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.597        0.000                      0                  973        0.117        0.000                      0                  973        4.500        0.000                       0                   391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 5.215ns (55.451%)  route 4.190ns (44.549%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[15]
                         net (fo=1, routed)           0.934    12.466    press/alu_unit/adderUnit/s0_n_90
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.590 r  press/alu_unit/adderUnit/M_nvz_q[2]_i_1/O
                         net (fo=5, routed)           0.460    13.050    press/alu_unit/adderUnit/M_alufn_reg_q_reg[1]_0
    SLICE_X54Y87         LUT6 (Prop_lut6_I0_O)        0.124    13.174 r  press/alu_unit/adderUnit/M_compute_q[0]_i_8/O
                         net (fo=1, routed)           0.695    13.869    press/alu_unit/adderUnit/M_compute_q[0]_i_8_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I0_O)        0.124    13.993 r  press/alu_unit/adderUnit/M_compute_q[0]_i_3/O
                         net (fo=1, routed)           0.427    14.420    press/alu_unit/adderUnit/M_compute_q[0]_i_3_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I2_O)        0.124    14.544 r  press/alu_unit/adderUnit/M_compute_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.544    press/alu_unit_n_34
    SLICE_X54Y83         FDRE                                         r  press/M_compute_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.435    14.839    press/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  press/M_compute_q_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.079    15.141    press/M_compute_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -14.544    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_nvz_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 5.091ns (57.397%)  route 3.779ns (42.603%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      4.049    11.532 f  press/alu_unit/adderUnit/s0/P[6]
                         net (fo=2, routed)           0.815    12.347    press/alu_unit/adderUnit/s0_n_99
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124    12.471 r  press/alu_unit/adderUnit/M_nvz_q[0]_i_10/O
                         net (fo=1, routed)           0.684    13.155    press/alu_unit/adderUnit/M_nvz_q[0]_i_10_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I5_O)        0.124    13.279 r  press/alu_unit/adderUnit/M_nvz_q[0]_i_7/O
                         net (fo=2, routed)           0.605    13.885    press/alu_unit/adderUnit/M_nvz_q[0]_i_7_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.124    14.009 r  press/alu_unit/adderUnit/M_nvz_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.009    press/M_alu_unit_nvz[0]
    SLICE_X54Y84         FDRE                                         r  press/M_nvz_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.436    14.840    press/clk_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  press/M_nvz_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.077    15.140    press/M_nvz_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -14.009    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 5.091ns (58.920%)  route 3.550ns (41.080%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[3]
                         net (fo=2, routed)           0.626    12.158    press/alu_unit/adderUnit/s0_n_102
    SLICE_X53Y84         LUT5 (Prop_lut5_I4_O)        0.124    12.282 r  press/alu_unit/adderUnit/M_compute_q[3]_i_5/O
                         net (fo=1, routed)           0.407    12.689    press/alu_unit/compareUnit/randomUnit/M_compute_q_reg[14]_0[2]
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.124    12.813 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[3]_i_2/O
                         net (fo=1, routed)           0.843    13.656    press/alu_unit/compareUnit/randomUnit/M_compute_q[3]_i_2_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.780 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[3]_i_1/O
                         net (fo=1, routed)           0.000    13.780    press/alu_unit_n_31
    SLICE_X58Y86         FDRE                                         r  press/M_compute_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.503    14.907    press/clk_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  press/M_compute_q_reg[3]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y86         FDRE (Setup_fdre_C_D)        0.031    15.161    press/M_compute_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -13.780    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 5.091ns (58.976%)  route 3.541ns (41.024%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[4]
                         net (fo=1, routed)           0.488    12.020    press/alu_unit/adderUnit/s0_n_101
    SLICE_X54Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.144 r  press/alu_unit/adderUnit/M_nvz_q[0]_i_4/O
                         net (fo=3, routed)           0.531    12.675    press/alu_unit/compareUnit/randomUnit/M_compute_q_reg[14]_0[3]
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.799 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[4]_i_2/O
                         net (fo=1, routed)           0.848    13.647    press/alu_unit/compareUnit/randomUnit/M_compute_q[4]_i_2_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.771 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.771    press/alu_unit_n_30
    SLICE_X58Y86         FDRE                                         r  press/M_compute_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.503    14.907    press/clk_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  press/M_compute_q_reg[4]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y86         FDRE (Setup_fdre_C_D)        0.031    15.161    press/M_compute_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 5.091ns (59.807%)  route 3.421ns (40.193%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[6])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[6]
                         net (fo=2, routed)           0.855    12.387    press/alu_unit/adderUnit/s0_n_99
    SLICE_X52Y86         LUT5 (Prop_lut5_I4_O)        0.124    12.511 r  press/alu_unit/adderUnit/M_compute_q[6]_i_5/O
                         net (fo=1, routed)           0.282    12.793    press/alu_unit/compareUnit/randomUnit/M_compute_q_reg[14]_0[5]
    SLICE_X52Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.917 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[6]_i_2/O
                         net (fo=1, routed)           0.611    13.527    press/alu_unit/compareUnit/randomUnit/M_compute_q[6]_i_2_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I1_O)        0.124    13.651 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[6]_i_1/O
                         net (fo=1, routed)           0.000    13.651    press/alu_unit_n_28
    SLICE_X57Y86         FDRE                                         r  press/M_compute_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.438    14.842    press/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  press/M_compute_q_reg[6]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X57Y86         FDRE (Setup_fdre_C_D)        0.029    15.107    press/M_compute_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.554ns  (logic 5.091ns (59.517%)  route 3.463ns (40.483%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[9]
                         net (fo=2, routed)           0.690    12.221    press/alu_unit/adderUnit/s0_n_96
    SLICE_X52Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.345 r  press/alu_unit/adderUnit/M_compute_q[9]_i_5/O
                         net (fo=1, routed)           0.493    12.839    press/alu_unit/compareUnit/randomUnit/M_compute_q_reg[14]_0[8]
    SLICE_X52Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.963 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[9]_i_2/O
                         net (fo=1, routed)           0.606    13.569    press/alu_unit/compareUnit/randomUnit/M_compute_q[9]_i_2_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I1_O)        0.124    13.693 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[9]_i_1/O
                         net (fo=1, routed)           0.000    13.693    press/alu_unit_n_25
    SLICE_X56Y89         FDRE                                         r  press/M_compute_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.441    14.845    press/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  press/M_compute_q_reg[9]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X56Y89         FDRE (Setup_fdre_C_D)        0.081    15.162    press/M_compute_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -13.693    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.524ns  (logic 5.091ns (59.728%)  route 3.433ns (40.272%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[8]
                         net (fo=2, routed)           0.779    12.310    press/alu_unit/adderUnit/s0_n_97
    SLICE_X54Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.434 r  press/alu_unit/adderUnit/M_compute_q[8]_i_5/O
                         net (fo=1, routed)           0.302    12.736    press/alu_unit/compareUnit/randomUnit/M_compute_q_reg[14]_0[7]
    SLICE_X54Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.860 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[8]_i_2/O
                         net (fo=1, routed)           0.678    13.539    press/alu_unit/compareUnit/randomUnit/M_compute_q[8]_i_2_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.663 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[8]_i_1/O
                         net (fo=1, routed)           0.000    13.663    press/alu_unit_n_26
    SLICE_X59Y88         FDRE                                         r  press/M_compute_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.505    14.909    press/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  press/M_compute_q_reg[8]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)        0.029    15.161    press/M_compute_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -13.663    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.503ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 5.091ns (60.119%)  route 3.377ns (39.881%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[15]
                         net (fo=1, routed)           0.934    12.466    press/alu_unit/adderUnit/s0_n_90
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.590 r  press/alu_unit/adderUnit/M_nvz_q[2]_i_1/O
                         net (fo=5, routed)           0.327    12.917    press/alu_unit/compareUnit/randomUnit/M_alu_unit_nvz[0]
    SLICE_X54Y89         LUT6 (Prop_lut6_I4_O)        0.124    13.041 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[15]_i_4/O
                         net (fo=1, routed)           0.442    13.483    press/alu_unit/compareUnit/randomUnit/M_compute_q[15]_i_4_n_0
    SLICE_X57Y87         LUT6 (Prop_lut6_I1_O)        0.124    13.607 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[15]_i_2/O
                         net (fo=1, routed)           0.000    13.607    press/alu_unit_n_19
    SLICE_X57Y87         FDRE                                         r  press/M_compute_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.439    14.843    press/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  press/M_compute_q_reg[15]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)        0.029    15.111    press/M_compute_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -13.607    
  -------------------------------------------------------------------
                         slack                                  1.503    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 5.091ns (59.945%)  route 3.402ns (40.055%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[13])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[13]
                         net (fo=2, routed)           0.534    12.066    press/alu_unit/adderUnit/s0_n_92
    SLICE_X52Y88         LUT5 (Prop_lut5_I4_O)        0.124    12.190 r  press/alu_unit/adderUnit/M_compute_q[13]_i_5/O
                         net (fo=1, routed)           0.493    12.683    press/alu_unit/compareUnit/randomUnit/M_compute_q_reg[14]_0[12]
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.124    12.807 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[13]_i_2/O
                         net (fo=1, routed)           0.701    13.508    press/alu_unit/compareUnit/randomUnit/M_compute_q[13]_i_2_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.632 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[13]_i_1/O
                         net (fo=1, routed)           0.000    13.632    press/alu_unit_n_21
    SLICE_X58Y88         FDRE                                         r  press/M_compute_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.505    14.909    press/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  press/M_compute_q_reg[13]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)        0.031    15.163    press/M_compute_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 press/FSM_sequential_M_checkpress_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/M_compute_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 5.091ns (60.724%)  route 3.293ns (39.276%))
  Logic Levels:           5  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.555     5.139    press/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  press/FSM_sequential_M_checkpress_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  press/FSM_sequential_M_checkpress_q_reg[0]/Q
                         net (fo=86, routed)          1.061     6.718    press/alu_unit/adderUnit/M_checkpress_q[0]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.152     6.870 r  press/alu_unit/adderUnit/s0_i_25/O
                         net (fo=6, routed)           0.613     7.483    press/alu_unit/adderUnit/M_alu_unit_a[7]
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      4.049    11.532 r  press/alu_unit/adderUnit/s0/P[5]
                         net (fo=2, routed)           0.626    12.157    press/alu_unit/adderUnit/s0_n_100
    SLICE_X54Y85         LUT5 (Prop_lut5_I4_O)        0.124    12.281 r  press/alu_unit/adderUnit/M_compute_q[5]_i_5/O
                         net (fo=2, routed)           0.603    12.885    press/alu_unit/compareUnit/randomUnit/M_compute_q_reg[14]_0[4]
    SLICE_X56Y88         LUT6 (Prop_lut6_I4_O)        0.124    13.009 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[5]_i_2/O
                         net (fo=1, routed)           0.390    13.399    press/alu_unit/compareUnit/randomUnit/M_compute_q[5]_i_2_n_0
    SLICE_X58Y88         LUT6 (Prop_lut6_I1_O)        0.124    13.523 r  press/alu_unit/compareUnit/randomUnit/M_compute_q[5]_i_1/O
                         net (fo=1, routed)           0.000    13.523    press/alu_unit_n_29
    SLICE_X58Y88         FDRE                                         r  press/M_compute_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         1.505    14.909    press/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  press/M_compute_q_reg[5]/C
                         clock pessimism              0.258    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)        0.031    15.163    press/M_compute_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                  1.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.559     1.503    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X43Y88         FDSE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[30]/Q
                         net (fo=2, routed)           0.065     1.709    press/alu_unit/compareUnit/randomUnit/rand/M_x_q[30]
    SLICE_X42Y88         LUT4 (Prop_lut4_I1_O)        0.045     1.754 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q[30]_i_2/O
                         net (fo=1, routed)           0.000     1.754    press/alu_unit/compareUnit/randomUnit/rand/M_w_d[30]
    SLICE_X42Y88         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.829     2.018    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[30]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.121     1.637    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.559     1.503    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X47Y87         FDSE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.066     1.710    press/alu_unit/compareUnit/randomUnit/rand/M_x_q[5]
    SLICE_X46Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.755 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.755    press/alu_unit/compareUnit/randomUnit/rand/M_w_d[5]
    SLICE_X46Y87         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.827     2.017    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X46Y87         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[5]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.121     1.637    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/M_seed_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.388%)  route 0.112ns (37.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.560     1.504    press/alu_unit/compareUnit/randomUnit/clk_IBUF_BUFG
    SLICE_X44Y89         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/M_seed_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y89         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  press/alu_unit/compareUnit/randomUnit/M_seed_q_reg[7]/Q
                         net (fo=2, routed)           0.112     1.757    press/alu_unit/compareUnit/randomUnit/rand/M_seed_q_reg[7]
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.802    press/alu_unit/compareUnit/randomUnit/rand/M_w_d[7]
    SLICE_X46Y89         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.830     2.019    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X46Y89         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[7]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121     1.641    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.765%)  route 0.131ns (41.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.559     1.503    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X44Y87         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.131     1.774    press/alu_unit/compareUnit/randomUnit/rand/M_x_q[24]
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.819    press/alu_unit/compareUnit/randomUnit/rand/M_w_d[16]
    SLICE_X42Y87         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.827     2.016    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X42Y87         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[16]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X42Y87         FDRE (Hold_fdre_C_D)         0.120     1.657    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.559     1.503    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X43Y88         FDSE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y88         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[11]/Q
                         net (fo=4, routed)           0.113     1.757    press/alu_unit/compareUnit/randomUnit/rand/M_x_q[11]
    SLICE_X42Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q[22]_i_1/O
                         net (fo=1, routed)           0.000     1.802    press/alu_unit/compareUnit/randomUnit/rand/M_w_d[22]
    SLICE_X42Y88         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.829     2.018    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[22]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.121     1.637    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_y_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.560     1.504    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X47Y89         FDSE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_y_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  press/alu_unit/compareUnit/randomUnit/rand/M_y_q_reg[17]/Q
                         net (fo=1, routed)           0.113     1.758    press/alu_unit/compareUnit/randomUnit/rand/M_y_q[17]
    SLICE_X47Y89         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.830     2.019    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X47Y89         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[17]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.070     1.574    press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_z_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_y_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.559     1.503    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X41Y88         FDSE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_z_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  press/alu_unit/compareUnit/randomUnit/rand/M_z_q_reg[16]/Q
                         net (fo=1, routed)           0.113     1.757    press/alu_unit/compareUnit/randomUnit/rand/M_z_q[16]
    SLICE_X41Y88         FDSE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_y_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.829     2.018    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X41Y88         FDSE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_y_q_reg[16]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X41Y88         FDSE (Hold_fdse_C_D)         0.070     1.573    press/alu_unit/compareUnit/randomUnit/rand/M_y_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_z_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.561     1.505    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X47Y90         FDSE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDSE (Prop_fdse_C_Q)         0.141     1.646 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[20]/Q
                         net (fo=3, routed)           0.135     1.781    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg_n_0_[20]
    SLICE_X47Y91         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_z_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.831     2.020    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X47Y91         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_z_q_reg[20]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.075     1.596    press/alu_unit/compareUnit/randomUnit/rand/M_z_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.641%)  route 0.136ns (39.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.559     1.503    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[22]/Q
                         net (fo=3, routed)           0.136     1.802    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg_n_0_[22]
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.847 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.847    press/alu_unit/compareUnit/randomUnit/rand/M_w_d[3]
    SLICE_X46Y88         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.830     2.019    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X46Y88         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[3]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.121     1.661    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.396%)  route 0.146ns (43.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.559     1.503    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X44Y87         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  press/alu_unit/compareUnit/randomUnit/rand/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.146     1.790    press/alu_unit/compareUnit/randomUnit/rand/M_x_q[24]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.048     1.838 r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.838    press/alu_unit/compareUnit/randomUnit/rand/M_w_d[24]
    SLICE_X46Y87         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=390, routed)         0.827     2.017    press/alu_unit/compareUnit/randomUnit/rand/clk_IBUF_BUFG
    SLICE_X46Y87         FDRE                                         r  press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[24]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X46Y87         FDRE (Hold_fdre_C_D)         0.133     1.651    press/alu_unit/compareUnit/randomUnit/rand/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y81   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y82   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y83   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y83   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y86   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y86   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y86   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y86   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y86   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y86   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y87   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y79   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y80   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y86   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y87   press/alu_unit/compareUnit/randomUnit/M_random_q_reg[10]/C



