{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 10:57:05 2011 " "Info: Processing started: Wed Sep 28 10:57:05 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cycloneIII_3c120_niosII_application_selector -c cycloneIII_3c120_niosII_application_selector " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cycloneIII_3c120_niosII_application_selector -c cycloneIII_3c120_niosII_application_selector" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cycloneIII_3c120_niosII_application_selector EP3C120F780C7 " "Info: Selected device EP3C120F780C7 for design \"cycloneIII_3c120_niosII_application_selector\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|clk\[0\] 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|clk\[2\] 6 5 0 0 " "Info: Implementing clock multiplication of 6, clock division of 5, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 27 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 Cyclone III PLL " "Warning: Implemented PLL \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1\" as Cyclone III PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[1\] multiplication of 3077 multiplication of 197 " "Warning: Can't achieve requested value multiplication of 3077 for clock output application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[1\] of parameter multiplication factor -- achieved value of multiplication of 197" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[1\] division of 1000 division of 64 " "Warning: Can't achieve requested value division of 1000 for clock output application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[1\] of parameter division factor -- achieved value of division of 64" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[2\] multiplication of 3077 multiplication of 197 " "Warning: Can't achieve requested value multiplication of 3077 for clock output application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[2\] of parameter multiplication factor -- achieved value of multiplication of 197" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[2\] division of 1000 division of 64 " "Warning: Can't achieve requested value division of 1000 for clock output application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[2\] of parameter division factor -- achieved value of division of 64" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[3\] multiplication of 3077 multiplication of 197 " "Warning: Can't achieve requested value multiplication of 3077 for clock output application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[3\] of parameter multiplication factor -- achieved value of multiplication of 197" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[3\] division of 1000 division of 64 " "Warning: Can't achieve requested value division of 1000 for clock output application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[3\] of parameter division factor -- achieved value of division of 64" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[4\] multiplication of 3077 multiplication of 197 " "Warning: Can't achieve requested value multiplication of 3077 for clock output application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[4\] of parameter multiplication factor -- achieved value of multiplication of 197" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[4\] division of 1000 division of 64 " "Warning: Can't achieve requested value division of 1000 for clock output application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[4\] of parameter division factor -- achieved value of division of 64" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[0\] 197 128 0 0 " "Info: Implementing clock multiplication of 197, clock division of 128, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[1\] 197 64 0 0 " "Info: Implementing clock multiplication of 197, clock division of 64, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[2\] 197 64 -90 -1624 " "Info: Implementing clock multiplication of 197, clock division of 64, and phase shift of -90 degrees (-1624 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[3\] 197 64 0 0 " "Info: Implementing clock multiplication of 197, clock division of 64, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[4\] 197 64 0 0 " "Info: Implementing clock multiplication of 197, clock division of 64, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] 16 13 0 0 " "Info: Implementing clock multiplication of 16, clock division of 13, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[2\] 16 13 -90 -1625 " "Info: Implementing clock multiplication of 16, clock division of 13, and phase shift of -90 degrees (-1625 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] 16 13 0 0 " "Info: Implementing clock multiplication of 16, clock division of 13, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[4\] 16 13 0 0 " "Info: Implementing clock multiplication of 16, clock division of 13, and phase shift of 0 degrees (0 ps) for application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 38 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 53 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " "Critical Warning:  \"mixed_port_feed_through_mode\" parameter of RAM atom application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_loopback_ff:U_LBFF\|altera_tse_a_fifo_24:U_LBFF\|altera_tse_sdpm_altsyncram:U_RAM\|altsyncram:altsyncram_component\|altsyncram_lvd1:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_lvd1.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altsyncram_lvd1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 0 0 } } { "application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 80 0 0 } } { "application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_a_fifo_24.v" 102 0 0 } } { "application_selector/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_loopback_ff.v" 109 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 625 0 0 } } { "application_selector/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_top_gen_host.v" 996 0 0 } } { "application_selector/synthesis/submodules/altera_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_tse_mac.v" 376 0 0 } } { "application_selector/synthesis/submodules/application_selector_tse_mac.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac.v" 182 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3350 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } }  } 1 0 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780C7 " "Info: Device EP3C40F780C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F780I7 " "Info: Device EP3C40F780I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C7 " "Info: Device EP3C55F780C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780I7 " "Info: Device EP3C55F780I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C7 " "Info: Device EP3C80F780C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780I7 " "Info: Device EP3C80F780I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780I7 " "Info: Device EP3C120F780I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 87877 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 87879 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 2403 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 2402 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 " "Warning: The input ports of the PLL application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 and the PLL application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 ARESET " "Warning: PLL application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 and PLL application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0} { 0 { 0 ""} 0 27840 5573 6591 0}  }  } } { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 PHASEUPDOWN " "Warning: PLL application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 and PLL application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 have different input signals for input port PHASEUPDOWN" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0} { 0 { 0 ""} 0 27840 5573 6591 0}  }  } } { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 PHASESTEP " "Warning: PLL application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 and PLL application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 have different input signals for input port PHASESTEP" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0} { 0 { 0 ""} 0 27840 5573 6591 0}  }  } } { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 SCANCLK " "Warning: PLL application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 and PLL application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 have different input signals for input port SCANCLK" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0} { 0 { 0 ""} 0 27840 5573 6591 0}  }  } } { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning: PLL application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 and PLL application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0} { 0 { 0 ""} 0 27840 5573 6591 0}  }  } } { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning: PLL application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 and PLL application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0} { 0 { 0 ""} 0 27840 5573 6591 0}  }  } } { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 PHASECOUNTERSELECT " "Warning: PLL application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|pll1 and PLL application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 have different input signals for input port PHASECOUNTERSELECT" {  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0} { 0 { 0 ""} 0 27840 5573 6591 0}  }  } } { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "" 0 -1}  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0} { 0 { 0 ""} 0 27840 5573 6591 0}  }  } } { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } }  } 0 0 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info: Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]  " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|td_shift\[0\]*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\] " "Info: set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info: set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Info: Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info: set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info: Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info: set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_tse_reset_synchronizer " "Info: Entity altera_tse_reset_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\]  " "Info:  set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\]  " "Info:  set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_auk1 " "Info: Entity dcfifo_auk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*altera_tse_reset_synchronizer_chain*\|aclr pin " "Warning: Ignored filter: *altera_tse_reset_synchronizer_chain*\|aclr could not be matched with a pin" {  } {  } 0 0 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Warning: Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 0 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Warning: Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 0 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "application_selector/synthesis/submodules/application_selector_pll.sdc " "Info: Reading SDC File: 'application_selector/synthesis/submodules/application_selector_pll.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc " "Info: Reading SDC File: 'application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "application_selector_ddr2_sdram_example_top.sdc 1 pnf port " "Warning: Ignored filter at application_selector_ddr2_sdram_example_top.sdc(1): pnf could not be matched with a port" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 1 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path application_selector_ddr2_sdram_example_top.sdc 1 Argument <to> is an empty collection " "Warning: Ignored set_false_path at application_selector_ddr2_sdram_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "Info: set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 1 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 1 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "application_selector_ddr2_sdram_example_top.sdc 2 test_complete port " "Warning: Ignored filter at application_selector_ddr2_sdram_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 2 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path application_selector_ddr2_sdram_example_top.sdc 2 Argument <to> is an empty collection " "Warning: Ignored set_false_path at application_selector_ddr2_sdram_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "Info: set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 2 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 2 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "application_selector_ddr2_sdram_example_top.sdc 3 pnf_per_byte\[*\] port " "Warning: Ignored filter at application_selector_ddr2_sdram_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 3 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path application_selector_ddr2_sdram_example_top.sdc 3 Argument <to> is an empty collection " "Warning: Ignored set_false_path at application_selector_ddr2_sdram_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "Info: set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 3 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_example_top.sdc" 3 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_ddr_timing.sdc " "Info: Reading SDC File: 'application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_ddr_timing.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -phase -90.00 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -phase -90.00 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 13 -multiply_by 16 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 6 -duty_cycle 50.00 -name \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 128 -multiply_by 197 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 128 -multiply_by 197 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -multiply_by 197 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -multiply_by 197 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -multiply_by 197 -phase -90.00 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -multiply_by 197 -phase -90.00 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -multiply_by 197 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -multiply_by 197 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -multiply_by 197 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "Info: create_generated_clock -source \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 64 -multiply_by 197 -duty_cycle 50.00 -name \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc " "Info: Reading SDC File: 'application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path application_selector_ddr2_sdram_1_example_top.sdc 1 Argument <to> is an empty collection " "Warning: Ignored set_false_path at application_selector_ddr2_sdram_1_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "Info: set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" 1 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" 1 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path application_selector_ddr2_sdram_1_example_top.sdc 2 Argument <to> is an empty collection " "Warning: Ignored set_false_path at application_selector_ddr2_sdram_1_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "Info: set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" 2 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" 2 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path application_selector_ddr2_sdram_1_example_top.sdc 3 Argument <to> is an empty collection " "Warning: Ignored set_false_path at application_selector_ddr2_sdram_1_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "Info: set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" 3 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_example_top.sdc" 3 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_ddr_timing.sdc " "Info: Reading SDC File: 'application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_ddr_timing.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc " "Info: Reading SDC File: 'application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "application_selector_tse_mac_constraints.sdc 146 clk port " "Warning: Ignored filter at application_selector_tse_mac_constraints.sdc(146): clk could not be matched with a port" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 146 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock application_selector_tse_mac_constraints.sdc 146 Argument <targets> is an empty collection " "Warning: Ignored create_clock at application_selector_tse_mac_constraints.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "Info: create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 146 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 146 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "application_selector_tse_mac_constraints.sdc 149 ff_tx_clk port " "Warning: Ignored filter at application_selector_tse_mac_constraints.sdc(149): ff_tx_clk could not be matched with a port" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 149 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock application_selector_tse_mac_constraints.sdc 149 Argument <targets> is an empty collection " "Warning: Ignored create_clock at application_selector_tse_mac_constraints.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "Info: create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 149 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 149 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "application_selector_tse_mac_constraints.sdc 150 ff_rx_clk port " "Warning: Ignored filter at application_selector_tse_mac_constraints.sdc(150): ff_rx_clk could not be matched with a port" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 150 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock application_selector_tse_mac_constraints.sdc 150 Argument <targets> is an empty collection " "Warning: Ignored create_clock at application_selector_tse_mac_constraints.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "Info: create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 150 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 150 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "application_selector_tse_mac_constraints.sdc 153 tx_clk port " "Warning: Ignored filter at application_selector_tse_mac_constraints.sdc(153): tx_clk could not be matched with a port" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 153 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock application_selector_tse_mac_constraints.sdc 153 Argument <targets> is an empty collection " "Warning: Ignored create_clock at application_selector_tse_mac_constraints.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$TX_CLK\] " "Info: create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$TX_CLK\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 153 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 153 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "application_selector_tse_mac_constraints.sdc 154 rx_clk port " "Warning: Ignored filter at application_selector_tse_mac_constraints.sdc(154): rx_clk could not be matched with a port" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 154 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock application_selector_tse_mac_constraints.sdc 154 Argument <targets> is an empty collection " "Warning: Ignored create_clock at application_selector_tse_mac_constraints.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$RX_CLK\] " "Info: create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$RX_CLK\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 154 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_tse_mac_constraints.sdc" 154 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "application_selector/synthesis/submodules/application_selector_cpu.sdc " "Info: Reading SDC File: 'application_selector/synthesis/submodules/application_selector_cpu.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "application_selector/synthesis/submodules/altera_reset_controller.sdc " "Info: Reading SDC File: 'application_selector/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Warning: Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Warning: Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "Info: set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddr2_sdram_phy_ddr_timing.sdc " "Info: Reading SDC File: 'ddr2_sdram_phy_ddr_timing.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_sdram_phy_ddr_pins.tcl 544 ddr2_sdram_phy:*\|* keeper " "Warning: Ignored filter at ddr2_sdram_phy_ddr_pins.tcl(544): ddr2_sdram_phy:*\|* could not be matched with a keeper" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/ddr2_sdram_phy_ddr_pins.tcl" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/ddr2_sdram_phy_ddr_pins.tcl" 544 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddr2_sdram_1_phy_ddr_timing.sdc " "Info: Reading SDC File: 'ddr2_sdram_1_phy_ddr_timing.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ddr2_sdram_1_phy_ddr_pins.tcl 544 ddr2_sdram_1_phy:*\|* keeper " "Warning: Ignored filter at ddr2_sdram_1_phy_ddr_pins.tcl(544): ddr2_sdram_1_phy:*\|* could not be matched with a keeper" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/ddr2_sdram_1_phy_ddr_pins.tcl" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/ddr2_sdram_1_phy_ddr_pins.tcl" 544 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cycloneIII_3c120_niosII_application_selector.sdc " "Info: Reading SDC File: 'cycloneIII_3c120_niosII_application_selector.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_DERIVE_PLL_CLOCKS_WAS_CALLED_AGAIN" "" "Warning: derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." {  } {  } 0 0 "derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks." 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 23 *_domain_synch\|data_out clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(23): *_domain_synch\|data_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 23 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_application_selector.sdc 23 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_application_selector.sdc(23): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*_domain_synch\|data_out\} -to \{*\} " "Info: set_false_path -from \{*_domain_synch\|data_out\} -to \{*\}" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 23 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 23 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 24 *the_pll\|count_done clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(24): *the_pll\|count_done could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 24 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_application_selector.sdc 24 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_application_selector.sdc(24): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*the_pll\|count_done\} -to \{*\} " "Info: set_false_path -from \{*the_pll\|count_done\} -to \{*\}" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 24 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 24 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 26 *\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma\|csr_irq clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(26): *\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma\|csr_irq could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 26 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 26 *\|cpu_data_master_arbitrator:the_cpu_data_master\|lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master\|data_in_d1 clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(26): *\|cpu_data_master_arbitrator:the_cpu_data_master\|lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master\|data_in_d1 could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 26 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_application_selector.sdc 26 Argument <from> is not an object ID " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_application_selector.sdc(26): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{*\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma\|csr_irq\} -to \{*\|cpu_data_master_arbitrator:the_cpu_data_master\|lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master\|data_in_d1\} " "Info: set_false_path -from \{*\|lcd_sgdma:the_lcd_sgdma\|lcd_sgdma_chain:the_lcd_sgdma_chain\|control_status_slave_which_resides_within_lcd_sgdma:the_control_status_slave_which_resides_within_lcd_sgdma\|csr_irq\} -to \{*\|cpu_data_master_arbitrator:the_cpu_data_master\|lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_sgdma_csr_irq_from_sa_clock_crossing_cpu_data_master\|data_in_d1\}" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 26 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 26 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cycloneIII_3c120_niosII_application_selector.sdc 26 Argument <to> is not an object ID " "Warning: Ignored set_false_path at cycloneIII_3c120_niosII_application_selector.sdc(26): Argument <to> is not an object ID" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 26 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 43 *\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(43): *\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 43 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock cycloneIII_3c120_niosII_application_selector.sdc 43 Argument -source is an empty collection " "Warning: Ignored create_generated_clock at cycloneIII_3c120_niosII_application_selector.sdc(43): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name video_clk -source \[get_pins \{*\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] \[get_ports top_HSMB_LCD_NCLK\] " "Info: create_generated_clock -name video_clk -source \[get_pins \{*\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] \[get_ports top_HSMB_LCD_NCLK\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 43 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 43 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay cycloneIII_3c120_niosII_application_selector.sdc 45 Argument <from> is an empty collection " "Warning: Ignored set_max_delay at cycloneIII_3c120_niosII_application_selector.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 9.0 -from \[get_pins \{*\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_ports \{top_HSMB_LCD_NCLK\}\] " "Info: set_max_delay 9.0 -from \[get_pins \{*\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_ports \{top_HSMB_LCD_NCLK\}\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 45 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 45 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay cycloneIII_3c120_niosII_application_selector.sdc 46 Argument <from> is an empty collection " "Warning: Ignored set_min_delay at cycloneIII_3c120_niosII_application_selector.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay 4.0 -from \[get_pins \{*\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_ports \{top_HSMB_LCD_NCLK\}\] " "Info: set_min_delay 4.0 -from \[get_pins \{*\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_ports \{top_HSMB_LCD_NCLK\}\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 46 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 46 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 48 video_clk clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(48): video_clk could not be matched with a clock" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 48 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay cycloneIII_3c120_niosII_application_selector.sdc 48 Argument -clock with value \[get_clocks \{video_clk\}\] contains zero elements " "Warning: Ignored set_output_delay at cycloneIII_3c120_niosII_application_selector.sdc(48): Argument -clock with value \[get_clocks \{video_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{video_clk\}\] -min 2 \[get_ports \{top_HSMB_LCD_DATA\[*\] top_HSMB_DEN top_HSMB_VSYNC top_HSMB_HSYNC\}\] " "Info: set_output_delay -clock \[get_clocks \{video_clk\}\] -min 2 \[get_ports \{top_HSMB_LCD_DATA\[*\] top_HSMB_DEN top_HSMB_VSYNC top_HSMB_HSYNC\}\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 48 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 48 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay cycloneIII_3c120_niosII_application_selector.sdc 49 Argument -clock with value \[get_clocks \{video_clk\}\] contains zero elements " "Warning: Ignored set_output_delay at cycloneIII_3c120_niosII_application_selector.sdc(49): Argument -clock with value \[get_clocks \{video_clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{video_clk\}\] -max 7 \[get_ports \{top_HSMB_LCD_DATA\[*\] top_HSMB_DEN top_HSMB_VSYNC top_HSMB_HSYNC\}\] " "Info: set_output_delay -clock \[get_clocks \{video_clk\}\] -max 7 \[get_ports \{top_HSMB_LCD_DATA\[*\] top_HSMB_DEN top_HSMB_VSYNC top_HSMB_HSYNC\}\]" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 49 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 49 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 70 cycloneIII_3c120_niosII_application_selector_sopc:cycloneIII_3c120_niosII_application_selector_sopc_instance\|sls_sdhc:the_sls_sdhc\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|SD_CLK port or pin or register or keeper or net " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(70): cycloneIII_3c120_niosII_application_selector_sopc:cycloneIII_3c120_niosII_application_selector_sopc_instance\|sls_sdhc:the_sls_sdhc\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|SD_CLK could not be matched with a port or pin or register or keeper or net" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 70 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cycloneIII_3c120_niosII_application_selector.sdc 70 Argument <targets> is not an object ID " "Warning: Ignored create_clock at cycloneIII_3c120_niosII_application_selector.sdc(70): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 60 -name SLS_SD_CLK \{cycloneIII_3c120_niosII_application_selector_sopc:cycloneIII_3c120_niosII_application_selector_sopc_instance\|sls_sdhc:the_sls_sdhc\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|SD_CLK\} " "Info: create_clock -period 60 -name SLS_SD_CLK \{cycloneIII_3c120_niosII_application_selector_sopc:cycloneIII_3c120_niosII_application_selector_sopc_instance\|sls_sdhc:the_sls_sdhc\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|SD_CLK\}" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 70 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 70 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 71 SLS_SD_CLK clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(71): SLS_SD_CLK could not be matched with a clock" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 71 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cycloneIII_3c120_niosII_application_selector.sdc 71 cycloneIII_3c120_niosII_application_selector_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Warning: Ignored filter at cycloneIII_3c120_niosII_application_selector.sdc(71): cycloneIII_3c120_niosII_application_selector_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 71 -1 0 } }  } 0 0 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path cycloneIII_3c120_niosII_application_selector.sdc 71 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at cycloneIII_3c120_niosII_application_selector.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{SLS_SD_CLK\}\] -to \[get_clocks \{cycloneIII_3c120_niosII_application_selector_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 6 " "Info: set_multicycle_path -from \[get_clocks \{SLS_SD_CLK\}\] -to \[get_clocks \{cycloneIII_3c120_niosII_application_selector_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 6" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 71 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 71 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path cycloneIII_3c120_niosII_application_selector.sdc 71 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at cycloneIII_3c120_niosII_application_selector.sdc(71): Argument <to> is an empty collection" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 71 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path cycloneIII_3c120_niosII_application_selector.sdc 72 Argument <from> is an empty collection " "Warning: Ignored set_multicycle_path at cycloneIII_3c120_niosII_application_selector.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{SLS_SD_CLK\}\] -to \[get_clocks \{cycloneIII_3c120_niosII_application_selector_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold -end 6 " "Info: set_multicycle_path -from \[get_clocks \{SLS_SD_CLK\}\] -to \[get_clocks \{cycloneIII_3c120_niosII_application_selector_sopc_instance\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold -end 6" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 72 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1}  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 72 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path cycloneIII_3c120_niosII_application_selector.sdc 72 Argument <to> is an empty collection " "Warning: Ignored set_multicycle_path at cycloneIII_3c120_niosII_application_selector.sdc(72): Argument <to> is an empty collection" {  } { { "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.sdc" 72 -1 0 } }  } 0 0 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|IOO0O1 " "Warning: Node: application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|IOO0O1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_125\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.140 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.140 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.140 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.140 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.140 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.140 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.140 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.140 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.140 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.140 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.140 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.140 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.140 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.140 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.140 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.140 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{top_clkin_50\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.140" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_125\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_125\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{top_clkin_50\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.080" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.050" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.200" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -setup 0.090 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -setup 0.090" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -hold 0.060 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic\}\] -hold 0.060" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -rise_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -fall_to \[get_clocks \{application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 105 clocks " "Info: Found 105 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.000 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Info:   13.000 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_rise " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_n_top_ddr2_ck_n\[1\]_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_rise " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ck_p_top_ddr2_ck_p\[1\]_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_capture" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_ddr_mimic" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_1 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_2 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_3 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_3" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_4 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_5 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_6 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_6" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_7 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_8 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_9 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_10 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_11 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_12 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_12" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_13 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_13" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_14 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_14" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_15 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_15" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_16 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_16" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_17 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_17" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_18 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_18" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_19 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_19" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_20 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_20" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_21 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_21" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_22 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_22" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_23 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_23" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_24 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_24" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_25 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_26 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_26" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_27 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_27" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_28 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_28" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_29 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_29" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_30 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_30" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_31 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_32 " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_dq_32" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_top_ddr2_ck_p\[1\]_mimic_launch_clock " "Info:    6.500 application_selector_instance\|ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_top_ddr2_ck_p\[1\]_mimic_launch_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.994 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   12.994 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.988 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " "Info:   25.988 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_rise " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_n_top_ddr2_ck_n\[0\]_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_fall" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_rise " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_ac_rise" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDQSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ck_p_top_ddr2_ck_p\[0\]_tDSS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture " "Info:    6.500 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_capture" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic " "Info:    6.500 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_ddr_mimic" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_1 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_2 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_3 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_3" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_4 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_4" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_5 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_5" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_6 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_6" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_7 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_7" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_8 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_8" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_9 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_9" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_10 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_10" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_11 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_11" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_12 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_12" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_13 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_13" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_14 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_14" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_15 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_15" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_16 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_16" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_17 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_17" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_18 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_18" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_19 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_19" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_20 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_20" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_21 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_21" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_22 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_22" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_23 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_23" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_24 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_24" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_25 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_25" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_26 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_26" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_27 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_27" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_28 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_28" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_29 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_29" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_30 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_30" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_31 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_32 " "Info:    6.497 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_dq_32" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.500 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_top_ddr2_ck_p\[0\]_mimic_launch_clock " "Info:    6.500 application_selector_instance\|ddr2_sdram\|application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_top_ddr2_ck_p\[0\]_mimic_launch_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   10.000 application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  16.666 application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   16.666 application_selector_instance\|pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       RX_CLK " "Info:    8.000       RX_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          tck " "Info:  100.000          tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 top_clkin_50 " "Info:   20.000 top_clkin_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 top_clkin_125 " "Info:    8.000 top_clkin_125" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       TX_CLK " "Info:    8.000       TX_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[0\] (placed in counter C1 of PLL_4) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[2\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_4) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[4\] (placed in counter C4 of PLL_4) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|clk\[4\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_kkl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_kkl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_kkl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24839 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_3) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[1\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 22502 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_3) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[2\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 22502 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[3\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 22502 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|clk\[4\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_5kl3.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_5kl3.tdf" 53 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_5kl3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 22502 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 27840 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 31 2 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_pll:pll|altpllapplication_selector_pll:the_pll|altpll:altpll_component|altpll_61d2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 27840 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_clkin_125~input (placed in PIN A14 (CLK10, DIFFCLK_4n)) " "Info: Automatically promoted node top_clkin_125~input (placed in PIN A14 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 169 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_clkin_125~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 87818 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_HSMB_TX_CLK~input (placed in PIN Y28 (CLK7, DIFFCLK_3n)) " "Info: Automatically promoted node top_HSMB_TX_CLK~input (placed in PIN Y28 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 166 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_HSMB_TX_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 87817 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_HSMB_RX_CLK~input (placed in PIN J27 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node top_HSMB_RX_CLK~input (placed in PIN J27 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 160 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_HSMB_RX_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 87821 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34350 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|IOO0O1  " "Info: Automatically promoted node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|IOO0O1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|IOO0O1~0 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_clkgen:sls_sdhc_clkgen\|IOO0O1~0" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 19 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_clkgen:sls_sdhc_clkgen|IOO0O1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 38504 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|I1IIO1 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|I1IIO1" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 155 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|I1IIO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 12593 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|Selector2~0 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|Selector2~0" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 162 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 39223 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|IIIIO1 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|IIIIO1" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 154 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|IIIIO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 12590 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|IlIIO1 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|IlIIO1" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 154 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|IlIIO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 12591 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|always8~0 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|always8~0" {  } { { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|always8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 39347 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|Selector20~0 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|Selector20~0" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 177 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|Selector20~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 39402 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|Selector20~1 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_data:sls_sdhc_data\|Selector20~1" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 177 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_data:sls_sdhc_data|Selector20~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 39403 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_cmd:sls_sdhc_cmd\|IlOl01 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_cmd:sls_sdhc_cmd\|IlOl01" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 25 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_cmd:sls_sdhc_cmd|IlOl01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 13006 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_cmd:sls_sdhc_cmd\|IOO101 " "Info: Destination node application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|sls_sdhc_cmd:sls_sdhc_cmd\|IOO101" {  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 25 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_cmd:sls_sdhc_cmd|IOO101 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 12988 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "application_selector/synthesis/submodules/sls_sdhc_top.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/sls_sdhc_top.v" 19 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|sls_sdhc_top:sls_sdhc|sls_sdhc_cntrl:sls_sdhc_cntrl|sls_sdhc_clkgen:sls_sdhc_clkgen|IOO0O1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 12716 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Info: Destination node application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 39540 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24885 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|scan_clk  " "Info: Automatically promoted node application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|scan_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0 " "Info: Destination node application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|scan_clk~0" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|scan_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 39556 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 1219 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|scan_clk" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|scan_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 22548 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info: Automatically promoted node application_selector:application_selector_instance\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|cs_n_to_the_max2en_reg " "Info: Destination node application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|cs_n_to_the_max2en_reg" {  } { { "application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" 138 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0|cs_n_to_the_max2en_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 7028 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|select_n_to_the_ext_flashen_reg " "Info: Destination node application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|select_n_to_the_ext_flashen_reg" {  } { { "application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" 88 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0|select_n_to_the_ext_flashen_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 7026 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|read_n_to_the_ext_flashen_reg " "Info: Destination node application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|read_n_to_the_ext_flashen_reg" {  } { { "application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" 63 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0|read_n_to_the_ext_flashen_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 7025 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|write_n_to_the_ext_flashen_reg " "Info: Destination node application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|write_n_to_the_ext_flashen_reg" {  } { { "application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" 193 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0|write_n_to_the_ext_flashen_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 7030 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|flash_tristate_bridge_addressen_reg " "Info: Destination node application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|flash_tristate_bridge_addressen_reg" {  } { { "application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" 218 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0|flash_tristate_bridge_addressen_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 7031 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|oe_n_to_the_max2en_reg " "Info: Destination node application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|oe_n_to_the_max2en_reg" {  } { { "application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" 113 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0|oe_n_to_the_max2en_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 7027 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|we_n_to_the_max2en_reg " "Info: Destination node application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|we_n_to_the_max2en_reg" {  } { { "application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" 243 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0|we_n_to_the_max2en_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 7032 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|grant_reg~0 " "Info: Destination node application_selector:application_selector_instance\|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0\|grant_reg~0" {  } { { "application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_flash_tristate_bridge_bridge_0.sv" 52 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_flash_tristate_bridge_bridge_0:flash_tristate_bridge_bridge_0|grant_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 40523 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_cpu:cpu\|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci\|application_selector_cpu_nios2_oci_debug:the_application_selector_cpu_nios2_oci_debug\|jtag_break~1 " "Info: Destination node application_selector:application_selector_instance\|application_selector_cpu:cpu\|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci\|application_selector_cpu_nios2_oci_debug:the_application_selector_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "application_selector/synthesis/submodules/application_selector_cpu.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_cpu.v" 587 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_debug:the_application_selector_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 43565 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "application_selector:application_selector_instance\|application_selector_cpu:cpu\|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci\|application_selector_cpu_nios2_oci_debug:the_application_selector_cpu_nios2_oci_debug\|resetlatch~0 " "Info: Destination node application_selector:application_selector_instance\|application_selector_cpu:cpu\|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci\|application_selector_cpu_nios2_oci_debug:the_application_selector_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "application_selector/synthesis/submodules/application_selector_cpu.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_cpu.v" 570 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_cpu:cpu|application_selector_cpu_nios2_oci:the_application_selector_cpu_nios2_oci|application_selector_cpu_nios2_oci_debug:the_application_selector_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 50446 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "application_selector/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 28840 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "application_selector:application_selector_instance\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info: Automatically promoted node application_selector:application_selector_instance\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "application_selector/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 28828 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Info: Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X47_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X47_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33489 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X47_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X47_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33491 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X47_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X47_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33487 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X47_Y73_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X47_Y73_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24065 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[0\] PIN A12 " "Info: Node \"top_ddr2top_dq\[0\]\" is constrained to location PIN A12 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[0\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1675 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X52_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33483 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X52_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33485 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X52_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33481 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X52_Y73_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X52_Y73_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24064 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[1\] PIN C14 " "Info: Node \"top_ddr2top_dq\[1\]\" is constrained to location PIN C14 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[1\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1676 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X42_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X42_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33477 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X42_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X42_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33479 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X42_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X42_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33475 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X42_Y73_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X42_Y73_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24063 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[2\] PIN A11 " "Info: Node \"top_ddr2top_dq\[2\]\" is constrained to location PIN A11 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[2\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1677 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X54_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X54_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33471 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X54_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X54_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33473 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X54_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X54_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33469 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X54_Y73_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X54_Y73_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24062 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[3\] PIN C13 " "Info: Node \"top_ddr2top_dq\[3\]\" is constrained to location PIN C13 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[3\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1678 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X58_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33465 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X58_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33467 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X58_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33463 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X58_Y73_N22 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X58_Y73_N22 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24061 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[4\] PIN D15 " "Info: Node \"top_ddr2top_dq\[4\]\" is constrained to location PIN D15 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[4\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1679 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X52_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X52_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33459 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X52_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X52_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33461 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X52_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X52_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33457 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X52_Y73_N15 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X52_Y73_N15 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24060 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[5\] PIN C12 " "Info: Node \"top_ddr2top_dq\[5\]\" is constrained to location PIN C12 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[5\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1680 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X45_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X45_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33453 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X45_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X45_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33455 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X45_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X45_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33451 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X45_Y73_N8 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X45_Y73_N8 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24059 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[6\] PIN E14 " "Info: Node \"top_ddr2top_dq\[6\]\" is constrained to location PIN E14 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[6\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1681 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X54_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X54_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33447 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X54_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X54_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33449 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X54_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X54_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33445 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X54_Y73_N8 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X54_Y73_N8 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24058 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[7\] PIN D13 " "Info: Node \"top_ddr2top_dq\[7\]\" is constrained to location PIN D13 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[7\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1682 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X29_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X29_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33441 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X29_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X29_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33443 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X29_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X29_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33439 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X29_Y73_N8 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X29_Y73_N8 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24057 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[8\] PIN B7 " "Info: Node \"top_ddr2top_dq\[8\]\" is constrained to location PIN B7 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[8\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1683 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X23_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X23_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33435 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X23_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X23_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33437 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X23_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X23_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33433 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X23_Y73_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X23_Y73_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24056 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[9\] PIN C11 " "Info: Node \"top_ddr2top_dq\[9\]\" is constrained to location PIN C11 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[9\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1684 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X29_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X29_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33429 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X29_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X29_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33431 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X29_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X29_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33427 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X29_Y73_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X29_Y73_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24055 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[10\] PIN A7 " "Info: Node \"top_ddr2top_dq\[10\]\" is constrained to location PIN A7 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[10\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1685 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X35_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X35_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33423 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X35_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X35_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33425 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X35_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X35_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33421 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X35_Y73_N15 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X35_Y73_N15 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24054 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[11\] PIN C10 " "Info: Node \"top_ddr2top_dq\[11\]\" is constrained to location PIN C10 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[11\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1686 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X31_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X31_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33417 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X31_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X31_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33419 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X31_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X31_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33415 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X31_Y73_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X31_Y73_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24053 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[12\] PIN E11 " "Info: Node \"top_ddr2top_dq\[12\]\" is constrained to location PIN E11 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[12\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1687 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X27_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X27_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33411 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X27_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X27_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33413 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X27_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X27_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33409 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X27_Y73_N22 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X27_Y73_N22 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24052 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[13\] PIN B6 " "Info: Node \"top_ddr2top_dq\[13\]\" is constrained to location PIN B6 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[13\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1688 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X38_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X38_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33405 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X38_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X38_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33407 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X38_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X38_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33403 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X38_Y73_N22 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X38_Y73_N22 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24051 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[14\] PIN H13 " "Info: Node \"top_ddr2top_dq\[14\]\" is constrained to location PIN H13 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[14\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1689 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X35_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X35_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33399 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X35_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X35_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33401 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X35_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X35_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33397 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X35_Y73_N22 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X35_Y73_N22 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_1_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24050 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2top_dq\[15\] PIN D10 " "Info: Node \"top_ddr2top_dq\[15\]\" is constrained to location PIN D10 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2top_dq[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[15\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 144 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2top_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1690 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X79_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26746 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X79_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26747 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X79_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26748 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf IOIBUF_X79_Y0_N8 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X79_Y0_N8 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[0\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26889 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[0\] PIN AG22 " "Info: Node \"top_ddr2bot_dq\[0\]\" is constrained to location PIN AG22 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[0\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1640 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34081 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34083 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34085 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf IOIBUF_X74_Y0_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X74_Y0_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[1\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26888 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[1\] PIN AH21 " "Info: Node \"top_ddr2bot_dq\[1\]\" is constrained to location PIN AH21 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[1\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1641 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X79_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34075 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X79_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34077 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X79_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X79_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34079 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf IOIBUF_X79_Y0_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X79_Y0_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[2\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26887 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[2\] PIN AH22 " "Info: Node \"top_ddr2bot_dq\[2\]\" is constrained to location PIN AH22 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[2\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1642 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34069 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34071 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34073 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf IOIBUF_X74_Y0_N8 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X74_Y0_N8 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[3\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26886 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[3\] PIN AG21 " "Info: Node \"top_ddr2bot_dq\[3\]\" is constrained to location PIN AG21 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[3\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1643 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34063 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34065 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X74_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X74_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34067 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf IOIBUF_X74_Y0_N15 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X74_Y0_N15 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[4\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26885 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[4\] PIN AD17 " "Info: Node \"top_ddr2bot_dq\[4\]\" is constrained to location PIN AD17 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[4\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1644 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X81_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X81_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34057 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X81_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X81_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34059 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X81_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X81_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34061 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf IOIBUF_X81_Y0_N15 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X81_Y0_N15 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[5\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26884 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[5\] PIN AH23 " "Info: Node \"top_ddr2bot_dq\[5\]\" is constrained to location PIN AH23 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[5\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1645 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X83_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34051 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X83_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34053 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X83_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34055 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf IOIBUF_X83_Y0_N22 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X83_Y0_N22 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[6\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26883 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[6\] PIN AE19 " "Info: Node \"top_ddr2bot_dq\[6\]\" is constrained to location PIN AE19 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[6\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1646 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X83_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34045 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X83_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34047 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X83_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X83_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34049 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf IOIBUF_X83_Y0_N8 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[0\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X83_Y0_N8 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[7\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26882 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[7\] PIN AF24 " "Info: Node \"top_ddr2bot_dq\[7\]\" is constrained to location PIN AF24 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[7\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1647 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X69_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34041 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X69_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34043 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X69_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[0\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34039 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf IOIBUF_X69_Y0_N8 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[0\].dq_ibuf\" is constrained to location IOIBUF_X69_Y0_N8 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[8\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26881 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[8\] PIN AG18 " "Info: Node \"top_ddr2bot_dq\[8\]\" is constrained to location PIN AG18 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[8\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1648 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X62_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34035 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X62_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34037 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X62_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[1\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34033 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf IOIBUF_X62_Y0_N22 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[1\].dq_ibuf\" is constrained to location IOIBUF_X62_Y0_N22 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[9\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26880 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[9\] PIN AG17 " "Info: Node \"top_ddr2bot_dq\[9\]\" is constrained to location PIN AG17 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[9\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1649 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X69_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34029 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X69_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34031 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X69_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[2\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X69_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34027 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf IOIBUF_X69_Y0_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[2\].dq_ibuf\" is constrained to location IOIBUF_X69_Y0_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[10\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26879 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[10\] PIN AH18 " "Info: Node \"top_ddr2bot_dq\[10\]\" is constrained to location PIN AH18 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[10\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1650 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X62_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34023 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X62_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34025 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X62_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[3\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X62_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34021 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf IOIBUF_X62_Y0_N15 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[3\].dq_ibuf\" is constrained to location IOIBUF_X62_Y0_N15 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[11\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26878 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[11\] PIN AH17 " "Info: Node \"top_ddr2bot_dq\[11\]\" is constrained to location PIN AH17 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[11\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1651 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X60_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X60_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34017 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X60_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X60_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34019 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X60_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[4\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X60_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34015 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf IOIBUF_X60_Y0_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[4\].dq_ibuf\" is constrained to location IOIBUF_X60_Y0_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[12\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26877 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[12\] PIN AF15 " "Info: Node \"top_ddr2bot_dq\[12\]\" is constrained to location PIN AF15 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[12\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1652 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X67_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X67_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34011 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X67_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X67_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34013 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X67_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[5\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X67_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34009 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf IOIBUF_X67_Y0_N8 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[5\].dq_ibuf\" is constrained to location IOIBUF_X67_Y0_N8 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[13\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26876 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[13\] PIN AE17 " "Info: Node \"top_ddr2bot_dq\[13\]\" is constrained to location PIN AE17 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[13\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1653 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X65_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34005 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X65_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34007 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X65_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[6\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34003 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf IOIBUF_X65_Y0_N15 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[6\].dq_ibuf\" is constrained to location IOIBUF_X65_Y0_N15 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[14\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26875 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[14\] PIN AF16 " "Info: Node \"top_ddr2bot_dq\[14\]\" is constrained to location PIN AF16 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[14\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1654 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\] LAB_X65_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 34 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33999 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\] LAB_X65_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 35 15 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_latch_l[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 34001 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\] LAB_X65_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[1\].dq\[7\].dqi\|ddio_in_0fd:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X65_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_in_0fd.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_in_0fd.tdf" 33 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33997 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf IOIBUF_X65_Y0_N1 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dqs_group\[1\].dq\[7\].dq_ibuf\" is constrained to location IOIBUF_X65_Y0_N1 to improve DDIO timing" {  } { { "application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_ddr2_sdram_phy_alt_mem_phy.v" 2785 -1 0 } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio\|dq_datain\[15\]" } } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_dp_io:dpio|dq_datain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 26874 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2bot_dq\[15\] PIN AB16 " "Info: Node \"top_ddr2bot_dq\[15\]\" is constrained to location PIN AB16 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2bot_dq[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[15\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 133 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2bot_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1655 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|input_cell_h\[0\] LAB_X49_Y1_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X49_Y1_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_e4h.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_bidir_e4h.tdf" 41 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram:ddr2_sdram|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 24823 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2_ck_p\[0\]~input IOIBUF_X49_Y0_N22 " "Info: Node \"top_ddr2_ck_p\[0\]~input\" is constrained to location IOIBUF_X49_Y0_N22 to improve DDIO timing" {  } { { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 126 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 87777 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2_ck_p\[0\] PIN AE14 " "Info: Node \"top_ddr2_ck_p\[0\]\" is constrained to location PIN AE14 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_p[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[0\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 126 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1621 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|input_cell_h\[0\] LAB_X25_Y72_N0 " "Info: Node \"application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_e4h:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X25_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_bidir_e4h.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/ddio_bidir_e4h.tdf" 41 14 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { application_selector:application_selector_instance|application_selector_ddr2_sdram_1:ddr2_sdram_1|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_e4h:auto_generated|input_cell_h[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 33135 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2_ck_p\[1\]~input IOIBUF_X25_Y73_N22 " "Info: Node \"top_ddr2_ck_p\[1\]~input\" is constrained to location IOIBUF_X25_Y73_N22 to improve DDIO timing" {  } { { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 126 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[1]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 87778 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "top_ddr2_ck_p\[1\] PIN H12 " "Info: Node \"top_ddr2_ck_p\[1\]\" is constrained to location PIN H12 to improve DDIO timing" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_p[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[1\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 126 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1622 5573 6591 0}  }  } }  } 0 0 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "" 0 -1}  } {  } 0 0 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "333 EC " "Extra Info: Packed 333 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info: Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4 I/O Input Buffer " "Extra Info: Packed 4 registers into blocks of type I/O Input Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Output Buffer " "Extra Info: Packed 32 registers into blocks of type I/O Output Buffer" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Extra Info: Created 32 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFCUDA_DQ_PLACEMENT_OP_INFO" "" "Info: altmemphy pin placement was successful" {  } {  } 0 0 "altmemphy pin placement was successful" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1 clk\[0\] top_HSMB_LCD_NCLK~output " "Warning: PLL \"application_selector:application_selector_instance\|application_selector_pll:pll\|altpllapplication_selector_pll:the_pll\|altpll:altpll_component\|altpll_61d2:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"top_HSMB_LCD_NCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_61d2.tdf" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/db/altpll_61d2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "application_selector/synthesis/submodules/altpllapplication_selector_pll.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/altpllapplication_selector_pll.v" 94 0 0 } } { "application_selector/synthesis/submodules/application_selector_pll.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/submodules/application_selector_pll.v" 140 0 0 } } { "application_selector/synthesis/application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/application_selector/synthesis/application_selector.v" 3115 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 393 0 0 } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 109 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller_004\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|sld_hub:auto_hub\|clr_reg " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|sld_hub:auto_hub\|clr_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_pll:pll\|not_areset " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_pll:pll\|not_areset" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|I0OOO1 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|I0OOO1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|reset_phy_clk_1x_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller_005\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller_005\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|locked " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_kkl3:auto_generated\|locked" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_lcd_sgdma:lcd_sgdma\|reset_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_lcd_sgdma:lcd_sgdma\|reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_sgdma_tx:sgdma_tx\|reset_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_sgdma_tx:sgdma_tx\|reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_sgdma_rx:sgdma_rx\|reset_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_sgdma_rx:sgdma_rx\|reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller\|merged_reset~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|altera_reset_controller:rst_controller\|merged_reset~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|global_pre_clear " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|global_pre_clear" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|global_pre_clear " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|global_pre_clear" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|top_reset_n~input " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|top_reset_n~input" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|comb~2 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|comb~2" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|comb~6 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|sls_sdhc_top:sls_sdhc\|sls_sdhc_cntrl:sls_sdhc_cntrl\|comb~6" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|clk_div_reset_ams_n_r " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|clk_div_reset_ams_n_r" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_ams_n_r" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|clk_div_reset_ams_n_r " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|clk_div_reset_ams_n_r" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|phy_internal_reset_n" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_n~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_n~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_n~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|pll_reconfig_reset_n~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe\|ams_pipe\[3\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe\|ams_pipe\[3\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\|ams_pipe\[3\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\|ams_pipe\[3\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|locked " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_5kl3:auto_generated\|locked" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|comb~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|comb~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|comb~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|comb~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:resync_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:resync_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|resetn_ff_rx_clk~0 " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_tse_mac:tse_mac\|altera_tse_mac:altera_tse_mac_inst\|altera_tse_top_gen_host:top_gen_host_inst\|resetn_ff_rx_clk~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:measure_clk_pipe\|ams_pipe\[1\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_clk_reset:clk\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_reset_pipe:measure_clk_pipe\|ams_pipe\[1\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|application_selector_ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram:ddr2_sdram\|application_selector_ddr2_sdram_controller_phy:application_selector_ddr2_sdram_controller_phy_inst\|application_selector_ddr2_sdram_phy:application_selector_ddr2_sdram_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy:application_selector_ddr2_sdram_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|application_selector_ddr2_sdram_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|application_selector:application_selector_instance\|application_selector_ddr2_sdram_1:ddr2_sdram_1\|application_selector_ddr2_sdram_1_controller_phy:application_selector_ddr2_sdram_1_controller_phy_inst\|application_selector_ddr2_sdram_1_phy:application_selector_ddr2_sdram_1_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy:application_selector_ddr2_sdram_1_phy_alt_mem_phy_inst\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|application_selector_ddr2_sdram_1_phy_alt_mem_phy_seq:seq_inst\|seq_mem_clk_disable" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|cycloneIII_3c120_niosII_application_selector\|sld_hub:auto_hub\|virtual_ir_scan_reg " "Info: Asynchronous signal \|cycloneIII_3c120_niosII_application_selector\|sld_hub:auto_hub\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Info: Signal not critical. No action is required" {  } {  } 0 0 "Signal not critical. No action is required" 0 0 "" 0 -1}  } {  } 0 0 "Asynchronous signal %1!s!" 0 0 "" 0 -1} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "50 0 " "Info: Found 50 asynchronous signals of which 0 will be pipelined" {  } {  } 0 0 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1}  } {  } 0 0 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:29 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:29" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning: Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ddr2bot_active " "Warning: Ignored I/O standard assignment to node \"ddr2bot_active\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2bot_active" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "ddr2top_active " "Warning: Ignored I/O standard assignment to node \"ddr2top_active\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2top_active" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "enet_led_link1000 " "Warning: Ignored I/O standard assignment to node \"enet_led_link1000\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_led_link1000" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "max2_clk " "Warning: Ignored I/O standard assignment to node \"max2_clk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max2_clk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_rdn_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk0~_rdn_pad\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rdn_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk0~_rup_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk0~_rup_pad\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk1~_rdn_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk1~_rdn_pad\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk1~_rdn_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "termination_blk1~_rup_pad " "Warning: Ignored I/O standard assignment to node \"termination_blk1~_rup_pad\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk1~_rup_pad" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_clk " "Warning: Ignored I/O standard assignment to node \"top_clk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_clkin_sma " "Warning: Ignored I/O standard assignment to node \"top_clkin_sma\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clkin_sma" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_clkout_sma " "Warning: Ignored I/O standard assignment to node \"top_clkout_sma\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clkout_sma" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_enet_rx_clk " "Warning: Ignored I/O standard assignment to node \"top_enet_rx_clk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rx_clk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_flash_rdybsyn " "Warning: Ignored I/O standard assignment to node \"top_flash_rdybsyn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_flash_rdybsyn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsma_clk_in0 " "Warning: Ignored I/O standard assignment to node \"top_hsma_clk_in0\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsma_rx_d_p " "Warning: Ignored I/O standard assignment to node \"top_hsma_rx_d_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsma_tx_d_p " "Warning: Ignored I/O standard assignment to node \"top_hsma_tx_d_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_clk_in0 " "Warning: Ignored I/O standard assignment to node \"top_hsmb_clk_in0\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in0" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_clk_in_p " "Warning: Ignored I/O standard assignment to node \"top_hsmb_clk_in_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_clk_out_p " "Warning: Ignored I/O standard assignment to node \"top_hsmb_clk_out_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_rx_d_p " "Warning: Ignored I/O standard assignment to node \"top_hsmb_rx_d_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_hsmb_tx_d_p " "Warning: Ignored I/O standard assignment to node \"top_hsmb_tx_d_p\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_out_port_from_the_led_pio " "Warning: Ignored I/O standard assignment to node \"top_out_port_from_the_led_pio\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_a " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_a\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_a" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_b " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_b\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_b" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_c " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_c\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_c" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_d " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_d\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_d" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_dp " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_dp\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_dp" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_e " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_e\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_e" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_f " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_f\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_f" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_g " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_g\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_g" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_minus " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_minus\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_minus" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_seven_seg_sel " "Warning: Ignored I/O standard assignment to node \"top_seven_seg_sel\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_speaker_out " "Warning: Ignored I/O standard assignment to node \"top_speaker_out\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_speaker_out" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_advn " "Warning: Ignored I/O standard assignment to node \"top_sram_advn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_advn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_ben " "Warning: Ignored I/O standard assignment to node \"top_sram_ben\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_clk " "Warning: Ignored I/O standard assignment to node \"top_sram_clk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_clk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_csn " "Warning: Ignored I/O standard assignment to node \"top_sram_csn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_csn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_oen " "Warning: Ignored I/O standard assignment to node \"top_sram_oen\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_oen" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_psn " "Warning: Ignored I/O standard assignment to node \"top_sram_psn\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_psn" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_wait " "Warning: Ignored I/O standard assignment to node \"top_sram_wait\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wait" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_sram_wen " "Warning: Ignored I/O standard assignment to node \"top_sram_wen\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wen" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_usb_ifclk " "Warning: Ignored I/O standard assignment to node \"top_usb_ifclk\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_ifclk" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_user_dipsw " "Warning: Ignored I/O standard assignment to node \"top_user_dipsw\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_user_led " "Warning: Ignored I/O standard assignment to node \"top_user_led\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "top_user_pb " "Warning: Ignored I/O standard assignment to node \"top_user_pb\"" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb" } } } }  } 0 0 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr2bot_active " "Warning: Node \"ddr2bot_active\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2bot_active" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ddr2top_active " "Warning: Node \"ddr2top_active\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ddr2top_active" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "enet_led_link1000 " "Warning: Node \"enet_led_link1000\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "enet_led_link1000" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "max2_clk " "Warning: Node \"max2_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max2_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rdn_pad " "Warning: Node \"termination_blk0~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk0~_rup_pad " "Warning: Node \"termination_blk0~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk0~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk1~_rdn_pad " "Warning: Node \"termination_blk1~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk1~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk1~_rup_pad " "Warning: Node \"termination_blk1~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk1~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk2~_rdn_pad " "Warning: Node \"termination_blk2~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk2~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk2~_rup_pad " "Warning: Node \"termination_blk2~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk2~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk3~_rdn_pad " "Warning: Node \"termination_blk3~_rdn_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk3~_rdn_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "termination_blk3~_rup_pad " "Warning: Node \"termination_blk3~_rup_pad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "termination_blk3~_rup_pad" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_BUSY " "Warning: Node \"top_HSMA_ADC_BUSY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_BUSY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_CS_N " "Warning: Node \"top_HSMA_ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_DCLK " "Warning: Node \"top_HSMA_ADC_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_DCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_DIN " "Warning: Node \"top_HSMA_ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_DIN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_DOUT " "Warning: Node \"top_HSMA_ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_DOUT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ADC_PENIRQ_N " "Warning: Node \"top_HSMA_ADC_PENIRQ_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ADC_PENIRQ_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_ADCDAT " "Warning: Node \"top_HSMA_AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_ADCLRCK " "Warning: Node \"top_HSMA_AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_BCLK " "Warning: Node \"top_HSMA_AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_DACDAT " "Warning: Node \"top_HSMA_AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_DACLRCK " "Warning: Node \"top_HSMA_AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_AUD_XCK " "Warning: Node \"top_HSMA_AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_DEN " "Warning: Node \"top_HSMA_DEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_DEN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ETH_RESET_N " "Warning: Node \"top_HSMA_ETH_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ETH_RESET_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_GREST " "Warning: Node \"top_HSMA_GREST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_GREST" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_HSYNC " "Warning: Node \"top_HSMA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_HSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_I2C_SCLK " "Warning: Node \"top_HSMA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_I2C_SDAT " "Warning: Node \"top_HSMA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ID_I2CDAT " "Warning: Node \"top_HSMA_ID_I2CDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ID_I2CDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_ID_I2CSCL " "Warning: Node \"top_HSMA_ID_I2CSCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_ID_I2CSCL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[0\] " "Warning: Node \"top_HSMA_LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[1\] " "Warning: Node \"top_HSMA_LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[2\] " "Warning: Node \"top_HSMA_LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[3\] " "Warning: Node \"top_HSMA_LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[4\] " "Warning: Node \"top_HSMA_LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[5\] " "Warning: Node \"top_HSMA_LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[6\] " "Warning: Node \"top_HSMA_LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_DATA\[7\] " "Warning: Node \"top_HSMA_LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_LCD_NCLK " "Warning: Node \"top_HSMA_LCD_NCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_LCD_NCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_MDC " "Warning: Node \"top_HSMA_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_MDC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_MDIO " "Warning: Node \"top_HSMA_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_MDIO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_PS2_CLK " "Warning: Node \"top_HSMA_PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_PS2_DAT " "Warning: Node \"top_HSMA_PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_CLK " "Warning: Node \"top_HSMA_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_COL " "Warning: Node \"top_HSMA_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_COL" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_CRS " "Warning: Node \"top_HSMA_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_CRS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_DV " "Warning: Node \"top_HSMA_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_DV" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_D\[0\] " "Warning: Node \"top_HSMA_RX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_D\[1\] " "Warning: Node \"top_HSMA_RX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_D\[2\] " "Warning: Node \"top_HSMA_RX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_D\[3\] " "Warning: Node \"top_HSMA_RX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_RX_ERR " "Warning: Node \"top_HSMA_RX_ERR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_RX_ERR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SCEN " "Warning: Node \"top_HSMA_SCEN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SCEN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SDAT " "Warning: Node \"top_HSMA_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_CLK " "Warning: Node \"top_HSMA_SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_CMD " "Warning: Node \"top_HSMA_SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_DAT0 " "Warning: Node \"top_HSMA_SD_DAT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_DAT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_DAT1 " "Warning: Node \"top_HSMA_SD_DAT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_DAT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_DAT2 " "Warning: Node \"top_HSMA_SD_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_DAT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_SD_DAT3 " "Warning: Node \"top_HSMA_SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_27MHZ " "Warning: Node \"top_HSMA_TD_27MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_27MHZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[0\] " "Warning: Node \"top_HSMA_TD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[1\] " "Warning: Node \"top_HSMA_TD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[2\] " "Warning: Node \"top_HSMA_TD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[3\] " "Warning: Node \"top_HSMA_TD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[4\] " "Warning: Node \"top_HSMA_TD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[5\] " "Warning: Node \"top_HSMA_TD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[6\] " "Warning: Node \"top_HSMA_TD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_D\[7\] " "Warning: Node \"top_HSMA_TD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_HS " "Warning: Node \"top_HSMA_TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_RESET " "Warning: Node \"top_HSMA_TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TD_VS " "Warning: Node \"top_HSMA_TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_CLK " "Warning: Node \"top_HSMA_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_D\[0\] " "Warning: Node \"top_HSMA_TX_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_D\[1\] " "Warning: Node \"top_HSMA_TX_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_D\[2\] " "Warning: Node \"top_HSMA_TX_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_D\[3\] " "Warning: Node \"top_HSMA_TX_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_TX_EN " "Warning: Node \"top_HSMA_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_TX_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_UART_RXD " "Warning: Node \"top_HSMA_UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_UART_TXD " "Warning: Node \"top_HSMA_UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_BLANK " "Warning: Node \"top_HSMA_VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_CLOCK " "Warning: Node \"top_HSMA_VGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[0\] " "Warning: Node \"top_HSMA_VGA_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[1\] " "Warning: Node \"top_HSMA_VGA_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[2\] " "Warning: Node \"top_HSMA_VGA_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[3\] " "Warning: Node \"top_HSMA_VGA_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[4\] " "Warning: Node \"top_HSMA_VGA_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[5\] " "Warning: Node \"top_HSMA_VGA_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[6\] " "Warning: Node \"top_HSMA_VGA_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[7\] " "Warning: Node \"top_HSMA_VGA_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[8\] " "Warning: Node \"top_HSMA_VGA_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_DATA\[9\] " "Warning: Node \"top_HSMA_VGA_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_HS " "Warning: Node \"top_HSMA_VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_SYNC " "Warning: Node \"top_HSMA_VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VGA_VS " "Warning: Node \"top_HSMA_VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMA_VSYNC " "Warning: Node \"top_HSMA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMA_VSYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_ADC_BUSY " "Warning: Node \"top_HSMB_ADC_BUSY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_ADC_BUSY" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_ADCDAT " "Warning: Node \"top_HSMB_AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_ADCLRCK " "Warning: Node \"top_HSMB_AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_BCLK " "Warning: Node \"top_HSMB_AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_DACDAT " "Warning: Node \"top_HSMB_AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_DACLRCK " "Warning: Node \"top_HSMB_AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_AUD_XCK " "Warning: Node \"top_HSMB_AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_GREST " "Warning: Node \"top_HSMB_GREST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_GREST" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_I2C_SCLK " "Warning: Node \"top_HSMB_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_I2C_SDAT " "Warning: Node \"top_HSMB_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_PS2_CLK " "Warning: Node \"top_HSMB_PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_PS2_DAT " "Warning: Node \"top_HSMB_PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_27MHZ " "Warning: Node \"top_HSMB_TD_27MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_27MHZ" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[0\] " "Warning: Node \"top_HSMB_TD_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[1\] " "Warning: Node \"top_HSMB_TD_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[2\] " "Warning: Node \"top_HSMB_TD_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[3\] " "Warning: Node \"top_HSMB_TD_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[4\] " "Warning: Node \"top_HSMB_TD_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[5\] " "Warning: Node \"top_HSMB_TD_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[6\] " "Warning: Node \"top_HSMB_TD_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_D\[7\] " "Warning: Node \"top_HSMB_TD_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_HS " "Warning: Node \"top_HSMB_TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_RESET " "Warning: Node \"top_HSMB_TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_TD_VS " "Warning: Node \"top_HSMB_TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_BLANK " "Warning: Node \"top_HSMB_VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_CLOCK " "Warning: Node \"top_HSMB_VGA_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[0\] " "Warning: Node \"top_HSMB_VGA_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[1\] " "Warning: Node \"top_HSMB_VGA_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[2\] " "Warning: Node \"top_HSMB_VGA_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[3\] " "Warning: Node \"top_HSMB_VGA_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[4\] " "Warning: Node \"top_HSMB_VGA_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[5\] " "Warning: Node \"top_HSMB_VGA_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[6\] " "Warning: Node \"top_HSMB_VGA_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[7\] " "Warning: Node \"top_HSMB_VGA_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[8\] " "Warning: Node \"top_HSMB_VGA_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_DATA\[9\] " "Warning: Node \"top_HSMB_VGA_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_HS " "Warning: Node \"top_HSMB_VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_SYNC " "Warning: Node \"top_HSMB_VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_HSMB_VGA_VS " "Warning: Node \"top_HSMB_VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_HSMB_VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_clk " "Warning: Node \"top_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_clkin_sma " "Warning: Node \"top_clkin_sma\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clkin_sma" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_clkout_sma " "Warning: Node \"top_clkout_sma\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_clkout_sma" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2_ck_n\[2\] " "Warning: Node \"top_ddr2_ck_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2_ck_p\[2\] " "Warning: Node \"top_ddr2_ck_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_a " "Warning: Node \"top_ddr2bot_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_a" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_a\[13\] " "Warning: Node \"top_ddr2bot_a\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_a\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_a\[14\] " "Warning: Node \"top_ddr2bot_a\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_a\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_a\[15\] " "Warning: Node \"top_ddr2bot_a\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_a\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_ba " "Warning: Node \"top_ddr2bot_ba\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_ba" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_ba\[2\] " "Warning: Node \"top_ddr2bot_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_ba\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dm\[2\] " "Warning: Node \"top_ddr2bot_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dm\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dm\[3\] " "Warning: Node \"top_ddr2bot_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dm\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[16\] " "Warning: Node \"top_ddr2bot_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[17\] " "Warning: Node \"top_ddr2bot_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[18\] " "Warning: Node \"top_ddr2bot_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[19\] " "Warning: Node \"top_ddr2bot_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[20\] " "Warning: Node \"top_ddr2bot_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[21\] " "Warning: Node \"top_ddr2bot_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[22\] " "Warning: Node \"top_ddr2bot_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[23\] " "Warning: Node \"top_ddr2bot_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[24\] " "Warning: Node \"top_ddr2bot_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[25\] " "Warning: Node \"top_ddr2bot_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[26\] " "Warning: Node \"top_ddr2bot_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[27\] " "Warning: Node \"top_ddr2bot_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[28\] " "Warning: Node \"top_ddr2bot_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[29\] " "Warning: Node \"top_ddr2bot_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[30\] " "Warning: Node \"top_ddr2bot_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dq\[31\] " "Warning: Node \"top_ddr2bot_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dq\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dqs\[2\] " "Warning: Node \"top_ddr2bot_dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dqs\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2bot_dqs\[3\] " "Warning: Node \"top_ddr2bot_dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2bot_dqs\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a " "Warning: Node \"top_ddr2top_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[13\] " "Warning: Node \"top_ddr2top_a\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[14\] " "Warning: Node \"top_ddr2top_a\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_a\[15\] " "Warning: Node \"top_ddr2top_a\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_a\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_ba " "Warning: Node \"top_ddr2top_ba\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_ba" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_ba\[2\] " "Warning: Node \"top_ddr2top_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_ba\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dm\[2\] " "Warning: Node \"top_ddr2top_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dm\[3\] " "Warning: Node \"top_ddr2top_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dm\[4\] " "Warning: Node \"top_ddr2top_dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dm\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[16\] " "Warning: Node \"top_ddr2top_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[17\] " "Warning: Node \"top_ddr2top_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[18\] " "Warning: Node \"top_ddr2top_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[19\] " "Warning: Node \"top_ddr2top_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[20\] " "Warning: Node \"top_ddr2top_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[21\] " "Warning: Node \"top_ddr2top_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[22\] " "Warning: Node \"top_ddr2top_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[23\] " "Warning: Node \"top_ddr2top_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[24\] " "Warning: Node \"top_ddr2top_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[25\] " "Warning: Node \"top_ddr2top_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[26\] " "Warning: Node \"top_ddr2top_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[27\] " "Warning: Node \"top_ddr2top_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[28\] " "Warning: Node \"top_ddr2top_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[29\] " "Warning: Node \"top_ddr2top_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[30\] " "Warning: Node \"top_ddr2top_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[31\] " "Warning: Node \"top_ddr2top_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[32\] " "Warning: Node \"top_ddr2top_dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[33\] " "Warning: Node \"top_ddr2top_dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[34\] " "Warning: Node \"top_ddr2top_dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[35\] " "Warning: Node \"top_ddr2top_dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[36\] " "Warning: Node \"top_ddr2top_dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[36\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[37\] " "Warning: Node \"top_ddr2top_dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[37\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[38\] " "Warning: Node \"top_ddr2top_dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[38\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dq\[39\] " "Warning: Node \"top_ddr2top_dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dq\[39\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dqs\[2\] " "Warning: Node \"top_ddr2top_dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dqs\[3\] " "Warning: Node \"top_ddr2top_dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_ddr2top_dqs\[4\] " "Warning: Node \"top_ddr2top_dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2top_dqs\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_gtx_clk " "Warning: Node \"top_enet_gtx_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_gtx_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_mdc " "Warning: Node \"top_enet_mdc\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_mdc" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_mdio " "Warning: Node \"top_enet_mdio\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_mdio" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_resetn " "Warning: Node \"top_enet_resetn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_resetn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_rx_clk " "Warning: Node \"top_enet_rx_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rx_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_rx_dv " "Warning: Node \"top_enet_rx_dv\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rx_dv" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_rxd\[0\] " "Warning: Node \"top_enet_rxd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rxd\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_rxd\[1\] " "Warning: Node \"top_enet_rxd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rxd\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_rxd\[2\] " "Warning: Node \"top_enet_rxd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rxd\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_rxd\[3\] " "Warning: Node \"top_enet_rxd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_rxd\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_tx_en " "Warning: Node \"top_enet_tx_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_tx_en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_txd\[0\] " "Warning: Node \"top_enet_txd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_txd\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_txd\[1\] " "Warning: Node \"top_enet_txd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_txd\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_txd\[2\] " "Warning: Node \"top_enet_txd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_txd\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_enet_txd\[3\] " "Warning: Node \"top_enet_txd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_enet_txd\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_flash_rdybsyn " "Warning: Node \"top_flash_rdybsyn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_flash_rdybsyn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_fsa " "Warning: Node \"top_fsa\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_fsa" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_fsd " "Warning: Node \"top_fsd\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_fsd" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in0 " "Warning: Node \"top_hsma_clk_in0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in_n\[1\] " "Warning: Node \"top_hsma_clk_in_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in_n\[2\] " "Warning: Node \"top_hsma_clk_in_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in_p\[1\] " "Warning: Node \"top_hsma_clk_in_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_in_p\[2\] " "Warning: Node \"top_hsma_clk_in_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_in_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out0 " "Warning: Node \"top_hsma_clk_out0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out_n\[1\] " "Warning: Node \"top_hsma_clk_out_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out_n\[2\] " "Warning: Node \"top_hsma_clk_out_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out_p\[1\] " "Warning: Node \"top_hsma_clk_out_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_clk_out_p\[2\] " "Warning: Node \"top_hsma_clk_out_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_clk_out_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_d\[0\] " "Warning: Node \"top_hsma_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_d\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_d\[1\] " "Warning: Node \"top_hsma_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_d\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_d\[2\] " "Warning: Node \"top_hsma_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_d\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_d\[3\] " "Warning: Node \"top_hsma_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_d\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[0\] " "Warning: Node \"top_hsma_rx_d_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[10\] " "Warning: Node \"top_hsma_rx_d_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[11\] " "Warning: Node \"top_hsma_rx_d_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[12\] " "Warning: Node \"top_hsma_rx_d_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[13\] " "Warning: Node \"top_hsma_rx_d_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[14\] " "Warning: Node \"top_hsma_rx_d_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[15\] " "Warning: Node \"top_hsma_rx_d_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[16\] " "Warning: Node \"top_hsma_rx_d_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[1\] " "Warning: Node \"top_hsma_rx_d_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[2\] " "Warning: Node \"top_hsma_rx_d_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[3\] " "Warning: Node \"top_hsma_rx_d_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[4\] " "Warning: Node \"top_hsma_rx_d_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[5\] " "Warning: Node \"top_hsma_rx_d_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[6\] " "Warning: Node \"top_hsma_rx_d_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[7\] " "Warning: Node \"top_hsma_rx_d_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[8\] " "Warning: Node \"top_hsma_rx_d_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_n\[9\] " "Warning: Node \"top_hsma_rx_d_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_n\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[0\] " "Warning: Node \"top_hsma_rx_d_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[10\] " "Warning: Node \"top_hsma_rx_d_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[11\] " "Warning: Node \"top_hsma_rx_d_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[12\] " "Warning: Node \"top_hsma_rx_d_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[13\] " "Warning: Node \"top_hsma_rx_d_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[14\] " "Warning: Node \"top_hsma_rx_d_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[15\] " "Warning: Node \"top_hsma_rx_d_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[16\] " "Warning: Node \"top_hsma_rx_d_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[1\] " "Warning: Node \"top_hsma_rx_d_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[2\] " "Warning: Node \"top_hsma_rx_d_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[3\] " "Warning: Node \"top_hsma_rx_d_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[4\] " "Warning: Node \"top_hsma_rx_d_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[5\] " "Warning: Node \"top_hsma_rx_d_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[6\] " "Warning: Node \"top_hsma_rx_d_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[7\] " "Warning: Node \"top_hsma_rx_d_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[8\] " "Warning: Node \"top_hsma_rx_d_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_d_p\[9\] " "Warning: Node \"top_hsma_rx_d_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_d_p\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_rx_led " "Warning: Node \"top_hsma_rx_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_rx_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_scl " "Warning: Node \"top_hsma_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_scl" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_sda " "Warning: Node \"top_hsma_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_sda" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[0\] " "Warning: Node \"top_hsma_tx_d_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[10\] " "Warning: Node \"top_hsma_tx_d_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[11\] " "Warning: Node \"top_hsma_tx_d_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[12\] " "Warning: Node \"top_hsma_tx_d_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[13\] " "Warning: Node \"top_hsma_tx_d_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[14\] " "Warning: Node \"top_hsma_tx_d_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[15\] " "Warning: Node \"top_hsma_tx_d_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[16\] " "Warning: Node \"top_hsma_tx_d_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[1\] " "Warning: Node \"top_hsma_tx_d_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[2\] " "Warning: Node \"top_hsma_tx_d_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[3\] " "Warning: Node \"top_hsma_tx_d_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[4\] " "Warning: Node \"top_hsma_tx_d_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[5\] " "Warning: Node \"top_hsma_tx_d_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[6\] " "Warning: Node \"top_hsma_tx_d_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[7\] " "Warning: Node \"top_hsma_tx_d_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[8\] " "Warning: Node \"top_hsma_tx_d_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_n\[9\] " "Warning: Node \"top_hsma_tx_d_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_n\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[0\] " "Warning: Node \"top_hsma_tx_d_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[10\] " "Warning: Node \"top_hsma_tx_d_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[11\] " "Warning: Node \"top_hsma_tx_d_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[12\] " "Warning: Node \"top_hsma_tx_d_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[13\] " "Warning: Node \"top_hsma_tx_d_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[14\] " "Warning: Node \"top_hsma_tx_d_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[15\] " "Warning: Node \"top_hsma_tx_d_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[16\] " "Warning: Node \"top_hsma_tx_d_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[1\] " "Warning: Node \"top_hsma_tx_d_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[2\] " "Warning: Node \"top_hsma_tx_d_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[3\] " "Warning: Node \"top_hsma_tx_d_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[4\] " "Warning: Node \"top_hsma_tx_d_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[5\] " "Warning: Node \"top_hsma_tx_d_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[6\] " "Warning: Node \"top_hsma_tx_d_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[7\] " "Warning: Node \"top_hsma_tx_d_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[8\] " "Warning: Node \"top_hsma_tx_d_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_d_p\[9\] " "Warning: Node \"top_hsma_tx_d_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_d_p\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsma_tx_led " "Warning: Node \"top_hsma_tx_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsma_tx_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in0 " "Warning: Node \"top_hsmb_clk_in0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in_n\[1\] " "Warning: Node \"top_hsmb_clk_in_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in_n\[2\] " "Warning: Node \"top_hsmb_clk_in_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in_p\[1\] " "Warning: Node \"top_hsmb_clk_in_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_in_p\[2\] " "Warning: Node \"top_hsmb_clk_in_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_in_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out0 " "Warning: Node \"top_hsmb_clk_out0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out_n\[1\] " "Warning: Node \"top_hsmb_clk_out_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out_n\[2\] " "Warning: Node \"top_hsmb_clk_out_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out_p\[1\] " "Warning: Node \"top_hsmb_clk_out_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_clk_out_p\[2\] " "Warning: Node \"top_hsmb_clk_out_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_clk_out_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d " "Warning: Node \"top_hsmb_d\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d\[0\] " "Warning: Node \"top_hsmb_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d\[1\] " "Warning: Node \"top_hsmb_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d\[2\] " "Warning: Node \"top_hsmb_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_d\[3\] " "Warning: Node \"top_hsmb_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_d\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[0\] " "Warning: Node \"top_hsmb_rx_d_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[10\] " "Warning: Node \"top_hsmb_rx_d_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[11\] " "Warning: Node \"top_hsmb_rx_d_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[12\] " "Warning: Node \"top_hsmb_rx_d_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[13\] " "Warning: Node \"top_hsmb_rx_d_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[14\] " "Warning: Node \"top_hsmb_rx_d_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[15\] " "Warning: Node \"top_hsmb_rx_d_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[16\] " "Warning: Node \"top_hsmb_rx_d_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[1\] " "Warning: Node \"top_hsmb_rx_d_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[2\] " "Warning: Node \"top_hsmb_rx_d_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[3\] " "Warning: Node \"top_hsmb_rx_d_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[4\] " "Warning: Node \"top_hsmb_rx_d_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[5\] " "Warning: Node \"top_hsmb_rx_d_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[6\] " "Warning: Node \"top_hsmb_rx_d_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[7\] " "Warning: Node \"top_hsmb_rx_d_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[8\] " "Warning: Node \"top_hsmb_rx_d_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_n\[9\] " "Warning: Node \"top_hsmb_rx_d_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_n\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[0\] " "Warning: Node \"top_hsmb_rx_d_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[10\] " "Warning: Node \"top_hsmb_rx_d_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[11\] " "Warning: Node \"top_hsmb_rx_d_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[12\] " "Warning: Node \"top_hsmb_rx_d_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[13\] " "Warning: Node \"top_hsmb_rx_d_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[14\] " "Warning: Node \"top_hsmb_rx_d_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[15\] " "Warning: Node \"top_hsmb_rx_d_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[16\] " "Warning: Node \"top_hsmb_rx_d_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[1\] " "Warning: Node \"top_hsmb_rx_d_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[2\] " "Warning: Node \"top_hsmb_rx_d_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[3\] " "Warning: Node \"top_hsmb_rx_d_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[4\] " "Warning: Node \"top_hsmb_rx_d_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[5\] " "Warning: Node \"top_hsmb_rx_d_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[6\] " "Warning: Node \"top_hsmb_rx_d_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[7\] " "Warning: Node \"top_hsmb_rx_d_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[8\] " "Warning: Node \"top_hsmb_rx_d_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_d_p\[9\] " "Warning: Node \"top_hsmb_rx_d_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_d_p\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_rx_led " "Warning: Node \"top_hsmb_rx_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_rx_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_scl " "Warning: Node \"top_hsmb_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_scl" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_sda " "Warning: Node \"top_hsmb_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_sda" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[0\] " "Warning: Node \"top_hsmb_tx_d_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[10\] " "Warning: Node \"top_hsmb_tx_d_n\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[11\] " "Warning: Node \"top_hsmb_tx_d_n\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[12\] " "Warning: Node \"top_hsmb_tx_d_n\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[13\] " "Warning: Node \"top_hsmb_tx_d_n\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[14\] " "Warning: Node \"top_hsmb_tx_d_n\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[15\] " "Warning: Node \"top_hsmb_tx_d_n\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[16\] " "Warning: Node \"top_hsmb_tx_d_n\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[1\] " "Warning: Node \"top_hsmb_tx_d_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[2\] " "Warning: Node \"top_hsmb_tx_d_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[3\] " "Warning: Node \"top_hsmb_tx_d_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[4\] " "Warning: Node \"top_hsmb_tx_d_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[5\] " "Warning: Node \"top_hsmb_tx_d_n\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[6\] " "Warning: Node \"top_hsmb_tx_d_n\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[7\] " "Warning: Node \"top_hsmb_tx_d_n\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[8\] " "Warning: Node \"top_hsmb_tx_d_n\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_n\[9\] " "Warning: Node \"top_hsmb_tx_d_n\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_n\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[0\] " "Warning: Node \"top_hsmb_tx_d_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[10\] " "Warning: Node \"top_hsmb_tx_d_p\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[11\] " "Warning: Node \"top_hsmb_tx_d_p\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[12\] " "Warning: Node \"top_hsmb_tx_d_p\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[13\] " "Warning: Node \"top_hsmb_tx_d_p\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[14\] " "Warning: Node \"top_hsmb_tx_d_p\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[15\] " "Warning: Node \"top_hsmb_tx_d_p\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[16\] " "Warning: Node \"top_hsmb_tx_d_p\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[1\] " "Warning: Node \"top_hsmb_tx_d_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[2\] " "Warning: Node \"top_hsmb_tx_d_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[3\] " "Warning: Node \"top_hsmb_tx_d_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[4\] " "Warning: Node \"top_hsmb_tx_d_p\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[5\] " "Warning: Node \"top_hsmb_tx_d_p\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[6\] " "Warning: Node \"top_hsmb_tx_d_p\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[7\] " "Warning: Node \"top_hsmb_tx_d_p\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[8\] " "Warning: Node \"top_hsmb_tx_d_p\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_d_p\[9\] " "Warning: Node \"top_hsmb_tx_d_p\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_d_p\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_hsmb_tx_led " "Warning: Node \"top_hsmb_tx_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_hsmb_tx_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_csn " "Warning: Node \"top_lcd_csn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_csn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_d_cn " "Warning: Node \"top_lcd_d_cn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_d_cn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[0\] " "Warning: Node \"top_lcd_data\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[1\] " "Warning: Node \"top_lcd_data\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[2\] " "Warning: Node \"top_lcd_data\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[3\] " "Warning: Node \"top_lcd_data\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[4\] " "Warning: Node \"top_lcd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[5\] " "Warning: Node \"top_lcd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[6\] " "Warning: Node \"top_lcd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_data\[7\] " "Warning: Node \"top_lcd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_data\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_e_rdn " "Warning: Node \"top_lcd_e_rdn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_e_rdn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_en " "Warning: Node \"top_lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_en" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_rstn " "Warning: Node \"top_lcd_rstn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_rstn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_lcd_wen " "Warning: Node \"top_lcd_wen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_lcd_wen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_led " "Warning: Node \"top_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio " "Warning: Node \"top_out_port_from_the_led_pio\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[0\] " "Warning: Node \"top_out_port_from_the_led_pio\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[1\] " "Warning: Node \"top_out_port_from_the_led_pio\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[2\] " "Warning: Node \"top_out_port_from_the_led_pio\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[3\] " "Warning: Node \"top_out_port_from_the_led_pio\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[4\] " "Warning: Node \"top_out_port_from_the_led_pio\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[5\] " "Warning: Node \"top_out_port_from_the_led_pio\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[6\] " "Warning: Node \"top_out_port_from_the_led_pio\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_out_port_from_the_led_pio\[7\] " "Warning: Node \"top_out_port_from_the_led_pio\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_out_port_from_the_led_pio\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_a " "Warning: Node \"top_seven_seg_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_a" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_b " "Warning: Node \"top_seven_seg_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_b" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_c " "Warning: Node \"top_seven_seg_c\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_c" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_d " "Warning: Node \"top_seven_seg_d\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_d" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_dp " "Warning: Node \"top_seven_seg_dp\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_dp" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_e " "Warning: Node \"top_seven_seg_e\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_e" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_f " "Warning: Node \"top_seven_seg_f\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_f" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_g " "Warning: Node \"top_seven_seg_g\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_g" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_minus " "Warning: Node \"top_seven_seg_minus\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_minus" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_sel\[1\] " "Warning: Node \"top_seven_seg_sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_sel\[2\] " "Warning: Node \"top_seven_seg_sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_sel\[3\] " "Warning: Node \"top_seven_seg_sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_seven_seg_sel\[4\] " "Warning: Node \"top_seven_seg_sel\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_seven_seg_sel\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_speaker_out " "Warning: Node \"top_speaker_out\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_speaker_out" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_advn " "Warning: Node \"top_sram_advn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_advn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_ben\[0\] " "Warning: Node \"top_sram_ben\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_ben\[1\] " "Warning: Node \"top_sram_ben\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_ben\[2\] " "Warning: Node \"top_sram_ben\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_ben\[3\] " "Warning: Node \"top_sram_ben\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_ben\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_clk " "Warning: Node \"top_sram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_clk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_csn " "Warning: Node \"top_sram_csn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_csn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_oen " "Warning: Node \"top_sram_oen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_oen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_psn " "Warning: Node \"top_sram_psn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_psn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_wait\[0\] " "Warning: Node \"top_sram_wait\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wait\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_wait\[1\] " "Warning: Node \"top_sram_wait\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wait\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_sram_wen " "Warning: Node \"top_sram_wen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_sram_wen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_cmd_data " "Warning: Node \"top_usb_cmd_data\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_cmd_data" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_empty " "Warning: Node \"top_usb_empty\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_empty" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[0\] " "Warning: Node \"top_usb_fd\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[1\] " "Warning: Node \"top_usb_fd\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[2\] " "Warning: Node \"top_usb_fd\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[3\] " "Warning: Node \"top_usb_fd\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[4\] " "Warning: Node \"top_usb_fd\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[5\] " "Warning: Node \"top_usb_fd\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[6\] " "Warning: Node \"top_usb_fd\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_fd\[7\] " "Warning: Node \"top_usb_fd\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_fd\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_full " "Warning: Node \"top_usb_full\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_full" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_ifclk " "Warning: Node \"top_usb_ifclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_ifclk" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_ren " "Warning: Node \"top_usb_ren\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_ren" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_usb_wen " "Warning: Node \"top_usb_wen\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_usb_wen" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[0\] " "Warning: Node \"top_user_dipsw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[1\] " "Warning: Node \"top_user_dipsw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[2\] " "Warning: Node \"top_user_dipsw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[3\] " "Warning: Node \"top_user_dipsw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[4\] " "Warning: Node \"top_user_dipsw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[5\] " "Warning: Node \"top_user_dipsw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[6\] " "Warning: Node \"top_user_dipsw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_dipsw\[7\] " "Warning: Node \"top_user_dipsw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_dipsw\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led " "Warning: Node \"top_user_led\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[0\] " "Warning: Node \"top_user_led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[1\] " "Warning: Node \"top_user_led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[2\] " "Warning: Node \"top_user_led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[3\] " "Warning: Node \"top_user_led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[4\] " "Warning: Node \"top_user_led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[5\] " "Warning: Node \"top_user_led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[6\] " "Warning: Node \"top_user_led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_led\[7\] " "Warning: Node \"top_user_led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_led\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_pb\[0\] " "Warning: Node \"top_user_pb\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_pb\[1\] " "Warning: Node \"top_user_pb\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_pb\[2\] " "Warning: Node \"top_user_pb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_pb\[3\] " "Warning: Node \"top_user_pb\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_pb\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "top_user_resetn " "Warning: Node \"top_user_resetn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_user_resetn" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:03:09 " "Info: Fitter preparation operations ending: elapsed time is 00:03:09" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:31 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:29 " "Info: Fitter placement operations ending: elapsed time is 00:02:29" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Info: Starting physical synthesis optimizations for speed" {  } {  } 0 0 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Info: Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 0 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Info: Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Info: Starting physical synthesis algorithm logic and register replication" {  } {  } 0 0 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 154 " "Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 154 ps" {  } {  } 0 0 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:55 " "Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:01:55" {  } {  } 0 0 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.26 " "Info: Router is attempting to preserve 0.26 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 0 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X58_Y37 X68_Y48 " "Info: Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:57 " "Info: Fitter routing operations ending: elapsed time is 00:05:57" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "top_ddr2_ck_n\[0\] a permanently enabled " "Info: Pin top_ddr2_ck_n\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_n[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_n\[0\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 125 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1619 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "top_ddr2_ck_n\[1\] a permanently enabled " "Info: Pin top_ddr2_ck_n\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_n[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_n\[1\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 125 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1620 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "top_ddr2_ck_p\[0\] a permanently enabled " "Info: Pin top_ddr2_ck_p\[0\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_p[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[0\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 126 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1621 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "top_ddr2_ck_p\[1\] a permanently enabled " "Info: Pin top_ddr2_ck_p\[1\] has a permanently enabled output enable" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { top_ddr2_ck_p[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "top_ddr2_ck_p\[1\]" } } } } { "cycloneiii_3c120_niosii_application_selector.v" "" { Text "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneiii_3c120_niosii_application_selector.v" 126 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { top_ddr2_ck_p[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/" { { 0 { 0 ""} 0 1622 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.fit.smsg " "Info: Generated suppressed messages file D:/Board Design/Regression Test/CIII Embedded System Kit/11.0_format/For Testing/application_selector/cycloneIII_3c120_niosII_application_selector.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 610 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 610 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1240 " "Info: Peak virtual memory: 1240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 11:09:57 2011 " "Info: Processing ended: Wed Sep 28 11:09:57 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:12:52 " "Info: Elapsed time: 00:12:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:48 " "Info: Total CPU time (on all processors): 00:15:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
