// Seed: 3106757264
module module_0 ();
  logic id_1;
  module_2 modCall_1 ();
  logic id_2;
  ;
  logic id_3;
  assign id_3 = -1 == -1;
  parameter id_4 = 1;
  assign module_1.id_0 = 0;
  initial
  `define pp_5 0
endmodule
module module_1 (
    input wire id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 ();
endmodule
module automatic module_3 (
    output tri0 id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input supply0 id_6
);
  module_2 modCall_1 ();
endmodule
