// Seed: 1001538134
`define pp_3 0
module module_0 (
    input reg id_0
    , id_3,
    input id_1,
    input id_2
);
  assign id_3 = id_2;
  assign id_3 = 1;
  logic id_4;
  type_11(
      id_0, id_2, 1'b0
  );
  logic id_5 = !id_4;
  logic id_6 = !id_4;
  reg   id_7;
  logic id_8;
  initial begin
    if (id_6) begin
      id_7 <= id_0;
    end
  end
endmodule
