WARNING | 2018-07-07 18:44:43,719 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
<Arch AMD64 (LE)>
4194424
blsrl_r32_r32.exe
IRSB {
   t0:Ity_I64 t1:Ity_I32 t2:Ity_I32 t3:Ity_I32 t4:Ity_I64 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64 t8:Ity_I64 t9:Ity_I64 t10:Ity_I64

   00 | ------ IMark(0x400078, 5, 0) ------
   01 | t0 = GET:I64(rcx)
   02 | t1 = 64to32(t0)
   03 | t2 = Sub32(t1,0x00000001)
   04 | t3 = And32(t2,t1)
   05 | t4 = 32Uto64(t3)
   06 | PUT(rbx) = t4
   07 | PUT(cc_op) = 0x000000000000003b
   08 | t5 = 32Uto64(t3)
   09 | PUT(cc_dep1) = t5
   10 | t6 = 32Uto64(t1)
   11 | PUT(cc_dep2) = t6
   12 | PUT(pc) = 0x000000000040007d
   13 | ------ IMark(0x40007d, 1, 0) ------
   14 | t7 = GET:I64(rsp)
   15 | t8 = LDle:I64(t7)
   16 | t9 = Add64(t7,0x0000000000000008)
   17 | PUT(rsp) = t9
   18 | t10 = Sub64(t9,0x0000000000000080)
   19 | ====== AbiHint(0xt10, 128, t8) ======
   NEXT: PUT(rip) = t8; Ijk_Ret
}
