<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>nanofip: my_entity Entity  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Design&nbsp;Unit&nbsp;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="functions.html"><span>Design&nbsp;Unit&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>my_entity Entity Reference</h1><!-- doxytag: class="my_entity" -->top level design file of nanofip The NanoFIP is an FPGA component implementing the WorldFIP protocol that can be used in field devices able to communicate at the three standard speeds. The NanoFIP, that is developed as part of the WorldFIP insourcing project, is designed to be radiation tolerant by using different single event upset mitigation techniques such as triple module redundancy. The device is used in conjunction with a FielDrive driver chip and FieldTR insulating transformer, both available from the company ALSTOM.  
<a href="#_details">More...</a>
<p>

<p>
<a href="classmy__entity-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<br>
<br>
<tr><td colspan="2"><br><h2>Libraries</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classmy__entity.html#dc40931273a8420e6fb52edf643d8434">IEEE</a>&nbsp;</td><td class="memItemRight" valign="bottom"></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard library.  <a href="#dc40931273a8420e6fb52edf643d8434"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Packages</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classmy__entity.html#1e61bc47f00cd334923e39274a78319b">NUMERIC_STD</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Standard packages.  <a href="#1e61bc47f00cd334923e39274a78319b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classmy__entity.html#a74bb2f43c25510a578723cc28e1f889">XXX</a>&nbsp;</td><td class="memItemRight" valign="bottom">  </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Specific packages.  <a href="#a74bb2f43c25510a578723cc28e1f889"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Generics</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classmy__entity.html#2ca7d241e3321965f84f143efd8a7985">g_MYGENERIC</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b> <b><span class="vhdlkeyword">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdldigit">32</span><span class="vhdlchar"> </span></b></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">something which has to be configurable  <a href="#2ca7d241e3321965f84f143efd8a7985"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Ports</h2></td></tr>
 <tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classmy__entity.html#9ac0acddc451a2a55dd6aa227747f37f">clk_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">local bus clock  <a href="#9ac0acddc451a2a55dd6aa227747f37f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classmy__entity.html#209f37e8f5e75488da33cbda951e8587">reset_n_i</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>in</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">reset =0: reset active reset =1: no reset  <a href="#209f37e8f5e75488da33cbda951e8587"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classmy__entity.html#0aec97c33380458ae35f913238c9bb5e">led_o</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>out</b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LED =0: LED on LED =1: LED off.  <a href="#0aec97c33380458ae35f913238c9bb5e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="classmy__entity.html#58c38b07dc0b3d83079d4a961f1afa54">data_b</a>&nbsp;</td><td class="memItemRight" valign="bottom"> <b>inout</b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">data bus  <a href="#58c38b07dc0b3d83079d4a961f1afa54"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
top level design file of nanofip The NanoFIP is an FPGA component implementing the WorldFIP protocol that can be used in field devices able to communicate at the three standard speeds. The NanoFIP, that is developed as part of the WorldFIP insourcing project, is designed to be radiation tolerant by using different single event upset mitigation techniques such as triple module redundancy. The device is used in conjunction with a FielDrive driver chip and FieldTR insulating transformer, both available from the company ALSTOM. 
<p>
More information on <a href="http://www.ohwr.org/twiki/bin/view/OHR/CernFIP/@author">http://www.ohwr.org/twiki/bin/view/OHR/CernFIP/@author</a> Erik van der Bij (<a href="mailto:Erik.van.der.Bij@cern.ch">Erik.van.der.Bij@cern.ch</a>)<dl class="date" compact><dt><b>Date:</b></dt><dd>30/06/2009</dd></dl>
<dl class="version" compact><dt><b>Version:</b></dt><dd>v0.1</dd></dl>
<b>Dependencies:</b><br>
 Entity Name,...<p>
<b>References:</b><br>
 reference one <br>
 reference two<p>
<b>Modified by:</b><br>
 Author: Erik van der Bij <br>
<br>
<b>Last changes:</b><br>
 30/06/2009 EB First version <br>
<dl class="todo" compact><dt><b><a class="el" href="todo.html#_todo000001">Todo:</a></b></dt><dd>Create entity <br>
 </dd></dl>
Entity declaration for long entity name of <a class="el" href="classmy__entity.html" title="top level design file of nanofip The NanoFIP is an FPGA component implementing the...">my_entity</a> 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00066">66</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="9ac0acddc451a2a55dd6aa227747f37f"></a><!-- doxytag: member="my_entity::clk_i" ref="9ac0acddc451a2a55dd6aa227747f37f" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmy__entity.html#9ac0acddc451a2a55dd6aa227747f37f">clk_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
local bus clock 
<p>
Extend description of the local bus clock 
<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00073">73</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="58c38b07dc0b3d83079d4a961f1afa54"></a><!-- doxytag: member="my_entity::data_b" ref="58c38b07dc0b3d83079d4a961f1afa54" args="std_logic_vector(7 downto 0);" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmy__entity.html#58c38b07dc0b3d83079d4a961f1afa54">data_b</a> <b><span class="vhdlkeyword">inout</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdldigit">7</span><span class="vhdlchar"> </span><span class="vhdlkeyword">downto</span><span class="vhdlchar"> </span><span class="vhdldigit">0</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
data bus 
<p>

<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00078">78</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="2ca7d241e3321965f84f143efd8a7985"></a><!-- doxytag: member="my_entity::g_MYGENERIC" ref="2ca7d241e3321965f84f143efd8a7985" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmy__entity.html#2ca7d241e3321965f84f143efd8a7985">g_MYGENERIC</a> <b><span class="vhdlkeyword">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdldigit">32</span><span class="vhdlchar"> </span></b> <code> [Generic]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
something which has to be configurable 
<p>

<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00068">68</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="dc40931273a8420e6fb52edf643d8434"></a><!-- doxytag: member="my_entity::IEEE" ref="dc40931273a8420e6fb52edf643d8434" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmy__entity.html#dc40931273a8420e6fb52edf643d8434">IEEE</a> <b><span class="vhdlkeyword">library</span><span class="vhdlchar"> </span></b> <code> [Library]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Standard library. 
<p>

<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00005">5</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="0aec97c33380458ae35f913238c9bb5e"></a><!-- doxytag: member="my_entity::led_o" ref="0aec97c33380458ae35f913238c9bb5e" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmy__entity.html#0aec97c33380458ae35f913238c9bb5e">led_o</a> <b><span class="vhdlkeyword">out</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
LED =0: LED on LED =1: LED off. 
<p>

<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00076">76</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="1e61bc47f00cd334923e39274a78319b"></a><!-- doxytag: member="my_entity::NUMERIC_STD" ref="1e61bc47f00cd334923e39274a78319b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmy__entity.html#1e61bc47f00cd334923e39274a78319b">NUMERIC_STD</a> <b><span class="vhdlkeyword">package</span><span class="vhdlchar"> </span></b> <code> [Package]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Standard packages. 
<p>

<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00007">7</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="209f37e8f5e75488da33cbda951e8587"></a><!-- doxytag: member="my_entity::reset_n_i" ref="209f37e8f5e75488da33cbda951e8587" args="std_logic;" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmy__entity.html#209f37e8f5e75488da33cbda951e8587">reset_n_i</a> <b><span class="vhdlkeyword">in</span><span class="vhdlchar"> </span></b> <b><span class="comment">std_logic</span><span class="vhdlchar"> </span></b> <code> [Port]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
reset =0: reset active reset =1: no reset 
<p>

<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00074">74</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<a class="anchor" name="a74bb2f43c25510a578723cc28e1f889"></a><!-- doxytag: member="my_entity::XXX" ref="a74bb2f43c25510a578723cc28e1f889" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classmy__entity.html#a74bb2f43c25510a578723cc28e1f889">XXX</a> <b><span class="vhdlkeyword">package</span><span class="vhdlchar"> </span></b> <code> [Package]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specific packages. 
<p>

<p>Definition at line <a class="el" href="nanofip_8vhd_source.html#l00010">10</a> of file <a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a>.</p>

</div>
</div><p>
<hr>The documentation for this class was generated from the following file:<ul>
<li><a class="el" href="nanofip_8vhd_source.html">nanofip.vhd</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Jul 1 09:16:37 2009 for nanofip by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
