//Revision 1
config \1bit_addr_tb ;
design lab2.\1bit_addr_tb :schematic;
liblist GSCLIB045, analogLib, basic, gpdk045, gsclib045, gsclib045_tech, lab0, lab2, sheets;

viewlist abstract, ahdl, autolayout, behavioral, cdsSpice, cmos_sch, functional, hpmns, hspiceS, libra, mharm, schematic, spectre, spectreS, symbol, system;
stoplist spectre;


cell lab2.\1bit_addr  binding :av_extracted;


endconfig
