Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: Sistema.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sistema.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sistema"
Output Format                      : NGC
Target Device                      : xc3s250e-5-cp132

---- Source Options
Top Module Name                    : Sistema
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Trabfinal/disp_basys2_SL.vhd" in Library work.
Entity <disp_basys2SL> compiled.
Entity <disp_basys2SL> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/EsquematicoProjetoAvaliacaoSL2.vhf" in Library work.
Entity <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2> compiled.
Entity <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2> (Architecture <BEHAVIORAL>) compiled.
Entity <EsquematicoProjetoAvaliacaoSL2> compiled.
Entity <EsquematicoProjetoAvaliacaoSL2> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf" in Library work.
Entity <M2_1_MXILINX_Sistema> compiled.
Entity <M2_1_MXILINX_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <m2_1_8bit_MUSER_Sistema> compiled.
Entity <m2_1_8bit_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <M2_1E_MXILINX_Sistema> compiled.
Entity <M2_1E_MXILINX_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <M4_1E_MXILINX_Sistema> compiled.
Entity <M4_1E_MXILINX_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <C_MUSER_Sistema> compiled.
Entity <C_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <ADD8_MXILINX_Sistema> compiled.
Entity <ADD8_MXILINX_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <ADSU8_MXILINX_Sistema> compiled.
Entity <ADSU8_MXILINX_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <e4_2_MUSER_Sistema> compiled.
Entity <e4_2_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <m4_1_8bit_MUSER_Sistema> compiled.
Entity <m4_1_8bit_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <ULA_MUSER_Sistema> compiled.
Entity <ULA_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <AND8_MXILINX_Sistema> compiled.
Entity <AND8_MXILINX_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <Z_MUSER_Sistema> compiled.
Entity <Z_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <REGi_MUSER_Sistema> compiled.
Entity <REGi_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <TEMP_MUSER_Sistema> compiled.
Entity <TEMP_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <Dados_MUSER_Sistema> compiled.
Entity <Dados_MUSER_Sistema> (Architecture <BEHAVIORAL>) compiled.
Entity <Sistema> compiled.
Entity <Sistema> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Dados.vhf" in Library work.
Entity <M2_1_MXILINX_Dados> compiled.
Entity <M2_1_MXILINX_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <m2_1_8bit_MUSER_Dados> compiled.
Entity <m2_1_8bit_MUSER_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <M2_1E_MXILINX_Dados> compiled.
Entity <M2_1E_MXILINX_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <M4_1E_MXILINX_Dados> compiled.
Entity <M4_1E_MXILINX_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <C_MUSER_Dados> compiled.
Entity <C_MUSER_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <ADD8_MXILINX_Dados> compiled.
Entity <ADD8_MXILINX_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <ADSU8_MXILINX_Dados> compiled.
Entity <ADSU8_MXILINX_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <e4_2_MUSER_Dados> compiled.
Entity <e4_2_MUSER_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <m4_1_8bit_MUSER_Dados> compiled.
Entity <m4_1_8bit_MUSER_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <ULA_MUSER_Dados> compiled.
Entity <ULA_MUSER_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <AND8_MXILINX_Dados> compiled.
Entity <AND8_MXILINX_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <Z_MUSER_Dados> compiled.
Entity <Z_MUSER_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <REGi_MUSER_Dados> compiled.
Entity <REGi_MUSER_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <TEMP_MUSER_Dados> compiled.
Entity <TEMP_MUSER_Dados> (Architecture <BEHAVIORAL>) compiled.
Entity <Dados> compiled.
Entity <Dados> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/m2_1_8bit.vhf" in Library work.
Entity <M2_1_MXILINX_m2_1_8bit> compiled.
Entity <M2_1_MXILINX_m2_1_8bit> (Architecture <BEHAVIORAL>) compiled.
Entity <m2_1_8bit> compiled.
Entity <m2_1_8bit> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/TEMP.vhf" in Library work.
Entity <M2_1E_MXILINX_TEMP> compiled.
Entity <M2_1E_MXILINX_TEMP> (Architecture <BEHAVIORAL>) compiled.
Entity <M4_1E_MXILINX_TEMP> compiled.
Entity <M4_1E_MXILINX_TEMP> (Architecture <BEHAVIORAL>) compiled.
Entity <REGi_MUSER_TEMP> compiled.
Entity <REGi_MUSER_TEMP> (Architecture <BEHAVIORAL>) compiled.
Entity <TEMP> compiled.
Entity <TEMP> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/ULA.vhf" in Library work.
Entity <ADD8_MXILINX_ULA> compiled.
Entity <ADD8_MXILINX_ULA> (Architecture <BEHAVIORAL>) compiled.
Entity <ADSU8_MXILINX_ULA> compiled.
Entity <ADSU8_MXILINX_ULA> (Architecture <BEHAVIORAL>) compiled.
Entity <e4_2_MUSER_ULA> compiled.
Entity <e4_2_MUSER_ULA> (Architecture <BEHAVIORAL>) compiled.
Entity <M2_1E_MXILINX_ULA> compiled.
Entity <M2_1E_MXILINX_ULA> (Architecture <BEHAVIORAL>) compiled.
Entity <M4_1E_MXILINX_ULA> compiled.
Entity <M4_1E_MXILINX_ULA> (Architecture <BEHAVIORAL>) compiled.
Entity <m4_1_8bit_MUSER_ULA> compiled.
Entity <m4_1_8bit_MUSER_ULA> (Architecture <BEHAVIORAL>) compiled.
Entity <ULA> compiled.
Entity <ULA> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Z.vhf" in Library work.
Entity <AND8_MXILINX_Z> compiled.
Entity <AND8_MXILINX_Z> (Architecture <BEHAVIORAL>) compiled.
Entity <Z> compiled.
Entity <Z> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/e4_2.vhf" in Library work.
Entity <e4_2> compiled.
Entity <e4_2> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/m4_1_8bit.vhf" in Library work.
Entity <M2_1E_MXILINX_m4_1_8bit> compiled.
Entity <M2_1E_MXILINX_m4_1_8bit> (Architecture <BEHAVIORAL>) compiled.
Entity <M4_1E_MXILINX_m4_1_8bit> compiled.
Entity <M4_1E_MXILINX_m4_1_8bit> (Architecture <BEHAVIORAL>) compiled.
Entity <m4_1_8bit> compiled.
Entity <m4_1_8bit> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/REGi.vhf" in Library work.
Entity <M2_1E_MXILINX_REGi> compiled.
Entity <M2_1E_MXILINX_REGi> (Architecture <BEHAVIORAL>) compiled.
Entity <M4_1E_MXILINX_REGi> compiled.
Entity <M4_1E_MXILINX_REGi> (Architecture <BEHAVIORAL>) compiled.
Entity <REGi> compiled.
Entity <REGi> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <disp_basys2SL> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Dados_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <EsquematicoProjetoAvaliacaoSL2> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ULA_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <TEMP_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Z_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <C_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <m2_1_8bit_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2> in library <work> (architecture <BEHAVIORAL>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <m4_1_8bit_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <e4_2_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ADD8_MXILINX_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <ADSU8_MXILINX_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <REGi_MUSER_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <AND8_MXILINX_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <M4_1E_MXILINX_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <M2_1_MXILINX_Sistema> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <M2_1E_MXILINX_Sistema> in library <work> (architecture <BEHAVIORAL>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Sistema> in library <work> (Architecture <BEHAVIORAL>).
Entity <Sistema> analyzed. Unit <Sistema> generated.

Analyzing Entity <disp_basys2SL> in library <work> (Architecture <Behavioral>).
INFO:Xst:1561 - "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Trabfinal/disp_basys2_SL.vhd" line 61: Mux is complete : default of case is discarded
Entity <disp_basys2SL> analyzed. Unit <disp_basys2SL> generated.

Analyzing Entity <Dados_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
Entity <Dados_MUSER_Sistema> analyzed. Unit <Dados_MUSER_Sistema> generated.

Analyzing Entity <ULA_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf" line 1504: Unconnected output port 'OFL' of component 'ADD8_MXILINX_Sistema'.
    Set user-defined property "HU_SET =  XLXI_3_67" for instance <XLXI_3> in unit <ULA_MUSER_Sistema>.
WARNING:Xst:753 - "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf" line 1512: Unconnected output port 'CO' of component 'ADSU8_MXILINX_Sistema'.
WARNING:Xst:753 - "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf" line 1512: Unconnected output port 'OFL' of component 'ADSU8_MXILINX_Sistema'.
    Set user-defined property "HU_SET =  XLXI_4_66" for instance <XLXI_4> in unit <ULA_MUSER_Sistema>.
Entity <ULA_MUSER_Sistema> analyzed. Unit <ULA_MUSER_Sistema> generated.

Analyzing Entity <m4_1_8bit_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_1_0_65" for instance <XLXI_1_0> in unit <m4_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_1_1_64" for instance <XLXI_1_1> in unit <m4_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_1_2_63" for instance <XLXI_1_2> in unit <m4_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_1_3_62" for instance <XLXI_1_3> in unit <m4_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_1_4_61" for instance <XLXI_1_4> in unit <m4_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_1_5_60" for instance <XLXI_1_5> in unit <m4_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_1_6_59" for instance <XLXI_1_6> in unit <m4_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_1_7_58" for instance <XLXI_1_7> in unit <m4_1_8bit_MUSER_Sistema>.
Entity <m4_1_8bit_MUSER_Sistema> analyzed. Unit <m4_1_8bit_MUSER_Sistema> generated.

Analyzing Entity <M4_1E_MXILINX_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  I_M01_56" for instance <I_M01> in unit <M4_1E_MXILINX_Sistema>.
    Set user-defined property "HU_SET =  I_M23_55" for instance <I_M23> in unit <M4_1E_MXILINX_Sistema>.
Entity <M4_1E_MXILINX_Sistema> analyzed. Unit <M4_1E_MXILINX_Sistema> generated.

Analyzing Entity <M2_1E_MXILINX_Sistema> in library <work> (Architecture <BEHAVIORAL>).
Entity <M2_1E_MXILINX_Sistema> analyzed. Unit <M2_1E_MXILINX_Sistema> generated.

Analyzing Entity <e4_2_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
Entity <e4_2_MUSER_Sistema> analyzed. Unit <e4_2_MUSER_Sistema> generated.

Analyzing Entity <ADD8_MXILINX_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_16> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_17> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_18> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_19> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_20> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_21> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_22> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_23> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_55> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_58> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_62> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_63> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_64> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_107> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_110> in unit <ADD8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_111> in unit <ADD8_MXILINX_Sistema>.
Entity <ADD8_MXILINX_Sistema> analyzed. Unit <ADD8_MXILINX_Sistema> generated.

Analyzing Entity <ADSU8_MXILINX_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_16> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_17> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_18> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_19> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_20> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_21> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_22> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_23> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_55> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_58> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_62> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_63> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_64> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_107> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_110> in unit <ADSU8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_111> in unit <ADSU8_MXILINX_Sistema>.
Entity <ADSU8_MXILINX_Sistema> analyzed. Unit <ADSU8_MXILINX_Sistema> generated.

Analyzing Entity <TEMP_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
Entity <TEMP_MUSER_Sistema> analyzed. Unit <TEMP_MUSER_Sistema> generated.

Analyzing Entity <REGi_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_1_69" for instance <XLXI_1> in unit <REGi_MUSER_Sistema>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <REGi_MUSER_Sistema>.
Entity <REGi_MUSER_Sistema> analyzed. Unit <REGi_MUSER_Sistema> generated.

Analyzing Entity <Z_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_1_68" for instance <XLXI_1> in unit <Z_MUSER_Sistema>.
Entity <Z_MUSER_Sistema> analyzed. Unit <Z_MUSER_Sistema> generated.

Analyzing Entity <AND8_MXILINX_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND8_MXILINX_Sistema>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_152> in unit <AND8_MXILINX_Sistema>.
Entity <AND8_MXILINX_Sistema> analyzed. Unit <AND8_MXILINX_Sistema> generated.

Analyzing Entity <C_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_2_57" for instance <XLXI_2> in unit <C_MUSER_Sistema>.
    Set user-defined property "INIT =  0" for instance <XLXI_5> in unit <C_MUSER_Sistema>.
Entity <C_MUSER_Sistema> analyzed. Unit <C_MUSER_Sistema> generated.

Analyzing Entity <m2_1_8bit_MUSER_Sistema> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_97_0_54" for instance <XLXI_97_0> in unit <m2_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_97_1_53" for instance <XLXI_97_1> in unit <m2_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_97_2_52" for instance <XLXI_97_2> in unit <m2_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_97_3_51" for instance <XLXI_97_3> in unit <m2_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_97_4_50" for instance <XLXI_97_4> in unit <m2_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_97_5_49" for instance <XLXI_97_5> in unit <m2_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_97_6_48" for instance <XLXI_97_6> in unit <m2_1_8bit_MUSER_Sistema>.
    Set user-defined property "HU_SET =  XLXI_97_7_47" for instance <XLXI_97_7> in unit <m2_1_8bit_MUSER_Sistema>.
Entity <m2_1_8bit_MUSER_Sistema> analyzed. Unit <m2_1_8bit_MUSER_Sistema> generated.

Analyzing Entity <M2_1_MXILINX_Sistema> in library <work> (Architecture <BEHAVIORAL>).
Entity <M2_1_MXILINX_Sistema> analyzed. Unit <M2_1_MXILINX_Sistema> generated.

Analyzing Entity <EsquematicoProjetoAvaliacaoSL2> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <EsquematicoProjetoAvaliacaoSL2>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <EsquematicoProjetoAvaliacaoSL2>.
    Set user-defined property "HU_SET =  XLXI_3_2" for instance <XLXI_3> in unit <EsquematicoProjetoAvaliacaoSL2>.
Entity <EsquematicoProjetoAvaliacaoSL2> analyzed. Unit <EsquematicoProjetoAvaliacaoSL2> generated.

Analyzing generic Entity <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2> in library <work> (Architecture <BEHAVIORAL>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_32> in unit <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_32> in unit <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2>.
Entity <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2> analyzed. Unit <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <disp_basys2SL>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Trabfinal/disp_basys2_SL.vhd".
    Found 16x8-bit ROM for signal <segs>.
    Found 16-bit up counter for signal <counter>.
    Found 4-bit 4-to-1 multiplexer for signal <nibble>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <disp_basys2SL> synthesized.


Synthesizing Unit <e4_2_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
WARNING:Xst:646 - Signal <XLXN_89> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <e4_2_MUSER_Sistema> synthesized.


Synthesizing Unit <ADD8_MXILINX_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADD8_MXILINX_Sistema> synthesized.


Synthesizing Unit <ADSU8_MXILINX_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU8_MXILINX_Sistema> synthesized.


Synthesizing Unit <M2_1E_MXILINX_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <M2_1E_MXILINX_Sistema> synthesized.


Synthesizing Unit <AND8_MXILINX_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND8_MXILINX_Sistema> synthesized.


Synthesizing Unit <M2_1_MXILINX_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <M2_1_MXILINX_Sistema> synthesized.


Synthesizing Unit <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/EsquematicoProjetoAvaliacaoSL2.vhf".
Unit <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2> synthesized.


Synthesizing Unit <EsquematicoProjetoAvaliacaoSL2>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/EsquematicoProjetoAvaliacaoSL2.vhf".
Unit <EsquematicoProjetoAvaliacaoSL2> synthesized.


Synthesizing Unit <Z_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <Z_MUSER_Sistema> synthesized.


Synthesizing Unit <m2_1_8bit_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <m2_1_8bit_MUSER_Sistema> synthesized.


Synthesizing Unit <M4_1E_MXILINX_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <M4_1E_MXILINX_Sistema> synthesized.


Synthesizing Unit <C_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
WARNING:Xst:653 - Signal <XLXI_2_D3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <C_MUSER_Sistema> synthesized.


Synthesizing Unit <m4_1_8bit_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <m4_1_8bit_MUSER_Sistema> synthesized.


Synthesizing Unit <REGi_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
WARNING:Xst:653 - Signal <XLXI_1_D3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <REGi_MUSER_Sistema> synthesized.


Synthesizing Unit <ULA_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <ULA_MUSER_Sistema> synthesized.


Synthesizing Unit <TEMP_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <TEMP_MUSER_Sistema> synthesized.


Synthesizing Unit <Dados_MUSER_Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <Dados_MUSER_Sistema> synthesized.


Synthesizing Unit <Sistema>.
    Related source file is "/home/sl/Desktop/ProjetoAlarmeAvaliacaoSl2/Sistema.vhf".
Unit <Sistema> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 12
 Flip-Flops                                            : 12
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Sistema> ...

Optimizing unit <disp_basys2SL> ...

Optimizing unit <e4_2_MUSER_Sistema> ...

Optimizing unit <ADD8_MXILINX_Sistema> ...

Optimizing unit <ADSU8_MXILINX_Sistema> ...

Optimizing unit <M2_1E_MXILINX_Sistema> ...

Optimizing unit <AND8_MXILINX_Sistema> ...

Optimizing unit <M2_1_MXILINX_Sistema> ...

Optimizing unit <FJKC_MXILINX_EsquematicoProjetoAvaliacaoSL2> ...

Optimizing unit <EsquematicoProjetoAvaliacaoSL2> ...

Optimizing unit <Z_MUSER_Sistema> ...

Optimizing unit <m2_1_8bit_MUSER_Sistema> ...

Optimizing unit <M4_1E_MXILINX_Sistema> ...

Optimizing unit <m4_1_8bit_MUSER_Sistema> ...

Optimizing unit <ULA_MUSER_Sistema> ...

Optimizing unit <TEMP_MUSER_Sistema> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sistema, actual ratio is 2.
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_3/I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_3/I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_3/I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_3/I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_3/I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_3/I5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_2/XLXI_1/XLXI_3/I6> may hinder timing optimization.
   You may achieve better results by removing this property

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sistema.ngr
Top Level Output File Name         : Sistema
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 354
#      AND2                        : 18
#      AND2B1                      : 17
#      AND2B2                      : 3
#      AND3                        : 35
#      AND3B1                      : 40
#      AND3B2                      : 3
#      AND3B3                      : 1
#      AND4                        : 2
#      BUF                         : 24
#      GND                         : 4
#      INV                         : 22
#      LUT1                        : 15
#      LUT2                        : 4
#      LUT3                        : 4
#      LUT4                        : 7
#      MUXCY                       : 17
#      MUXCY_D                     : 2
#      MUXCY_L                     : 12
#      MUXF5                       : 21
#      OR2                         : 46
#      OR3                         : 5
#      OR3B3                       : 1
#      VCC                         : 1
#      XOR2                        : 10
#      XOR3                        : 8
#      XORCY                       : 32
# FlipFlops/Latches                : 28
#      FD                          : 24
#      FDC                         : 3
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 24
#      IBUF                        : 10
#      OBUF                        : 14
# Logical                          : 3
#      NAND2                       : 1
#      NAND3                       : 1
#      NAND4                       : 1
# Others                           : 19
#      FMAP                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-5 

 Number of Slices:                       26  out of   2448     1%  
 Number of Slice Flip Flops:             28  out of   4896     0%  
 Number of 4 input LUTs:                 52  out of   4896     1%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of     92    28%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 12    |
CLK_AUTO                           | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 3     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.221ns (Maximum Frequency: 75.637MHz)
   Minimum input arrival time before clock: 10.567ns
   Maximum output required time after clock: 7.159ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 13.221ns (frequency: 75.637MHz)
  Total number of paths / destination ports: 1173 / 12
-------------------------------------------------------------------------
Delay:               13.221ns (Levels of Logic = 18)
  Source:            XLXI_17/XLXI_3/I_36_32 (FF)
  Destination:       XLXI_2/XLXI_2/XLXI_1/XLXI_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_17/XLXI_3/I_36_32 to XLXI_2/XLXI_2/XLXI_1/XLXI_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.514   0.893  I_36_32 (Q)
     end scope: 'XLXI_17/XLXI_3'
     AND2B2:I0->O          1   0.612   0.357  XLXI_17/XLXI_17 (XLXN_60)
     INV:I->O              4   0.612   0.499  XLXI_2/XLXI_1/XLXI_2/XLXI_1 (XLXI_2/XLXI_1/XLXI_2/XLXN_50)
     NAND2:I1->O           3   0.612   0.451  XLXI_2/XLXI_1/XLXI_2/XLXI_16 (XLXI_2/XLXI_1/XLXI_2/XLXN_51)
     NAND3:I2->O           2   0.612   0.380  XLXI_2/XLXI_1/XLXI_2/XLXI_2 (XLXI_2/XLXI_1/XLXI_2/XLXN_52)
     INV:I->O              1   0.612   0.357  XLXI_2/XLXI_1/XLXI_2/XLXI_6 (XLXI_2/XLXI_1/XLXI_2/XLXN_98)
     OR2:I0->O             8   0.612   0.643  XLXI_2/XLXI_1/XLXI_2/XLXI_42 (XLXI_2/XLXI_1/XLXN_1)
     BUF:I->O              4   0.612   0.499  XLXI_2/XLXI_1/XLXI_1/XLXI_88 (XLXI_2/XLXI_1/XLXI_1/S_0<7>)
     begin scope: 'XLXI_2/XLXI_1/XLXI_1/XLXI_1_7'
     begin scope: 'I_M23'
     AND3:I2->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           1   0.278   0.357  I_O (O)
     end scope: 'XLXI_2/XLXI_1/XLXI_1/XLXI_1_7'
     begin scope: 'XLXI_2/XLXI_2/XLXI_1/XLXI_1'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5:I0->O           1   0.278   0.000  I_O (O)
     end scope: 'XLXI_2/XLXI_2/XLXI_1/XLXI_1'
     FD:D                      0.268          XLXI_2/XLXI_2/XLXI_1/XLXI_2
    ----------------------------------------
    Total                     13.221ns (8.070ns logic, 5.151ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_AUTO'
  Clock period: 3.676ns (frequency: 272.072MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               3.676ns (Levels of Logic = 16)
  Source:            XLXI_1/counter_1 (FF)
  Destination:       XLXI_1/counter_15 (FF)
  Source Clock:      CLK_AUTO rising
  Destination Clock: CLK_AUTO rising

  Data Path: XLXI_1/counter_1 to XLXI_1/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.509  XLXI_1/counter_1 (XLXI_1/counter_1)
     LUT1:I0->O            1   0.612   0.000  XLXI_1/Mcount_counter_cy<1>_rt (XLXI_1/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_1/Mcount_counter_cy<1> (XLXI_1/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<2> (XLXI_1/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<3> (XLXI_1/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<4> (XLXI_1/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<5> (XLXI_1/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<6> (XLXI_1/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<7> (XLXI_1/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<8> (XLXI_1/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<9> (XLXI_1/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<10> (XLXI_1/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<11> (XLXI_1/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<12> (XLXI_1/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_1/Mcount_counter_cy<13> (XLXI_1/Mcount_counter_cy<13>)
     MUXCY:CI->O           0   0.051   0.000  XLXI_1/Mcount_counter_cy<14> (XLXI_1/Mcount_counter_cy<14>)
     XORCY:CI->O           1   0.699   0.000  XLXI_1/Mcount_counter_xor<15> (XLXI_1/Result<15>)
     FD:D                      0.268          XLXI_1/counter_15
    ----------------------------------------
    Total                      3.676ns (3.167ns logic, 0.509ns route)
                                       (86.2% logic, 13.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 72 / 12
-------------------------------------------------------------------------
Offset:              10.567ns (Levels of Logic = 24)
  Source:            A<0> (PAD)
  Destination:       XLXI_2/XLXI_2/XLXI_1/XLXI_2 (FF)
  Destination Clock: CLK rising

  Data Path: A<0> to XLXI_2/XLXI_2/XLXI_1/XLXI_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  A_0_IBUF (A_0_IBUF)
     begin scope: 'XLXI_2/XLXI_5/XLXI_97_0'
     AND2B1:I1->O          1   0.612   0.357  I_36_7 (M0)
     OR2:I1->O             3   0.612   0.451  I_36_8 (O)
     end scope: 'XLXI_2/XLXI_5/XLXI_97_0'
     begin scope: 'XLXI_2/XLXI_1/XLXI_3'
     XOR2:I1->O            1   0.612   0.000  I_36_228 (I0)
     MUXCY_L:S->LO         1   0.404   0.000  I_36_111 (C0)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_55 (C1)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_62 (C2)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_58 (C3)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_63 (C4)
     MUXCY_L:CI->LO        1   0.051   0.000  I_36_110 (C5)
     MUXCY_D:CI->LO        1   0.399   0.000  I_36_107 (C6)
     XORCY:CI->O           1   0.699   0.357  I_36_80 (S<7>)
     end scope: 'XLXI_2/XLXI_1/XLXI_3'
     begin scope: 'XLXI_2/XLXI_1/XLXI_1/XLXI_1_7'
     begin scope: 'I_M23'
     AND3B1:I2->O          1   0.612   0.357  I_36_31 (M0)
     OR2:I1->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           1   0.278   0.357  I_O (O)
     end scope: 'XLXI_2/XLXI_1/XLXI_1/XLXI_1_7'
     begin scope: 'XLXI_2/XLXI_2/XLXI_1/XLXI_1'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.612   0.357  I_36_30 (M1)
     OR2:I0->O             1   0.612   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5:I0->O           1   0.278   0.000  I_O (O)
     end scope: 'XLXI_2/XLXI_2/XLXI_1/XLXI_1'
     FD:D                      0.268          XLXI_2/XLXI_2/XLXI_1/XLXI_2
    ----------------------------------------
    Total                     10.567ns (7.974ns logic, 2.593ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_AUTO'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              7.145ns (Levels of Logic = 4)
  Source:            XLXI_1/counter_14 (FF)
  Destination:       ca (PAD)
  Source Clock:      CLK_AUTO rising

  Data Path: XLXI_1/counter_14 to ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.514   0.849  XLXI_1/counter_14 (XLXI_1/counter_14)
     LUT3:I0->O            1   0.612   0.000  XLXI_1/Mmux_nibble_4 (XLXI_1/Mmux_nibble_4)
     MUXF5:I0->O           7   0.278   0.754  XLXI_1/Mmux_nibble_2_f5 (XLXI_1/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  XLXI_1/Mrom_segs41 (cd_OBUF)
     OBUF:I->O                 3.169          cd_OBUF (cd)
    ----------------------------------------
    Total                      7.145ns (5.185ns logic, 1.960ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 67 / 9
-------------------------------------------------------------------------
Offset:              7.159ns (Levels of Logic = 5)
  Source:            XLXI_2/XLXI_2/XLXI_11/XLXI_2 (FF)
  Destination:       ZERO (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_2/XLXI_2/XLXI_11/XLXI_2 to ZERO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.514   0.569  XLXI_2/XLXI_2/XLXI_11/XLXI_2 (RES<0>)
     INV:I->O              1   0.612   0.357  XLXI_2/XLXI_3/XLXI_12 (XLXI_2/XLXI_3/XLXN_24)
     begin scope: 'XLXI_2/XLXI_3/XLXI_1'
     AND4:I0->O            1   0.612   0.357  I_36_110 (S0)
     AND2:I0->O            1   0.612   0.357  I_36_142 (O_DUMMY)
     end scope: 'XLXI_2/XLXI_3/XLXI_1'
     OBUF:I->O                 3.169          ZERO_OBUF (ZERO)
    ----------------------------------------
    Total                      7.159ns (5.519ns logic, 1.640ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.20 secs
 
--> 


Total memory usage is 181800 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

