// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "03/31/2021 09:09:42"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module computer (
	clock,
	reset,
	port_in_00,
	port_in_01,
	port_in_02,
	port_in_03,
	port_in_04,
	port_in_05,
	port_in_06,
	port_in_07,
	port_in_08,
	port_in_09,
	port_in_10,
	port_in_11,
	port_in_12,
	port_in_13,
	port_in_14,
	port_in_15,
	port_out_00,
	port_out_01,
	port_out_02,
	port_out_03,
	port_out_04,
	port_out_05,
	port_out_06,
	port_out_07,
	port_out_08,
	port_out_09,
	port_out_10,
	port_out_11,
	port_out_12,
	port_out_13,
	port_out_14,
	port_out_15);
input 	clock;
input 	reset;
input 	[7:0] port_in_00;
input 	[7:0] port_in_01;
input 	[7:0] port_in_02;
input 	[7:0] port_in_03;
input 	[7:0] port_in_04;
input 	[7:0] port_in_05;
input 	[7:0] port_in_06;
input 	[7:0] port_in_07;
input 	[7:0] port_in_08;
input 	[7:0] port_in_09;
input 	[7:0] port_in_10;
input 	[7:0] port_in_11;
input 	[7:0] port_in_12;
input 	[7:0] port_in_13;
input 	[7:0] port_in_14;
input 	[7:0] port_in_15;
output 	[7:0] port_out_00;
output 	[7:0] port_out_01;
output 	[7:0] port_out_02;
output 	[7:0] port_out_03;
output 	[7:0] port_out_04;
output 	[7:0] port_out_05;
output 	[7:0] port_out_06;
output 	[7:0] port_out_07;
output 	[7:0] port_out_08;
output 	[7:0] port_out_09;
output 	[7:0] port_out_10;
output 	[7:0] port_out_11;
output 	[7:0] port_out_12;
output 	[7:0] port_out_13;
output 	[7:0] port_out_14;
output 	[7:0] port_out_15;

// Design Ports Information
// port_out_00[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[1]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[2]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[3]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[4]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[5]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[6]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_00[7]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[0]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[6]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_01[7]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[0]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[2]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[3]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[4]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[5]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[6]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_02[7]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[2]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[4]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[5]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[6]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_03[7]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[0]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[1]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[3]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[4]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[6]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_04[7]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[0]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[1]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[2]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[4]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[5]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_05[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[0]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[2]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[3]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[4]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[5]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[6]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_06[7]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[1]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[4]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[5]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[6]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_07[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[0]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[1]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[5]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[6]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_08[7]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[0]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[1]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[2]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[3]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[4]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[6]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_09[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[0]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[1]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[3]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[4]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[6]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_10[7]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[5]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[6]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_11[7]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[0]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[1]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[3]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[4]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[5]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[6]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_12[7]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[3]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[4]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[6]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_13[7]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[2]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[5]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[6]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_14[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[5]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[6]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_out_15[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[0]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[0]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[0]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[0]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[0]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[0]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[0]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[0]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[7]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[7]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[7]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[7]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[7]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[7]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[7]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[7]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[7]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[7]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[7]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[7]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[6]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[6]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[6]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[6]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[6]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[6]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[6]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[6]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[6]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[6]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[6]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[6]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[5]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[5]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[5]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[5]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[5]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[5]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[5]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[5]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[5]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[5]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[5]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[5]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[5]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[4]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[4]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[4]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[4]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[4]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[4]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[4]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[4]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[4]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[4]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[3]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[3]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[3]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[3]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[3]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[3]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[3]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[3]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[3]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[3]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[3]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[3]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[3]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[2]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[2]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[2]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[2]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[2]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[2]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[2]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[2]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[2]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[2]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_03[1]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_09[1]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_01[1]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_11[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_12[1]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_06[1]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_04[1]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_14[1]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_02[1]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_08[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_00[1]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_10[1]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_07[1]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_13[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_05[1]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// port_in_15[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \port_out_00[0]~output_o ;
wire \port_out_00[1]~output_o ;
wire \port_out_00[2]~output_o ;
wire \port_out_00[3]~output_o ;
wire \port_out_00[4]~output_o ;
wire \port_out_00[5]~output_o ;
wire \port_out_00[6]~output_o ;
wire \port_out_00[7]~output_o ;
wire \port_out_01[0]~output_o ;
wire \port_out_01[1]~output_o ;
wire \port_out_01[2]~output_o ;
wire \port_out_01[3]~output_o ;
wire \port_out_01[4]~output_o ;
wire \port_out_01[5]~output_o ;
wire \port_out_01[6]~output_o ;
wire \port_out_01[7]~output_o ;
wire \port_out_02[0]~output_o ;
wire \port_out_02[1]~output_o ;
wire \port_out_02[2]~output_o ;
wire \port_out_02[3]~output_o ;
wire \port_out_02[4]~output_o ;
wire \port_out_02[5]~output_o ;
wire \port_out_02[6]~output_o ;
wire \port_out_02[7]~output_o ;
wire \port_out_03[0]~output_o ;
wire \port_out_03[1]~output_o ;
wire \port_out_03[2]~output_o ;
wire \port_out_03[3]~output_o ;
wire \port_out_03[4]~output_o ;
wire \port_out_03[5]~output_o ;
wire \port_out_03[6]~output_o ;
wire \port_out_03[7]~output_o ;
wire \port_out_04[0]~output_o ;
wire \port_out_04[1]~output_o ;
wire \port_out_04[2]~output_o ;
wire \port_out_04[3]~output_o ;
wire \port_out_04[4]~output_o ;
wire \port_out_04[5]~output_o ;
wire \port_out_04[6]~output_o ;
wire \port_out_04[7]~output_o ;
wire \port_out_05[0]~output_o ;
wire \port_out_05[1]~output_o ;
wire \port_out_05[2]~output_o ;
wire \port_out_05[3]~output_o ;
wire \port_out_05[4]~output_o ;
wire \port_out_05[5]~output_o ;
wire \port_out_05[6]~output_o ;
wire \port_out_05[7]~output_o ;
wire \port_out_06[0]~output_o ;
wire \port_out_06[1]~output_o ;
wire \port_out_06[2]~output_o ;
wire \port_out_06[3]~output_o ;
wire \port_out_06[4]~output_o ;
wire \port_out_06[5]~output_o ;
wire \port_out_06[6]~output_o ;
wire \port_out_06[7]~output_o ;
wire \port_out_07[0]~output_o ;
wire \port_out_07[1]~output_o ;
wire \port_out_07[2]~output_o ;
wire \port_out_07[3]~output_o ;
wire \port_out_07[4]~output_o ;
wire \port_out_07[5]~output_o ;
wire \port_out_07[6]~output_o ;
wire \port_out_07[7]~output_o ;
wire \port_out_08[0]~output_o ;
wire \port_out_08[1]~output_o ;
wire \port_out_08[2]~output_o ;
wire \port_out_08[3]~output_o ;
wire \port_out_08[4]~output_o ;
wire \port_out_08[5]~output_o ;
wire \port_out_08[6]~output_o ;
wire \port_out_08[7]~output_o ;
wire \port_out_09[0]~output_o ;
wire \port_out_09[1]~output_o ;
wire \port_out_09[2]~output_o ;
wire \port_out_09[3]~output_o ;
wire \port_out_09[4]~output_o ;
wire \port_out_09[5]~output_o ;
wire \port_out_09[6]~output_o ;
wire \port_out_09[7]~output_o ;
wire \port_out_10[0]~output_o ;
wire \port_out_10[1]~output_o ;
wire \port_out_10[2]~output_o ;
wire \port_out_10[3]~output_o ;
wire \port_out_10[4]~output_o ;
wire \port_out_10[5]~output_o ;
wire \port_out_10[6]~output_o ;
wire \port_out_10[7]~output_o ;
wire \port_out_11[0]~output_o ;
wire \port_out_11[1]~output_o ;
wire \port_out_11[2]~output_o ;
wire \port_out_11[3]~output_o ;
wire \port_out_11[4]~output_o ;
wire \port_out_11[5]~output_o ;
wire \port_out_11[6]~output_o ;
wire \port_out_11[7]~output_o ;
wire \port_out_12[0]~output_o ;
wire \port_out_12[1]~output_o ;
wire \port_out_12[2]~output_o ;
wire \port_out_12[3]~output_o ;
wire \port_out_12[4]~output_o ;
wire \port_out_12[5]~output_o ;
wire \port_out_12[6]~output_o ;
wire \port_out_12[7]~output_o ;
wire \port_out_13[0]~output_o ;
wire \port_out_13[1]~output_o ;
wire \port_out_13[2]~output_o ;
wire \port_out_13[3]~output_o ;
wire \port_out_13[4]~output_o ;
wire \port_out_13[5]~output_o ;
wire \port_out_13[6]~output_o ;
wire \port_out_13[7]~output_o ;
wire \port_out_14[0]~output_o ;
wire \port_out_14[1]~output_o ;
wire \port_out_14[2]~output_o ;
wire \port_out_14[3]~output_o ;
wire \port_out_14[4]~output_o ;
wire \port_out_14[5]~output_o ;
wire \port_out_14[6]~output_o ;
wire \port_out_14[7]~output_o ;
wire \port_out_15[0]~output_o ;
wire \port_out_15[1]~output_o ;
wire \port_out_15[2]~output_o ;
wire \port_out_15[3]~output_o ;
wire \port_out_15[4]~output_o ;
wire \port_out_15[5]~output_o ;
wire \port_out_15[6]~output_o ;
wire \port_out_15[7]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \cpu0|datapath0|PC_uns[0]~8_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \cpu0|control0|next_state.S_FETCH_0~0_combout ;
wire \cpu0|control0|Equal6~1_combout ;
wire \cpu0|datapath0|PC_uns[0]~9 ;
wire \cpu0|datapath0|PC_uns[1]~11_combout ;
wire \cpu0|control0|Equal17~0_combout ;
wire \cpu0|control0|Equal11~4_combout ;
wire \cpu0|control0|Equal14~0_combout ;
wire \cpu0|control0|ALU_Sel[2]~10_combout ;
wire \cpu0|control0|ALU_Sel[0]~14_combout ;
wire \cpu0|control0|ALU_Sel[0]~15_combout ;
wire \cpu0|control0|comb~6_combout ;
wire \cpu0|control0|comb~5_combout ;
wire \cpu0|datapath0|PC_uns[4]~18 ;
wire \cpu0|datapath0|PC_uns[5]~19_combout ;
wire \cpu0|datapath0|Mux2~0_combout ;
wire \cpu0|datapath0|Mux1~0_combout ;
wire \cpu0|datapath0|Mux8~2_combout ;
wire \cpu0|datapath0|MAR_out[3]~feeder_combout ;
wire \memory0|ROM|Mux0~0_combout ;
wire \memory0|ROM|Mux0~1_combout ;
wire \cpu0|datapath0|Mux8~5_combout ;
wire \memory0|RW|RW~17feeder_combout ;
wire \memory0|RW|RW~17_q ;
wire \cpu0|control0|writ~combout ;
wire \memory0|RW|RW~40_combout ;
wire \cpu0|datapath0|Mux6~0_combout ;
wire \memory0|RW|RW_rtl_0|auto_generated|ram_block1a7 ;
wire \memory0|RW|RW~33_combout ;
wire \memory0|RW|MEMORY~0_combout ;
wire \cpu0|datapath0|Mux11~0_combout ;
wire \cpu0|datapath0|Mux8~8_combout ;
wire \port_in_06[7]~input_o ;
wire \port_in_04[7]~input_o ;
wire \port_in_12[7]~input_o ;
wire \memory0|data_out[7]~0_combout ;
wire \port_in_14[7]~input_o ;
wire \memory0|data_out[7]~1_combout ;
wire \port_in_13[7]~input_o ;
wire \port_in_05[7]~input_o ;
wire \port_in_07[7]~input_o ;
wire \memory0|data_out[7]~7_combout ;
wire \port_in_15[7]~input_o ;
wire \memory0|data_out[7]~8_combout ;
wire \port_in_02[7]~input_o ;
wire \port_in_10[7]~input_o ;
wire \port_in_08[7]~input_o ;
wire \port_in_00[7]~input_o ;
wire \memory0|data_out[7]~4_combout ;
wire \memory0|data_out[7]~5_combout ;
wire \port_in_09[7]~input_o ;
wire \port_in_11[7]~input_o ;
wire \port_in_03[7]~input_o ;
wire \port_in_01[7]~input_o ;
wire \memory0|data_out[7]~2_combout ;
wire \memory0|data_out[7]~3_combout ;
wire \memory0|data_out[7]~6_combout ;
wire \memory0|data_out[7]~9_combout ;
wire \cpu0|datapath0|Mux8~6_combout ;
wire \cpu0|control0|comb~0_combout ;
wire \cpu0|control0|comb~2_combout ;
wire \cpu0|control0|Equal18~0_combout ;
wire \cpu0|control0|IR_Load~0_combout ;
wire \cpu0|control0|comb~1_combout ;
wire \cpu0|datapath0|ALU_MAP|Equal0~0_combout ;
wire \cpu0|datapath0|Mux8~3_combout ;
wire \cpu0|control0|Selector7~1_combout ;
wire \cpu0|control0|B_Load~combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~1 ;
wire \cpu0|datapath0|ALU_MAP|Add0~3 ;
wire \cpu0|datapath0|ALU_MAP|Add0~5 ;
wire \cpu0|datapath0|ALU_MAP|Add0~7 ;
wire \cpu0|datapath0|ALU_MAP|Add0~9 ;
wire \cpu0|datapath0|ALU_MAP|Add0~11 ;
wire \cpu0|datapath0|ALU_MAP|Add0~13 ;
wire \cpu0|datapath0|ALU_MAP|Add0~14_combout ;
wire \cpu0|datapath0|Mux8~4_combout ;
wire \cpu0|datapath0|Mux8~7_combout ;
wire \cpu0|datapath0|Mux11~1_combout ;
wire \cpu0|datapath0|Mux11~2_combout ;
wire \memory0|RW|RW_rtl_0_bypass[23]~feeder_combout ;
wire \memory0|RW|RW_rtl_0|auto_generated|ram_block1a6 ;
wire \memory0|RW|RW~34_combout ;
wire \port_in_11[6]~input_o ;
wire \port_in_15[6]~input_o ;
wire \port_in_10[6]~input_o ;
wire \port_in_14[6]~input_o ;
wire \cpu0|datapath0|Mux9~7_combout ;
wire \cpu0|datapath0|Mux9~8_combout ;
wire \port_in_12[6]~input_o ;
wire \port_in_13[6]~input_o ;
wire \port_in_08[6]~input_o ;
wire \port_in_09[6]~input_o ;
wire \cpu0|datapath0|Mux9~0_combout ;
wire \cpu0|datapath0|Mux9~1_combout ;
wire \port_in_03[6]~input_o ;
wire \port_in_07[6]~input_o ;
wire \port_in_06[6]~input_o ;
wire \port_in_02[6]~input_o ;
wire \cpu0|datapath0|Mux9~2_combout ;
wire \cpu0|datapath0|Mux9~3_combout ;
wire \port_in_04[6]~input_o ;
wire \port_in_05[6]~input_o ;
wire \port_in_00[6]~input_o ;
wire \port_in_01[6]~input_o ;
wire \cpu0|datapath0|Mux9~4_combout ;
wire \cpu0|datapath0|Mux9~5_combout ;
wire \cpu0|datapath0|Mux9~6_combout ;
wire \cpu0|datapath0|Mux9~9_combout ;
wire \memory0|ROM|Mux1~0_combout ;
wire \memory0|ROM|Mux1~1_combout ;
wire \cpu0|datapath0|Mux9~10_combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~12_combout ;
wire \cpu0|datapath0|Mux9~11_combout ;
wire \cpu0|datapath0|Mux9~12_combout ;
wire \cpu0|datapath0|Mux9~13_combout ;
wire \cpu0|datapath0|IR[7]~feeder_combout ;
wire \cpu0|control0|Equal0~2_combout ;
wire \cpu0|control0|Equal0~4_combout ;
wire \cpu0|control0|next_state~32_combout ;
wire \cpu0|control0|current_state.S_LDA_DIR_4~q ;
wire \cpu0|control0|current_state.S_LDA_DIR_5~feeder_combout ;
wire \cpu0|control0|current_state.S_LDA_DIR_5~q ;
wire \cpu0|control0|current_state.S_LDA_DIR_6~q ;
wire \cpu0|control0|PC_Inc~6_combout ;
wire \cpu0|control0|PC_Inc~3_combout ;
wire \cpu0|control0|PC_Inc~19_combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~0_combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~2_combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~4_combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~6_combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~8_combout ;
wire \cpu0|datapath0|ALU_MAP|NZVC[2]~4_combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~10_combout ;
wire \cpu0|datapath0|ALU_MAP|NZVC[2]~5_combout ;
wire \cpu0|datapath0|ALU_MAP|NZVC[2]~6_combout ;
wire \cpu0|control0|comb~8_combout ;
wire \cpu0|control0|comb~7_combout ;
wire \cpu0|control0|CCR_Load~combout ;
wire \cpu0|control0|OUTPUT_LOGIC~2_combout ;
wire \cpu0|control0|Selector15~0_combout ;
wire \cpu0|control0|Equal0~3_combout ;
wire \cpu0|control0|ALU_Sel[2]~2_combout ;
wire \cpu0|control0|ALU_Sel[2]~3_combout ;
wire \cpu0|control0|ALU_Sel[2]~4_combout ;
wire \cpu0|control0|Equal6~0_combout ;
wire \cpu0|control0|Equal6~2_combout ;
wire \cpu0|control0|ALU_Sel[2]~5_combout ;
wire \cpu0|datapath0|ALU_MAP|NZVC[1]~7_combout ;
wire \cpu0|control0|ALU_Sel[2]~6_combout ;
wire \cpu0|control0|ALU_Sel[2]~7_combout ;
wire \cpu0|control0|ALU_Sel[2]~8_combout ;
wire \cpu0|control0|ALU_Sel[2]~9_combout ;
wire \cpu0|control0|Selector15~1_combout ;
wire \cpu0|control0|Selector15~2_combout ;
wire \cpu0|control0|MAR_Load~combout ;
wire \memory0|RW|RW_rtl_0_bypass[8]~feeder_combout ;
wire \memory0|RW|RW~27_combout ;
wire \memory0|RW|RW_rtl_0_bypass[3]~feeder_combout ;
wire \memory0|RW|RW_rtl_0_bypass[4]~feeder_combout ;
wire \memory0|RW|RW~26_combout ;
wire \memory0|RW|RW~28_combout ;
wire \memory0|RW|RW_rtl_0_bypass[9]~feeder_combout ;
wire \memory0|RW|RW_rtl_0_bypass[12]~feeder_combout ;
wire \memory0|RW|RW_rtl_0_bypass[11]~feeder_combout ;
wire \memory0|RW|RW~29_combout ;
wire \memory0|RW|RW_rtl_0_bypass[15]~feeder_combout ;
wire \memory0|RW|RW~30_combout ;
wire \memory0|RW|RW~31_combout ;
wire \memory0|RW|RW_rtl_0_bypass[22]~feeder_combout ;
wire \memory0|RW|RW_rtl_0|auto_generated|ram_block1a5 ;
wire \memory0|RW|RW~35_combout ;
wire \port_in_07[5]~input_o ;
wire \port_in_15[5]~input_o ;
wire \port_in_05[5]~input_o ;
wire \port_in_13[5]~input_o ;
wire \cpu0|datapath0|Mux10~7_combout ;
wire \cpu0|datapath0|Mux10~8_combout ;
wire \port_in_03[5]~input_o ;
wire \port_in_01[5]~input_o ;
wire \port_in_09[5]~input_o ;
wire \cpu0|datapath0|Mux10~0_combout ;
wire \port_in_11[5]~input_o ;
wire \cpu0|datapath0|Mux10~1_combout ;
wire \port_in_02[5]~input_o ;
wire \port_in_10[5]~input_o ;
wire \port_in_08[5]~input_o ;
wire \port_in_00[5]~input_o ;
wire \cpu0|datapath0|Mux10~4_combout ;
wire \cpu0|datapath0|Mux10~5_combout ;
wire \port_in_14[5]~input_o ;
wire \port_in_12[5]~input_o ;
wire \port_in_04[5]~input_o ;
wire \port_in_06[5]~input_o ;
wire \cpu0|datapath0|Mux10~2_combout ;
wire \cpu0|datapath0|Mux10~3_combout ;
wire \cpu0|datapath0|Mux10~6_combout ;
wire \cpu0|datapath0|Mux10~9_combout ;
wire \memory0|ROM|Mux2~0_combout ;
wire \memory0|ROM|Mux2~1_combout ;
wire \cpu0|datapath0|Mux10~10_combout ;
wire \cpu0|datapath0|Mux10~11_combout ;
wire \cpu0|datapath0|Mux10~12_combout ;
wire \cpu0|datapath0|Mux10~13_combout ;
wire \cpu0|control0|Selector11~0_combout ;
wire \cpu0|control0|next_state~31_combout ;
wire \cpu0|control0|current_state.S_LDA_IMM_4~q ;
wire \cpu0|control0|current_state.S_LDA_IMM_5~feeder_combout ;
wire \cpu0|control0|current_state.S_LDA_IMM_5~q ;
wire \cpu0|control0|Selector11~1_combout ;
wire \cpu0|control0|Selector11~2_combout ;
wire \cpu0|control0|Selector11~3_combout ;
wire \cpu0|control0|PC_Inc~combout ;
wire \cpu0|datapath0|PC_uns[5]~10_combout ;
wire \cpu0|datapath0|PC_uns[5]~20 ;
wire \cpu0|datapath0|PC_uns[6]~21_combout ;
wire \cpu0|datapath0|PC_uns[6]~22 ;
wire \cpu0|datapath0|PC_uns[7]~23_combout ;
wire \cpu0|datapath0|A_out[7]~feeder_combout ;
wire \cpu0|datapath0|Mux0~0_combout ;
wire \cpu0|datapath0|ALU_MAP|Add0~15 ;
wire \cpu0|datapath0|ALU_MAP|Add0~16_combout ;
wire \cpu0|datapath0|ALU_MAP|NZVC[0]~8_combout ;
wire \cpu0|control0|OUTPUT_LOGIC~4_combout ;
wire \cpu0|control0|CCR_Load~0_combout ;
wire \cpu0|control0|ALU_Sel[2]~11_combout ;
wire \cpu0|control0|ALU_Sel[1]~12_combout ;
wire \cpu0|control0|ALU_Sel[1]~13_combout ;
wire \cpu0|control0|comb~3_combout ;
wire \cpu0|control0|comb~4_combout ;
wire \cpu0|datapath0|ALU_MAP|NZVC[3]~9_combout ;
wire \cpu0|control0|next_state.S_BMI_4~0_combout ;
wire \cpu0|control0|current_state.S_BMI_4~q ;
wire \cpu0|control0|current_state.S_BMI_5~feeder_combout ;
wire \cpu0|control0|current_state.S_BMI_5~q ;
wire \cpu0|control0|current_state.S_BMI_6~q ;
wire \cpu0|control0|next_state.S_BEQ_4~0_combout ;
wire \cpu0|control0|current_state.S_BEQ_4~q ;
wire \cpu0|control0|current_state.S_BEQ_5~feeder_combout ;
wire \cpu0|control0|current_state.S_BEQ_5~q ;
wire \cpu0|control0|current_state.S_BEQ_6~q ;
wire \cpu0|control0|next_state~34_combout ;
wire \cpu0|control0|current_state.S_BRA_4~q ;
wire \cpu0|control0|current_state.S_BRA_5~q ;
wire \cpu0|control0|current_state.S_BRA_6~feeder_combout ;
wire \cpu0|control0|current_state.S_BRA_6~q ;
wire \cpu0|control0|current_state.S_BVS_6~q ;
wire \cpu0|control0|next_state.S_BCS_4~0_combout ;
wire \cpu0|control0|current_state.S_BCS_4~q ;
wire \cpu0|control0|current_state.S_BCS_5~feeder_combout ;
wire \cpu0|control0|current_state.S_BCS_5~q ;
wire \cpu0|control0|current_state.S_BCS_6~q ;
wire \cpu0|control0|WideOr5~0_combout ;
wire \cpu0|control0|WideOr5~1_combout ;
wire \cpu0|control0|PC_Load~combout ;
wire \cpu0|datapath0|PC_uns[1]~12 ;
wire \cpu0|datapath0|PC_uns[2]~13_combout ;
wire \cpu0|datapath0|PC_uns[2]~14 ;
wire \cpu0|datapath0|PC_uns[3]~15_combout ;
wire \cpu0|datapath0|PC_uns[3]~16 ;
wire \cpu0|datapath0|PC_uns[4]~17_combout ;
wire \cpu0|datapath0|Mux3~0_combout ;
wire \memory0|RW|RW_rtl_0_bypass[21]~feeder_combout ;
wire \memory0|RW|RW_rtl_0|auto_generated|ram_block1a4 ;
wire \memory0|RW|RW~36_combout ;
wire \port_in_13[4]~input_o ;
wire \port_in_09[4]~input_o ;
wire \port_in_12[4]~input_o ;
wire \port_in_08[4]~input_o ;
wire \cpu0|datapath0|Mux11~3_combout ;
wire \cpu0|datapath0|Mux11~4_combout ;
wire \port_in_15[4]~input_o ;
wire \port_in_11[4]~input_o ;
wire \port_in_10[4]~input_o ;
wire \cpu0|datapath0|Mux11~10_combout ;
wire \port_in_14[4]~input_o ;
wire \cpu0|datapath0|Mux11~11_combout ;
wire \port_in_07[4]~input_o ;
wire \port_in_06[4]~input_o ;
wire \port_in_03[4]~input_o ;
wire \port_in_02[4]~input_o ;
wire \cpu0|datapath0|Mux11~5_combout ;
wire \cpu0|datapath0|Mux11~6_combout ;
wire \port_in_05[4]~input_o ;
wire \port_in_01[4]~input_o ;
wire \port_in_00[4]~input_o ;
wire \port_in_04[4]~input_o ;
wire \cpu0|datapath0|Mux11~7_combout ;
wire \cpu0|datapath0|Mux11~8_combout ;
wire \cpu0|datapath0|Mux11~9_combout ;
wire \cpu0|datapath0|Mux11~12_combout ;
wire \memory0|ROM|Mux3~0_combout ;
wire \memory0|ROM|Mux3~1_combout ;
wire \cpu0|datapath0|Mux11~13_combout ;
wire \cpu0|datapath0|Mux11~14_combout ;
wire \cpu0|datapath0|Mux11~15_combout ;
wire \cpu0|datapath0|Mux11~16_combout ;
wire \cpu0|datapath0|IR[4]~feeder_combout ;
wire \cpu0|control0|Equal11~3_combout ;
wire \cpu0|control0|Equal15~0_combout ;
wire \cpu0|control0|current_state.S_LDA_DIR_7~q ;
wire \cpu0|control0|current_state.S_LDA_DIR_8~q ;
wire \cpu0|control0|current_state.S_LDA_IMM_6~q ;
wire \cpu0|control0|WideOr12~1_combout ;
wire \cpu0|control0|Selector9~0_combout ;
wire \cpu0|control0|Selector9~1_combout ;
wire \cpu0|control0|A_Load~combout ;
wire \cpu0|datapath0|Mux5~0_combout ;
wire \memory0|RW|RW_rtl_0_bypass[19]~feeder_combout ;
wire \memory0|RW|RW_rtl_0|auto_generated|ram_block1a2 ;
wire \memory0|RW|RW~38_combout ;
wire \port_in_15[2]~input_o ;
wire \port_in_11[2]~input_o ;
wire \port_in_10[2]~input_o ;
wire \port_in_14[2]~input_o ;
wire \cpu0|datapath0|Mux13~7_combout ;
wire \cpu0|datapath0|Mux13~8_combout ;
wire \port_in_13[2]~input_o ;
wire \port_in_12[2]~input_o ;
wire \port_in_09[2]~input_o ;
wire \port_in_08[2]~input_o ;
wire \cpu0|datapath0|Mux13~0_combout ;
wire \cpu0|datapath0|Mux13~1_combout ;
wire \port_in_07[2]~input_o ;
wire \port_in_03[2]~input_o ;
wire \port_in_02[2]~input_o ;
wire \port_in_06[2]~input_o ;
wire \cpu0|datapath0|Mux13~2_combout ;
wire \cpu0|datapath0|Mux13~3_combout ;
wire \port_in_04[2]~input_o ;
wire \port_in_05[2]~input_o ;
wire \port_in_00[2]~input_o ;
wire \port_in_01[2]~input_o ;
wire \cpu0|datapath0|Mux13~4_combout ;
wire \cpu0|datapath0|Mux13~5_combout ;
wire \cpu0|datapath0|Mux13~6_combout ;
wire \cpu0|datapath0|Mux13~9_combout ;
wire \memory0|ROM|Mux5~0_combout ;
wire \memory0|ROM|Mux5~1_combout ;
wire \cpu0|datapath0|Mux13~10_combout ;
wire \cpu0|datapath0|Mux13~11_combout ;
wire \cpu0|datapath0|Mux13~12_combout ;
wire \cpu0|datapath0|Mux13~13_combout ;
wire \cpu0|control0|OUTPUT_LOGIC~5_combout ;
wire \cpu0|control0|CCR_Load~1_combout ;
wire \cpu0|control0|Selector1~0_combout ;
wire \cpu0|datapath0|Mux4~0_combout ;
wire \memory0|RW|RW_rtl_0_bypass[20]~feeder_combout ;
wire \memory0|RW|RW_rtl_0|auto_generated|ram_block1a3 ;
wire \memory0|RW|RW~37_combout ;
wire \port_in_06[3]~input_o ;
wire \port_in_14[3]~input_o ;
wire \port_in_04[3]~input_o ;
wire \port_in_12[3]~input_o ;
wire \cpu0|datapath0|Mux12~0_combout ;
wire \cpu0|datapath0|Mux12~1_combout ;
wire \port_in_13[3]~input_o ;
wire \port_in_15[3]~input_o ;
wire \port_in_07[3]~input_o ;
wire \port_in_05[3]~input_o ;
wire \cpu0|datapath0|Mux12~7_combout ;
wire \cpu0|datapath0|Mux12~8_combout ;
wire \port_in_09[3]~input_o ;
wire \port_in_11[3]~input_o ;
wire \port_in_01[3]~input_o ;
wire \port_in_03[3]~input_o ;
wire \cpu0|datapath0|Mux12~2_combout ;
wire \cpu0|datapath0|Mux12~3_combout ;
wire \port_in_10[3]~input_o ;
wire \port_in_02[3]~input_o ;
wire \port_in_00[3]~input_o ;
wire \port_in_08[3]~input_o ;
wire \cpu0|datapath0|Mux12~4_combout ;
wire \cpu0|datapath0|Mux12~5_combout ;
wire \cpu0|datapath0|Mux12~6_combout ;
wire \cpu0|datapath0|Mux12~9_combout ;
wire \memory0|ROM|Mux4~0_combout ;
wire \memory0|ROM|Mux4~1_combout ;
wire \cpu0|datapath0|Mux12~10_combout ;
wire \cpu0|datapath0|Mux12~11_combout ;
wire \cpu0|datapath0|Mux12~12_combout ;
wire \cpu0|datapath0|Mux12~13_combout ;
wire \cpu0|datapath0|IR[3]~feeder_combout ;
wire \cpu0|control0|Equal7~0_combout ;
wire \cpu0|control0|OUTPUT_LOGIC~3_combout ;
wire \cpu0|control0|next_state.S_BVS_4~0_combout ;
wire \cpu0|control0|current_state.S_BVS_4~q ;
wire \cpu0|control0|current_state.S_BVS_5~feeder_combout ;
wire \cpu0|control0|current_state.S_BVS_5~q ;
wire \cpu0|control0|next_state.S_FETCH_0~2_combout ;
wire \cpu0|control0|next_state.S_FETCH_0~1_combout ;
wire \cpu0|control0|next_state.S_FETCH_0~3_combout ;
wire \cpu0|control0|Selector5~0_combout ;
wire \memory0|RW|RW_rtl_0_bypass[18]~feeder_combout ;
wire \memory0|RW|RW_rtl_0|auto_generated|ram_block1a1 ;
wire \memory0|RW|RW~39_combout ;
wire \port_in_11[1]~input_o ;
wire \port_in_03[1]~input_o ;
wire \port_in_01[1]~input_o ;
wire \port_in_09[1]~input_o ;
wire \cpu0|datapath0|Mux14~0_combout ;
wire \cpu0|datapath0|Mux14~1_combout ;
wire \port_in_07[1]~input_o ;
wire \port_in_15[1]~input_o ;
wire \port_in_13[1]~input_o ;
wire \port_in_05[1]~input_o ;
wire \cpu0|datapath0|Mux14~7_combout ;
wire \cpu0|datapath0|Mux14~8_combout ;
wire \port_in_02[1]~input_o ;
wire \port_in_10[1]~input_o ;
wire \port_in_08[1]~input_o ;
wire \port_in_00[1]~input_o ;
wire \cpu0|datapath0|Mux14~4_combout ;
wire \cpu0|datapath0|Mux14~5_combout ;
wire \port_in_12[1]~input_o ;
wire \port_in_14[1]~input_o ;
wire \port_in_04[1]~input_o ;
wire \port_in_06[1]~input_o ;
wire \cpu0|datapath0|Mux14~2_combout ;
wire \cpu0|datapath0|Mux14~3_combout ;
wire \cpu0|datapath0|Mux14~6_combout ;
wire \cpu0|datapath0|Mux14~9_combout ;
wire \memory0|ROM|Mux6~0_combout ;
wire \memory0|ROM|Mux6~1_combout ;
wire \cpu0|datapath0|Mux14~10_combout ;
wire \cpu0|datapath0|Mux14~11_combout ;
wire \cpu0|datapath0|Mux14~12_combout ;
wire \cpu0|datapath0|Mux14~13_combout ;
wire \cpu0|control0|Equal11~2_combout ;
wire \cpu0|control0|Equal16~0_combout ;
wire \cpu0|control0|Selector7~0_combout ;
wire \cpu0|control0|Selector0~0_combout ;
wire \cpu0|control0|Selector0~0clkctrl_outclk ;
wire \cpu0|control0|IR_Load~combout ;
wire \cpu0|control0|next_state.S_FETCH_0~9_combout ;
wire \cpu0|control0|next_state.S_FETCH_0~6_combout ;
wire \cpu0|control0|next_state.S_FETCH_0~7_combout ;
wire \cpu0|control0|next_state.S_FETCH_0~5_combout ;
wire \cpu0|control0|next_state.S_FETCH_0~8_combout ;
wire \cpu0|control0|next_state.S_FETCH_0~4_combout ;
wire \cpu0|control0|next_state.S_FETCH_0~10_combout ;
wire \cpu0|control0|current_state.S_FETCH_0~q ;
wire \cpu0|control0|current_state.S_FETCH_1~0_combout ;
wire \cpu0|control0|current_state.S_FETCH_1~q ;
wire \cpu0|control0|current_state.S_FETCH_2~q ;
wire \cpu0|control0|current_state.S_DECODE_3~q ;
wire \cpu0|control0|next_state~33_combout ;
wire \cpu0|control0|current_state.S_STA_DIR_4~q ;
wire \cpu0|control0|current_state.S_STA_DIR_5~q ;
wire \cpu0|control0|current_state.S_STA_DIR_6~feeder_combout ;
wire \cpu0|control0|current_state.S_STA_DIR_6~q ;
wire \cpu0|control0|current_state.S_STA_DIR_7~q ;
wire \cpu0|control0|WideOr12~0_combout ;
wire \cpu0|control0|WideOr12~2_combout ;
wire \memory0|RW|RW_rtl_0_bypass[17]~feeder_combout ;
wire \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memory0|RW|RW~32_combout ;
wire \port_in_15[0]~input_o ;
wire \port_in_14[0]~input_o ;
wire \port_in_11[0]~input_o ;
wire \port_in_10[0]~input_o ;
wire \cpu0|datapath0|Mux15~7_combout ;
wire \cpu0|datapath0|Mux15~8_combout ;
wire \port_in_07[0]~input_o ;
wire \port_in_06[0]~input_o ;
wire \port_in_03[0]~input_o ;
wire \port_in_02[0]~input_o ;
wire \cpu0|datapath0|Mux15~2_combout ;
wire \cpu0|datapath0|Mux15~3_combout ;
wire \port_in_05[0]~input_o ;
wire \port_in_01[0]~input_o ;
wire \port_in_00[0]~input_o ;
wire \port_in_04[0]~input_o ;
wire \cpu0|datapath0|Mux15~4_combout ;
wire \cpu0|datapath0|Mux15~5_combout ;
wire \cpu0|datapath0|Mux15~6_combout ;
wire \port_in_13[0]~input_o ;
wire \port_in_09[0]~input_o ;
wire \port_in_12[0]~input_o ;
wire \port_in_08[0]~input_o ;
wire \cpu0|datapath0|Mux15~0_combout ;
wire \cpu0|datapath0|Mux15~1_combout ;
wire \cpu0|datapath0|Mux15~9_combout ;
wire \memory0|ROM|Mux7~2_combout ;
wire \cpu0|datapath0|Mux15~10_combout ;
wire \cpu0|datapath0|Mux15~11_combout ;
wire \cpu0|datapath0|Mux15~12_combout ;
wire \cpu0|datapath0|Mux15~13_combout ;
wire \cpu0|datapath0|Mux7~0_combout ;
wire \memory0|port_out_00[0]~feeder_combout ;
wire \memory0|PORT0~0_combout ;
wire \memory0|PORT0~1_combout ;
wire \memory0|PORT0~2_combout ;
wire \memory0|port_out_00[1]~feeder_combout ;
wire \memory0|port_out_00[2]~feeder_combout ;
wire \memory0|port_out_00[3]~feeder_combout ;
wire \memory0|port_out_00[4]~feeder_combout ;
wire \memory0|port_out_00[5]~feeder_combout ;
wire \memory0|port_out_00[6]~feeder_combout ;
wire \memory0|port_out_00[7]~feeder_combout ;
wire \memory0|port_out_01[0]~feeder_combout ;
wire \memory0|PORT1~0_combout ;
wire \memory0|port_out_01[1]~feeder_combout ;
wire \memory0|port_out_01[2]~feeder_combout ;
wire \memory0|port_out_01[3]~feeder_combout ;
wire \memory0|port_out_01[4]~feeder_combout ;
wire \memory0|port_out_01[5]~feeder_combout ;
wire \memory0|port_out_01[6]~feeder_combout ;
wire \memory0|port_out_01[7]~feeder_combout ;
wire \memory0|PORT2~0_combout ;
wire \memory0|PORT2~1_combout ;
wire \memory0|port_out_02[1]~feeder_combout ;
wire \memory0|port_out_02[2]~feeder_combout ;
wire \memory0|port_out_02[3]~feeder_combout ;
wire \memory0|port_out_02[4]~feeder_combout ;
wire \memory0|port_out_02[5]~feeder_combout ;
wire \memory0|port_out_02[6]~feeder_combout ;
wire \memory0|port_out_02[7]~feeder_combout ;
wire \memory0|port_out_03[0]~feeder_combout ;
wire \memory0|PORT3~0_combout ;
wire \memory0|port_out_03[1]~feeder_combout ;
wire \memory0|port_out_03[2]~feeder_combout ;
wire \memory0|port_out_03[3]~feeder_combout ;
wire \memory0|port_out_03[4]~feeder_combout ;
wire \memory0|port_out_03[5]~feeder_combout ;
wire \memory0|port_out_03[6]~feeder_combout ;
wire \memory0|port_out_03[7]~feeder_combout ;
wire \memory0|port_out_04[0]~feeder_combout ;
wire \memory0|PORT4~0_combout ;
wire \memory0|port_out_04[1]~feeder_combout ;
wire \memory0|port_out_04[2]~feeder_combout ;
wire \memory0|port_out_04[3]~feeder_combout ;
wire \memory0|port_out_04[4]~feeder_combout ;
wire \memory0|port_out_04[5]~feeder_combout ;
wire \memory0|port_out_04[6]~feeder_combout ;
wire \memory0|port_out_04[7]~feeder_combout ;
wire \memory0|PORT5~0_combout ;
wire \memory0|port_out_05[1]~feeder_combout ;
wire \memory0|port_out_05[2]~feeder_combout ;
wire \memory0|port_out_05[3]~feeder_combout ;
wire \memory0|port_out_05[4]~feeder_combout ;
wire \memory0|port_out_05[5]~feeder_combout ;
wire \memory0|port_out_05[6]~feeder_combout ;
wire \memory0|port_out_05[7]~feeder_combout ;
wire \memory0|port_out_06[0]~feeder_combout ;
wire \memory0|PORT6~0_combout ;
wire \memory0|port_out_06[1]~feeder_combout ;
wire \memory0|port_out_06[2]~feeder_combout ;
wire \memory0|port_out_06[3]~feeder_combout ;
wire \memory0|port_out_06[4]~feeder_combout ;
wire \memory0|port_out_06[5]~feeder_combout ;
wire \memory0|port_out_06[6]~feeder_combout ;
wire \memory0|port_out_06[7]~feeder_combout ;
wire \memory0|port_out_07[0]~feeder_combout ;
wire \memory0|PORT7~0_combout ;
wire \memory0|port_out_07[1]~feeder_combout ;
wire \memory0|port_out_07[2]~feeder_combout ;
wire \memory0|port_out_07[3]~feeder_combout ;
wire \memory0|port_out_07[4]~feeder_combout ;
wire \memory0|port_out_07[5]~feeder_combout ;
wire \memory0|port_out_07[6]~feeder_combout ;
wire \memory0|port_out_07[7]~feeder_combout ;
wire \memory0|port_out_08[0]~feeder_combout ;
wire \memory0|PORT11~0_combout ;
wire \memory0|PORT8~0_combout ;
wire \memory0|port_out_08[1]~feeder_combout ;
wire \memory0|port_out_08[2]~feeder_combout ;
wire \memory0|port_out_08[3]~feeder_combout ;
wire \memory0|port_out_08[4]~feeder_combout ;
wire \memory0|port_out_08[5]~feeder_combout ;
wire \memory0|port_out_08[6]~feeder_combout ;
wire \memory0|port_out_08[7]~feeder_combout ;
wire \memory0|port_out_09[0]~feeder_combout ;
wire \memory0|PORT9~0_combout ;
wire \memory0|port_out_09[1]~feeder_combout ;
wire \memory0|port_out_09[2]~feeder_combout ;
wire \memory0|port_out_09[3]~feeder_combout ;
wire \memory0|port_out_09[4]~feeder_combout ;
wire \memory0|port_out_09[5]~feeder_combout ;
wire \memory0|port_out_09[6]~feeder_combout ;
wire \memory0|port_out_09[7]~feeder_combout ;
wire \memory0|port_out_10[0]~feeder_combout ;
wire \memory0|PORT10~4_combout ;
wire \memory0|port_out_10[1]~feeder_combout ;
wire \memory0|port_out_10[2]~feeder_combout ;
wire \memory0|port_out_10[3]~feeder_combout ;
wire \memory0|port_out_10[4]~feeder_combout ;
wire \memory0|port_out_10[5]~feeder_combout ;
wire \memory0|port_out_10[6]~feeder_combout ;
wire \memory0|port_out_10[7]~feeder_combout ;
wire \memory0|port_out_11[0]~feeder_combout ;
wire \memory0|PORT11~1_combout ;
wire \memory0|port_out_11[1]~feeder_combout ;
wire \memory0|port_out_11[2]~feeder_combout ;
wire \memory0|port_out_11[3]~feeder_combout ;
wire \memory0|port_out_11[4]~feeder_combout ;
wire \memory0|port_out_11[5]~feeder_combout ;
wire \memory0|port_out_11[6]~feeder_combout ;
wire \memory0|port_out_11[7]~feeder_combout ;
wire \memory0|port_out_12[0]~feeder_combout ;
wire \memory0|PORT15~0_combout ;
wire \memory0|PORT12~0_combout ;
wire \memory0|port_out_12[1]~feeder_combout ;
wire \memory0|port_out_12[2]~feeder_combout ;
wire \memory0|port_out_12[3]~feeder_combout ;
wire \memory0|port_out_12[4]~feeder_combout ;
wire \memory0|port_out_12[5]~feeder_combout ;
wire \memory0|port_out_12[6]~feeder_combout ;
wire \memory0|port_out_12[7]~feeder_combout ;
wire \memory0|port_out_13[0]~feeder_combout ;
wire \memory0|PORT13~0_combout ;
wire \memory0|port_out_13[1]~feeder_combout ;
wire \memory0|port_out_13[2]~feeder_combout ;
wire \memory0|port_out_13[3]~feeder_combout ;
wire \memory0|port_out_13[4]~feeder_combout ;
wire \memory0|port_out_13[5]~feeder_combout ;
wire \memory0|port_out_13[6]~feeder_combout ;
wire \memory0|port_out_13[7]~feeder_combout ;
wire \memory0|port_out_14[0]~feeder_combout ;
wire \memory0|PORT14~4_combout ;
wire \memory0|port_out_14[1]~feeder_combout ;
wire \memory0|port_out_14[2]~feeder_combout ;
wire \memory0|port_out_14[3]~feeder_combout ;
wire \memory0|port_out_14[4]~feeder_combout ;
wire \memory0|port_out_14[5]~feeder_combout ;
wire \memory0|port_out_14[6]~feeder_combout ;
wire \memory0|port_out_14[7]~feeder_combout ;
wire \memory0|port_out_15[0]~feeder_combout ;
wire \memory0|PORT15~1_combout ;
wire \memory0|port_out_15[1]~feeder_combout ;
wire \memory0|port_out_15[2]~feeder_combout ;
wire \memory0|port_out_15[3]~feeder_combout ;
wire \memory0|port_out_15[4]~feeder_combout ;
wire \memory0|port_out_15[5]~feeder_combout ;
wire \memory0|port_out_15[6]~feeder_combout ;
wire \memory0|port_out_15[7]~feeder_combout ;
wire [0:24] \memory0|RW|RW_rtl_0_bypass ;
wire [7:0] \memory0|port_out_05 ;
wire [7:0] \cpu0|datapath0|IR ;
wire [7:0] \memory0|port_out_07 ;
wire [1:0] \cpu0|control0|Bus1_Sel ;
wire [7:0] \memory0|port_out_06 ;
wire [7:0] \memory0|port_out_11 ;
wire [7:0] \cpu0|datapath0|B_out ;
wire [7:0] \memory0|port_out_02 ;
wire [7:0] \memory0|port_out_00 ;
wire [1:0] \cpu0|control0|Bus2_Sel ;
wire [7:0] \memory0|port_out_04 ;
wire [3:0] \cpu0|datapath0|CCR_Result ;
wire [7:0] \memory0|ROM|data_out ;
wire [7:0] \memory0|port_out_03 ;
wire [7:0] \memory0|port_out_08 ;
wire [7:0] \memory0|port_out_13 ;
wire [7:0] \memory0|port_out_12 ;
wire [7:0] \cpu0|datapath0|MAR_out ;
wire [7:0] \cpu0|datapath0|A_out ;
wire [2:0] \cpu0|control0|ALU_Sel ;
wire [7:0] \memory0|port_out_09 ;
wire [7:0] \memory0|port_out_15 ;
wire [7:0] \memory0|port_out_10 ;
wire [7:0] \cpu0|datapath0|PC_uns ;
wire [7:0] \memory0|port_out_01 ;
wire [7:0] \memory0|port_out_14 ;
wire [7:0] \memory0|RW|data_out ;

wire [35:0] \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory0|RW|RW_rtl_0|auto_generated|ram_block1a1  = \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory0|RW|RW_rtl_0|auto_generated|ram_block1a2  = \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory0|RW|RW_rtl_0|auto_generated|ram_block1a3  = \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memory0|RW|RW_rtl_0|auto_generated|ram_block1a4  = \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memory0|RW|RW_rtl_0|auto_generated|ram_block1a5  = \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memory0|RW|RW_rtl_0|auto_generated|ram_block1a6  = \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memory0|RW|RW_rtl_0|auto_generated|ram_block1a7  = \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X3_Y29_N2
cycloneiii_io_obuf \port_out_00[0]~output (
	.i(\memory0|port_out_00 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_00[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_00[0]~output .bus_hold = "false";
defparam \port_out_00[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N9
cycloneiii_io_obuf \port_out_00[1]~output (
	.i(\memory0|port_out_00 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_00[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_00[1]~output .bus_hold = "false";
defparam \port_out_00[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N30
cycloneiii_io_obuf \port_out_00[2]~output (
	.i(\memory0|port_out_00 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_00[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_00[2]~output .bus_hold = "false";
defparam \port_out_00[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N23
cycloneiii_io_obuf \port_out_00[3]~output (
	.i(\memory0|port_out_00 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_00[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_00[3]~output .bus_hold = "false";
defparam \port_out_00[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneiii_io_obuf \port_out_00[4]~output (
	.i(\memory0|port_out_00 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_00[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_00[4]~output .bus_hold = "false";
defparam \port_out_00[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cycloneiii_io_obuf \port_out_00[5]~output (
	.i(\memory0|port_out_00 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_00[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_00[5]~output .bus_hold = "false";
defparam \port_out_00[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N16
cycloneiii_io_obuf \port_out_00[6]~output (
	.i(\memory0|port_out_00 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_00[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_00[6]~output .bus_hold = "false";
defparam \port_out_00[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N2
cycloneiii_io_obuf \port_out_00[7]~output (
	.i(\memory0|port_out_00 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_00[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_00[7]~output .bus_hold = "false";
defparam \port_out_00[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \port_out_01[0]~output (
	.i(\memory0|port_out_01 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_01[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_01[0]~output .bus_hold = "false";
defparam \port_out_01[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \port_out_01[1]~output (
	.i(\memory0|port_out_01 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_01[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_01[1]~output .bus_hold = "false";
defparam \port_out_01[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneiii_io_obuf \port_out_01[2]~output (
	.i(\memory0|port_out_01 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_01[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_01[2]~output .bus_hold = "false";
defparam \port_out_01[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \port_out_01[3]~output (
	.i(\memory0|port_out_01 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_01[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_01[3]~output .bus_hold = "false";
defparam \port_out_01[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneiii_io_obuf \port_out_01[4]~output (
	.i(\memory0|port_out_01 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_01[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_01[4]~output .bus_hold = "false";
defparam \port_out_01[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \port_out_01[5]~output (
	.i(\memory0|port_out_01 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_01[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_01[5]~output .bus_hold = "false";
defparam \port_out_01[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \port_out_01[6]~output (
	.i(\memory0|port_out_01 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_01[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_01[6]~output .bus_hold = "false";
defparam \port_out_01[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneiii_io_obuf \port_out_01[7]~output (
	.i(\memory0|port_out_01 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_01[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_01[7]~output .bus_hold = "false";
defparam \port_out_01[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneiii_io_obuf \port_out_02[0]~output (
	.i(\memory0|port_out_02 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_02[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_02[0]~output .bus_hold = "false";
defparam \port_out_02[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneiii_io_obuf \port_out_02[1]~output (
	.i(\memory0|port_out_02 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_02[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_02[1]~output .bus_hold = "false";
defparam \port_out_02[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneiii_io_obuf \port_out_02[2]~output (
	.i(\memory0|port_out_02 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_02[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_02[2]~output .bus_hold = "false";
defparam \port_out_02[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \port_out_02[3]~output (
	.i(\memory0|port_out_02 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_02[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_02[3]~output .bus_hold = "false";
defparam \port_out_02[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
cycloneiii_io_obuf \port_out_02[4]~output (
	.i(\memory0|port_out_02 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_02[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_02[4]~output .bus_hold = "false";
defparam \port_out_02[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \port_out_02[5]~output (
	.i(\memory0|port_out_02 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_02[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_02[5]~output .bus_hold = "false";
defparam \port_out_02[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \port_out_02[6]~output (
	.i(\memory0|port_out_02 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_02[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_02[6]~output .bus_hold = "false";
defparam \port_out_02[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneiii_io_obuf \port_out_02[7]~output (
	.i(\memory0|port_out_02 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_02[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_02[7]~output .bus_hold = "false";
defparam \port_out_02[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneiii_io_obuf \port_out_03[0]~output (
	.i(\memory0|port_out_03 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_03[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_03[0]~output .bus_hold = "false";
defparam \port_out_03[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneiii_io_obuf \port_out_03[1]~output (
	.i(\memory0|port_out_03 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_03[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_03[1]~output .bus_hold = "false";
defparam \port_out_03[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneiii_io_obuf \port_out_03[2]~output (
	.i(\memory0|port_out_03 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_03[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_03[2]~output .bus_hold = "false";
defparam \port_out_03[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \port_out_03[3]~output (
	.i(\memory0|port_out_03 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_03[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_03[3]~output .bus_hold = "false";
defparam \port_out_03[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneiii_io_obuf \port_out_03[4]~output (
	.i(\memory0|port_out_03 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_03[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_03[4]~output .bus_hold = "false";
defparam \port_out_03[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \port_out_03[5]~output (
	.i(\memory0|port_out_03 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_03[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_03[5]~output .bus_hold = "false";
defparam \port_out_03[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneiii_io_obuf \port_out_03[6]~output (
	.i(\memory0|port_out_03 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_03[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_03[6]~output .bus_hold = "false";
defparam \port_out_03[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneiii_io_obuf \port_out_03[7]~output (
	.i(\memory0|port_out_03 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_03[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_03[7]~output .bus_hold = "false";
defparam \port_out_03[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneiii_io_obuf \port_out_04[0]~output (
	.i(\memory0|port_out_04 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_04[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_04[0]~output .bus_hold = "false";
defparam \port_out_04[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiii_io_obuf \port_out_04[1]~output (
	.i(\memory0|port_out_04 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_04[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_04[1]~output .bus_hold = "false";
defparam \port_out_04[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneiii_io_obuf \port_out_04[2]~output (
	.i(\memory0|port_out_04 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_04[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_04[2]~output .bus_hold = "false";
defparam \port_out_04[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiii_io_obuf \port_out_04[3]~output (
	.i(\memory0|port_out_04 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_04[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_04[3]~output .bus_hold = "false";
defparam \port_out_04[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneiii_io_obuf \port_out_04[4]~output (
	.i(\memory0|port_out_04 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_04[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_04[4]~output .bus_hold = "false";
defparam \port_out_04[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneiii_io_obuf \port_out_04[5]~output (
	.i(\memory0|port_out_04 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_04[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_04[5]~output .bus_hold = "false";
defparam \port_out_04[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \port_out_04[6]~output (
	.i(\memory0|port_out_04 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_04[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_04[6]~output .bus_hold = "false";
defparam \port_out_04[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiii_io_obuf \port_out_04[7]~output (
	.i(\memory0|port_out_04 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_04[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_04[7]~output .bus_hold = "false";
defparam \port_out_04[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneiii_io_obuf \port_out_05[0]~output (
	.i(\memory0|port_out_05 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_05[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_05[0]~output .bus_hold = "false";
defparam \port_out_05[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneiii_io_obuf \port_out_05[1]~output (
	.i(\memory0|port_out_05 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_05[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_05[1]~output .bus_hold = "false";
defparam \port_out_05[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N23
cycloneiii_io_obuf \port_out_05[2]~output (
	.i(\memory0|port_out_05 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_05[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_05[2]~output .bus_hold = "false";
defparam \port_out_05[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N2
cycloneiii_io_obuf \port_out_05[3]~output (
	.i(\memory0|port_out_05 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_05[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_05[3]~output .bus_hold = "false";
defparam \port_out_05[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneiii_io_obuf \port_out_05[4]~output (
	.i(\memory0|port_out_05 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_05[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_05[4]~output .bus_hold = "false";
defparam \port_out_05[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneiii_io_obuf \port_out_05[5]~output (
	.i(\memory0|port_out_05 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_05[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_05[5]~output .bus_hold = "false";
defparam \port_out_05[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneiii_io_obuf \port_out_05[6]~output (
	.i(\memory0|port_out_05 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_05[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_05[6]~output .bus_hold = "false";
defparam \port_out_05[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneiii_io_obuf \port_out_05[7]~output (
	.i(\memory0|port_out_05 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_05[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_05[7]~output .bus_hold = "false";
defparam \port_out_05[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneiii_io_obuf \port_out_06[0]~output (
	.i(\memory0|port_out_06 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_06[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_06[0]~output .bus_hold = "false";
defparam \port_out_06[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N23
cycloneiii_io_obuf \port_out_06[1]~output (
	.i(\memory0|port_out_06 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_06[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_06[1]~output .bus_hold = "false";
defparam \port_out_06[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N16
cycloneiii_io_obuf \port_out_06[2]~output (
	.i(\memory0|port_out_06 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_06[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_06[2]~output .bus_hold = "false";
defparam \port_out_06[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneiii_io_obuf \port_out_06[3]~output (
	.i(\memory0|port_out_06 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_06[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_06[3]~output .bus_hold = "false";
defparam \port_out_06[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneiii_io_obuf \port_out_06[4]~output (
	.i(\memory0|port_out_06 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_06[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_06[4]~output .bus_hold = "false";
defparam \port_out_06[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneiii_io_obuf \port_out_06[5]~output (
	.i(\memory0|port_out_06 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_06[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_06[5]~output .bus_hold = "false";
defparam \port_out_06[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneiii_io_obuf \port_out_06[6]~output (
	.i(\memory0|port_out_06 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_06[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_06[6]~output .bus_hold = "false";
defparam \port_out_06[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneiii_io_obuf \port_out_06[7]~output (
	.i(\memory0|port_out_06 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_06[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_06[7]~output .bus_hold = "false";
defparam \port_out_06[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneiii_io_obuf \port_out_07[0]~output (
	.i(\memory0|port_out_07 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_07[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_07[0]~output .bus_hold = "false";
defparam \port_out_07[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
cycloneiii_io_obuf \port_out_07[1]~output (
	.i(\memory0|port_out_07 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_07[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_07[1]~output .bus_hold = "false";
defparam \port_out_07[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneiii_io_obuf \port_out_07[2]~output (
	.i(\memory0|port_out_07 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_07[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_07[2]~output .bus_hold = "false";
defparam \port_out_07[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \port_out_07[3]~output (
	.i(\memory0|port_out_07 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_07[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_07[3]~output .bus_hold = "false";
defparam \port_out_07[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneiii_io_obuf \port_out_07[4]~output (
	.i(\memory0|port_out_07 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_07[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_07[4]~output .bus_hold = "false";
defparam \port_out_07[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cycloneiii_io_obuf \port_out_07[5]~output (
	.i(\memory0|port_out_07 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_07[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_07[5]~output .bus_hold = "false";
defparam \port_out_07[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneiii_io_obuf \port_out_07[6]~output (
	.i(\memory0|port_out_07 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_07[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_07[6]~output .bus_hold = "false";
defparam \port_out_07[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiii_io_obuf \port_out_07[7]~output (
	.i(\memory0|port_out_07 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_07[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_07[7]~output .bus_hold = "false";
defparam \port_out_07[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiii_io_obuf \port_out_08[0]~output (
	.i(\memory0|port_out_08 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_08[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_08[0]~output .bus_hold = "false";
defparam \port_out_08[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneiii_io_obuf \port_out_08[1]~output (
	.i(\memory0|port_out_08 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_08[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_08[1]~output .bus_hold = "false";
defparam \port_out_08[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneiii_io_obuf \port_out_08[2]~output (
	.i(\memory0|port_out_08 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_08[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_08[2]~output .bus_hold = "false";
defparam \port_out_08[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneiii_io_obuf \port_out_08[3]~output (
	.i(\memory0|port_out_08 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_08[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_08[3]~output .bus_hold = "false";
defparam \port_out_08[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneiii_io_obuf \port_out_08[4]~output (
	.i(\memory0|port_out_08 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_08[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_08[4]~output .bus_hold = "false";
defparam \port_out_08[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N16
cycloneiii_io_obuf \port_out_08[5]~output (
	.i(\memory0|port_out_08 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_08[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_08[5]~output .bus_hold = "false";
defparam \port_out_08[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneiii_io_obuf \port_out_08[6]~output (
	.i(\memory0|port_out_08 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_08[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_08[6]~output .bus_hold = "false";
defparam \port_out_08[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneiii_io_obuf \port_out_08[7]~output (
	.i(\memory0|port_out_08 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_08[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_08[7]~output .bus_hold = "false";
defparam \port_out_08[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneiii_io_obuf \port_out_09[0]~output (
	.i(\memory0|port_out_09 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_09[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_09[0]~output .bus_hold = "false";
defparam \port_out_09[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneiii_io_obuf \port_out_09[1]~output (
	.i(\memory0|port_out_09 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_09[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_09[1]~output .bus_hold = "false";
defparam \port_out_09[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \port_out_09[2]~output (
	.i(\memory0|port_out_09 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_09[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_09[2]~output .bus_hold = "false";
defparam \port_out_09[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneiii_io_obuf \port_out_09[3]~output (
	.i(\memory0|port_out_09 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_09[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_09[3]~output .bus_hold = "false";
defparam \port_out_09[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneiii_io_obuf \port_out_09[4]~output (
	.i(\memory0|port_out_09 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_09[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_09[4]~output .bus_hold = "false";
defparam \port_out_09[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneiii_io_obuf \port_out_09[5]~output (
	.i(\memory0|port_out_09 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_09[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_09[5]~output .bus_hold = "false";
defparam \port_out_09[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneiii_io_obuf \port_out_09[6]~output (
	.i(\memory0|port_out_09 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_09[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_09[6]~output .bus_hold = "false";
defparam \port_out_09[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneiii_io_obuf \port_out_09[7]~output (
	.i(\memory0|port_out_09 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_09[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_09[7]~output .bus_hold = "false";
defparam \port_out_09[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneiii_io_obuf \port_out_10[0]~output (
	.i(\memory0|port_out_10 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_10[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_10[0]~output .bus_hold = "false";
defparam \port_out_10[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N16
cycloneiii_io_obuf \port_out_10[1]~output (
	.i(\memory0|port_out_10 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_10[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_10[1]~output .bus_hold = "false";
defparam \port_out_10[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneiii_io_obuf \port_out_10[2]~output (
	.i(\memory0|port_out_10 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_10[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_10[2]~output .bus_hold = "false";
defparam \port_out_10[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneiii_io_obuf \port_out_10[3]~output (
	.i(\memory0|port_out_10 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_10[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_10[3]~output .bus_hold = "false";
defparam \port_out_10[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneiii_io_obuf \port_out_10[4]~output (
	.i(\memory0|port_out_10 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_10[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_10[4]~output .bus_hold = "false";
defparam \port_out_10[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N9
cycloneiii_io_obuf \port_out_10[5]~output (
	.i(\memory0|port_out_10 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_10[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_10[5]~output .bus_hold = "false";
defparam \port_out_10[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneiii_io_obuf \port_out_10[6]~output (
	.i(\memory0|port_out_10 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_10[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_10[6]~output .bus_hold = "false";
defparam \port_out_10[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneiii_io_obuf \port_out_10[7]~output (
	.i(\memory0|port_out_10 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_10[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_10[7]~output .bus_hold = "false";
defparam \port_out_10[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneiii_io_obuf \port_out_11[0]~output (
	.i(\memory0|port_out_11 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_11[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_11[0]~output .bus_hold = "false";
defparam \port_out_11[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneiii_io_obuf \port_out_11[1]~output (
	.i(\memory0|port_out_11 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_11[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_11[1]~output .bus_hold = "false";
defparam \port_out_11[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneiii_io_obuf \port_out_11[2]~output (
	.i(\memory0|port_out_11 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_11[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_11[2]~output .bus_hold = "false";
defparam \port_out_11[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneiii_io_obuf \port_out_11[3]~output (
	.i(\memory0|port_out_11 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_11[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_11[3]~output .bus_hold = "false";
defparam \port_out_11[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cycloneiii_io_obuf \port_out_11[4]~output (
	.i(\memory0|port_out_11 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_11[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_11[4]~output .bus_hold = "false";
defparam \port_out_11[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneiii_io_obuf \port_out_11[5]~output (
	.i(\memory0|port_out_11 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_11[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_11[5]~output .bus_hold = "false";
defparam \port_out_11[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneiii_io_obuf \port_out_11[6]~output (
	.i(\memory0|port_out_11 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_11[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_11[6]~output .bus_hold = "false";
defparam \port_out_11[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N9
cycloneiii_io_obuf \port_out_11[7]~output (
	.i(\memory0|port_out_11 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_11[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_11[7]~output .bus_hold = "false";
defparam \port_out_11[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N2
cycloneiii_io_obuf \port_out_12[0]~output (
	.i(\memory0|port_out_12 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_12[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_12[0]~output .bus_hold = "false";
defparam \port_out_12[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N16
cycloneiii_io_obuf \port_out_12[1]~output (
	.i(\memory0|port_out_12 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_12[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_12[1]~output .bus_hold = "false";
defparam \port_out_12[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneiii_io_obuf \port_out_12[2]~output (
	.i(\memory0|port_out_12 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_12[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_12[2]~output .bus_hold = "false";
defparam \port_out_12[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneiii_io_obuf \port_out_12[3]~output (
	.i(\memory0|port_out_12 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_12[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_12[3]~output .bus_hold = "false";
defparam \port_out_12[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneiii_io_obuf \port_out_12[4]~output (
	.i(\memory0|port_out_12 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_12[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_12[4]~output .bus_hold = "false";
defparam \port_out_12[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N2
cycloneiii_io_obuf \port_out_12[5]~output (
	.i(\memory0|port_out_12 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_12[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_12[5]~output .bus_hold = "false";
defparam \port_out_12[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneiii_io_obuf \port_out_12[6]~output (
	.i(\memory0|port_out_12 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_12[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_12[6]~output .bus_hold = "false";
defparam \port_out_12[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneiii_io_obuf \port_out_12[7]~output (
	.i(\memory0|port_out_12 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_12[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_12[7]~output .bus_hold = "false";
defparam \port_out_12[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \port_out_13[0]~output (
	.i(\memory0|port_out_13 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_13[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_13[0]~output .bus_hold = "false";
defparam \port_out_13[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneiii_io_obuf \port_out_13[1]~output (
	.i(\memory0|port_out_13 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_13[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_13[1]~output .bus_hold = "false";
defparam \port_out_13[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \port_out_13[2]~output (
	.i(\memory0|port_out_13 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_13[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_13[2]~output .bus_hold = "false";
defparam \port_out_13[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneiii_io_obuf \port_out_13[3]~output (
	.i(\memory0|port_out_13 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_13[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_13[3]~output .bus_hold = "false";
defparam \port_out_13[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \port_out_13[4]~output (
	.i(\memory0|port_out_13 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_13[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_13[4]~output .bus_hold = "false";
defparam \port_out_13[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneiii_io_obuf \port_out_13[5]~output (
	.i(\memory0|port_out_13 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_13[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_13[5]~output .bus_hold = "false";
defparam \port_out_13[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cycloneiii_io_obuf \port_out_13[6]~output (
	.i(\memory0|port_out_13 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_13[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_13[6]~output .bus_hold = "false";
defparam \port_out_13[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneiii_io_obuf \port_out_13[7]~output (
	.i(\memory0|port_out_13 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_13[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_13[7]~output .bus_hold = "false";
defparam \port_out_13[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \port_out_14[0]~output (
	.i(\memory0|port_out_14 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_14[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_14[0]~output .bus_hold = "false";
defparam \port_out_14[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \port_out_14[1]~output (
	.i(\memory0|port_out_14 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_14[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_14[1]~output .bus_hold = "false";
defparam \port_out_14[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneiii_io_obuf \port_out_14[2]~output (
	.i(\memory0|port_out_14 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_14[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_14[2]~output .bus_hold = "false";
defparam \port_out_14[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \port_out_14[3]~output (
	.i(\memory0|port_out_14 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_14[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_14[3]~output .bus_hold = "false";
defparam \port_out_14[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \port_out_14[4]~output (
	.i(\memory0|port_out_14 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_14[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_14[4]~output .bus_hold = "false";
defparam \port_out_14[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \port_out_14[5]~output (
	.i(\memory0|port_out_14 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_14[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_14[5]~output .bus_hold = "false";
defparam \port_out_14[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cycloneiii_io_obuf \port_out_14[6]~output (
	.i(\memory0|port_out_14 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_14[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_14[6]~output .bus_hold = "false";
defparam \port_out_14[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \port_out_14[7]~output (
	.i(\memory0|port_out_14 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_14[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_14[7]~output .bus_hold = "false";
defparam \port_out_14[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneiii_io_obuf \port_out_15[0]~output (
	.i(\memory0|port_out_15 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_15[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_15[0]~output .bus_hold = "false";
defparam \port_out_15[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneiii_io_obuf \port_out_15[1]~output (
	.i(\memory0|port_out_15 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_15[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_15[1]~output .bus_hold = "false";
defparam \port_out_15[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneiii_io_obuf \port_out_15[2]~output (
	.i(\memory0|port_out_15 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_15[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_15[2]~output .bus_hold = "false";
defparam \port_out_15[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneiii_io_obuf \port_out_15[3]~output (
	.i(\memory0|port_out_15 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_15[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_15[3]~output .bus_hold = "false";
defparam \port_out_15[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneiii_io_obuf \port_out_15[4]~output (
	.i(\memory0|port_out_15 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_15[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_15[4]~output .bus_hold = "false";
defparam \port_out_15[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneiii_io_obuf \port_out_15[5]~output (
	.i(\memory0|port_out_15 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_15[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_15[5]~output .bus_hold = "false";
defparam \port_out_15[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \port_out_15[6]~output (
	.i(\memory0|port_out_15 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_15[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_15[6]~output .bus_hold = "false";
defparam \port_out_15[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N9
cycloneiii_io_obuf \port_out_15[7]~output (
	.i(\memory0|port_out_15 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\port_out_15[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \port_out_15[7]~output .bus_hold = "false";
defparam \port_out_15[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N10
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[0]~8 (
// Equation(s):
// \cpu0|datapath0|PC_uns[0]~8_combout  = \cpu0|datapath0|PC_uns [0] $ (VCC)
// \cpu0|datapath0|PC_uns[0]~9  = CARRY(\cpu0|datapath0|PC_uns [0])

	.dataa(\cpu0|datapath0|PC_uns [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu0|datapath0|PC_uns[0]~8_combout ),
	.cout(\cpu0|datapath0|PC_uns[0]~9 ));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[0]~8 .lut_mask = 16'h55AA;
defparam \cpu0|datapath0|PC_uns[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneiii_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneiii_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N14
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~0 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~0_combout  = (!\cpu0|control0|current_state.S_FETCH_1~q  & \cpu0|control0|current_state.S_FETCH_0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|current_state.S_FETCH_1~q ),
	.datad(\cpu0|control0|current_state.S_FETCH_0~q ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~0 .lut_mask = 16'h0F00;
defparam \cpu0|control0|next_state.S_FETCH_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N2
cycloneiii_lcell_comb \cpu0|control0|Equal6~1 (
// Equation(s):
// \cpu0|control0|Equal6~1_combout  = (!\cpu0|datapath0|IR [2] & !\cpu0|datapath0|IR [1])

	.dataa(\cpu0|datapath0|IR [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|IR [1]),
	.cin(gnd),
	.combout(\cpu0|control0|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal6~1 .lut_mask = 16'h0055;
defparam \cpu0|control0|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N12
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[1]~11 (
// Equation(s):
// \cpu0|datapath0|PC_uns[1]~11_combout  = (\cpu0|datapath0|PC_uns [1] & (!\cpu0|datapath0|PC_uns[0]~9 )) # (!\cpu0|datapath0|PC_uns [1] & ((\cpu0|datapath0|PC_uns[0]~9 ) # (GND)))
// \cpu0|datapath0|PC_uns[1]~12  = CARRY((!\cpu0|datapath0|PC_uns[0]~9 ) # (!\cpu0|datapath0|PC_uns [1]))

	.dataa(\cpu0|datapath0|PC_uns [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|PC_uns[0]~9 ),
	.combout(\cpu0|datapath0|PC_uns[1]~11_combout ),
	.cout(\cpu0|datapath0|PC_uns[1]~12 ));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[1]~11 .lut_mask = 16'h5A5F;
defparam \cpu0|datapath0|PC_uns[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N20
cycloneiii_lcell_comb \cpu0|control0|Equal17~0 (
// Equation(s):
// \cpu0|control0|Equal17~0_combout  = (\cpu0|control0|Equal6~1_combout  & (\cpu0|datapath0|IR [0] & (\cpu0|datapath0|IR [3] & \cpu0|control0|Equal11~3_combout )))

	.dataa(\cpu0|control0|Equal6~1_combout ),
	.datab(\cpu0|datapath0|IR [0]),
	.datac(\cpu0|datapath0|IR [3]),
	.datad(\cpu0|control0|Equal11~3_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal17~0 .lut_mask = 16'h8000;
defparam \cpu0|control0|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N26
cycloneiii_lcell_comb \cpu0|control0|Equal11~4 (
// Equation(s):
// \cpu0|control0|Equal11~4_combout  = (!\cpu0|datapath0|IR [3] & (\cpu0|datapath0|IR [1] & (!\cpu0|datapath0|IR [2] & \cpu0|control0|Equal11~3_combout )))

	.dataa(\cpu0|datapath0|IR [3]),
	.datab(\cpu0|datapath0|IR [1]),
	.datac(\cpu0|datapath0|IR [2]),
	.datad(\cpu0|control0|Equal11~3_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Equal11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal11~4 .lut_mask = 16'h0400;
defparam \cpu0|control0|Equal11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N14
cycloneiii_lcell_comb \cpu0|control0|Equal14~0 (
// Equation(s):
// \cpu0|control0|Equal14~0_combout  = (!\cpu0|datapath0|IR [3] & (!\cpu0|datapath0|IR [1] & (\cpu0|datapath0|IR [2] & \cpu0|control0|Equal11~3_combout )))

	.dataa(\cpu0|datapath0|IR [3]),
	.datab(\cpu0|datapath0|IR [1]),
	.datac(\cpu0|datapath0|IR [2]),
	.datad(\cpu0|control0|Equal11~3_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal14~0 .lut_mask = 16'h1000;
defparam \cpu0|control0|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N18
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~10 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~10_combout  = (!\cpu0|control0|Equal15~0_combout  & (!\cpu0|control0|Equal11~4_combout  & !\cpu0|control0|Equal14~0_combout ))

	.dataa(\cpu0|control0|Equal15~0_combout ),
	.datab(gnd),
	.datac(\cpu0|control0|Equal11~4_combout ),
	.datad(\cpu0|control0|Equal14~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~10 .lut_mask = 16'h0005;
defparam \cpu0|control0|ALU_Sel[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N12
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[0]~14 (
// Equation(s):
// \cpu0|control0|ALU_Sel[0]~14_combout  = (\cpu0|control0|ALU_Sel[2]~11_combout ) # ((\cpu0|datapath0|IR [0] & ((\cpu0|control0|Equal11~4_combout ))) # (!\cpu0|datapath0|IR [0] & (\cpu0|control0|Equal14~0_combout )))

	.dataa(\cpu0|control0|ALU_Sel[2]~11_combout ),
	.datab(\cpu0|control0|Equal14~0_combout ),
	.datac(\cpu0|datapath0|IR [0]),
	.datad(\cpu0|control0|Equal11~4_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[0]~14 .lut_mask = 16'hFEAE;
defparam \cpu0|control0|ALU_Sel[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N4
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[0]~15 (
// Equation(s):
// \cpu0|control0|ALU_Sel[0]~15_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & ((\cpu0|control0|Selector7~0_combout  & ((!\cpu0|control0|Equal17~0_combout ))) # (!\cpu0|control0|Selector7~0_combout  & (\cpu0|control0|ALU_Sel[0]~14_combout ))))

	.dataa(\cpu0|control0|ALU_Sel[0]~14_combout ),
	.datab(\cpu0|control0|Selector7~0_combout ),
	.datac(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datad(\cpu0|control0|Equal17~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[0]~15 .lut_mask = 16'h20E0;
defparam \cpu0|control0|ALU_Sel[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N10
cycloneiii_lcell_comb \cpu0|control0|comb~6 (
// Equation(s):
// \cpu0|control0|comb~6_combout  = (\cpu0|control0|Selector0~0_combout  & \cpu0|control0|ALU_Sel[0]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|Selector0~0_combout ),
	.datad(\cpu0|control0|ALU_Sel[0]~15_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~6 .lut_mask = 16'hF000;
defparam \cpu0|control0|comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N0
cycloneiii_lcell_comb \cpu0|control0|comb~5 (
// Equation(s):
// \cpu0|control0|comb~5_combout  = (\cpu0|control0|Selector0~0_combout  & !\cpu0|control0|ALU_Sel[0]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|Selector0~0_combout ),
	.datad(\cpu0|control0|ALU_Sel[0]~15_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~5 .lut_mask = 16'h00F0;
defparam \cpu0|control0|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y23_N28
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[0] (
// Equation(s):
// \cpu0|control0|ALU_Sel [0] = (!\cpu0|control0|comb~5_combout  & ((\cpu0|control0|comb~6_combout ) # (\cpu0|control0|ALU_Sel [0])))

	.dataa(\cpu0|control0|comb~6_combout ),
	.datab(\cpu0|control0|comb~5_combout ),
	.datac(gnd),
	.datad(\cpu0|control0|ALU_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel [0]),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[0] .lut_mask = 16'h3322;
defparam \cpu0|control0|ALU_Sel[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N18
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[4]~17 (
// Equation(s):
// \cpu0|datapath0|PC_uns[4]~17_combout  = (\cpu0|datapath0|PC_uns [4] & (\cpu0|datapath0|PC_uns[3]~16  $ (GND))) # (!\cpu0|datapath0|PC_uns [4] & (!\cpu0|datapath0|PC_uns[3]~16  & VCC))
// \cpu0|datapath0|PC_uns[4]~18  = CARRY((\cpu0|datapath0|PC_uns [4] & !\cpu0|datapath0|PC_uns[3]~16 ))

	.dataa(gnd),
	.datab(\cpu0|datapath0|PC_uns [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|PC_uns[3]~16 ),
	.combout(\cpu0|datapath0|PC_uns[4]~17_combout ),
	.cout(\cpu0|datapath0|PC_uns[4]~18 ));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[4]~17 .lut_mask = 16'hC30C;
defparam \cpu0|datapath0|PC_uns[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N20
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[5]~19 (
// Equation(s):
// \cpu0|datapath0|PC_uns[5]~19_combout  = (\cpu0|datapath0|PC_uns [5] & (!\cpu0|datapath0|PC_uns[4]~18 )) # (!\cpu0|datapath0|PC_uns [5] & ((\cpu0|datapath0|PC_uns[4]~18 ) # (GND)))
// \cpu0|datapath0|PC_uns[5]~20  = CARRY((!\cpu0|datapath0|PC_uns[4]~18 ) # (!\cpu0|datapath0|PC_uns [5]))

	.dataa(gnd),
	.datab(\cpu0|datapath0|PC_uns [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|PC_uns[4]~18 ),
	.combout(\cpu0|datapath0|PC_uns[5]~19_combout ),
	.cout(\cpu0|datapath0|PC_uns[5]~20 ));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[5]~19 .lut_mask = 16'h3C3F;
defparam \cpu0|datapath0|PC_uns[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y24_N7
dffeas \cpu0|datapath0|A_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux10~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|A_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|A_out[5] .is_wysiwyg = "true";
defparam \cpu0|datapath0|A_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux2~0 (
// Equation(s):
// \cpu0|datapath0|Mux2~0_combout  = (\cpu0|control0|Bus1_Sel [0] & ((\cpu0|datapath0|A_out [5]))) # (!\cpu0|control0|Bus1_Sel [0] & (\cpu0|datapath0|PC_uns [5]))

	.dataa(\cpu0|datapath0|PC_uns [5]),
	.datab(gnd),
	.datac(\cpu0|datapath0|A_out [5]),
	.datad(\cpu0|control0|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux2~0 .lut_mask = 16'hF0AA;
defparam \cpu0|datapath0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N17
dffeas \cpu0|datapath0|A_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux9~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|A_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|A_out[6] .is_wysiwyg = "true";
defparam \cpu0|datapath0|A_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N16
cycloneiii_lcell_comb \cpu0|datapath0|Mux1~0 (
// Equation(s):
// \cpu0|datapath0|Mux1~0_combout  = (\cpu0|control0|Bus1_Sel [0] & ((\cpu0|datapath0|A_out [6]))) # (!\cpu0|control0|Bus1_Sel [0] & (\cpu0|datapath0|PC_uns [6]))

	.dataa(\cpu0|datapath0|PC_uns [6]),
	.datab(gnd),
	.datac(\cpu0|datapath0|A_out [6]),
	.datad(\cpu0|control0|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux1~0 .lut_mask = 16'hF0AA;
defparam \cpu0|datapath0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N23
dffeas \cpu0|datapath0|MAR_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux11~16_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|MAR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[4] .is_wysiwyg = "true";
defparam \cpu0|datapath0|MAR_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N3
dffeas \cpu0|datapath0|MAR_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux9~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|MAR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[6] .is_wysiwyg = "true";
defparam \cpu0|datapath0|MAR_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N29
dffeas \cpu0|datapath0|MAR_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux10~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|MAR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[5] .is_wysiwyg = "true";
defparam \cpu0|datapath0|MAR_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux8~2 (
// Equation(s):
// \cpu0|datapath0|Mux8~2_combout  = (\cpu0|datapath0|MAR_out [6] & \cpu0|datapath0|MAR_out [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|MAR_out [6]),
	.datad(\cpu0|datapath0|MAR_out [5]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux8~2 .lut_mask = 16'hF000;
defparam \cpu0|datapath0|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N3
dffeas \cpu0|datapath0|MAR_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux13~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|MAR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[2] .is_wysiwyg = "true";
defparam \cpu0|datapath0|MAR_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y23_N21
dffeas \cpu0|datapath0|MAR_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux14~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|MAR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[1] .is_wysiwyg = "true";
defparam \cpu0|datapath0|MAR_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N8
cycloneiii_lcell_comb \cpu0|datapath0|MAR_out[3]~feeder (
// Equation(s):
// \cpu0|datapath0|MAR_out[3]~feeder_combout  = \cpu0|datapath0|Mux12~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux12~13_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|MAR_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu0|datapath0|MAR_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N9
dffeas \cpu0|datapath0|MAR_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|MAR_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|MAR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[3] .is_wysiwyg = "true";
defparam \cpu0|datapath0|MAR_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
cycloneiii_lcell_comb \memory0|ROM|Mux0~0 (
// Equation(s):
// \memory0|ROM|Mux0~0_combout  = (\cpu0|datapath0|MAR_out [4]) # ((\cpu0|datapath0|MAR_out [3]) # ((\cpu0|datapath0|MAR_out [2] & \cpu0|datapath0|MAR_out [1])))

	.dataa(\cpu0|datapath0|MAR_out [2]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [4]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux0~0 .lut_mask = 16'hFFF8;
defparam \memory0|ROM|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
cycloneiii_lcell_comb \memory0|ROM|Mux0~1 (
// Equation(s):
// \memory0|ROM|Mux0~1_combout  = (!\cpu0|datapath0|MAR_out [6] & (!\cpu0|datapath0|MAR_out [5] & !\memory0|ROM|Mux0~0_combout ))

	.dataa(\cpu0|datapath0|MAR_out [6]),
	.datab(gnd),
	.datac(\cpu0|datapath0|MAR_out [5]),
	.datad(\memory0|ROM|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|ROM|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux0~1 .lut_mask = 16'h0005;
defparam \memory0|ROM|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N15
dffeas \memory0|ROM|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|ROM|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu0|datapath0|MAR_out [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|ROM|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|ROM|data_out[7] .is_wysiwyg = "true";
defparam \memory0|ROM|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux8~5 (
// Equation(s):
// \cpu0|datapath0|Mux8~5_combout  = (\memory0|ROM|data_out [7] & (\cpu0|control0|Bus2_Sel [1] & (!\cpu0|datapath0|MAR_out [7] & !\cpu0|control0|Bus2_Sel [0])))

	.dataa(\memory0|ROM|data_out [7]),
	.datab(\cpu0|control0|Bus2_Sel [1]),
	.datac(\cpu0|datapath0|MAR_out [7]),
	.datad(\cpu0|control0|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux8~5 .lut_mask = 16'h0008;
defparam \cpu0|datapath0|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N12
cycloneiii_lcell_comb \memory0|RW|RW~17feeder (
// Equation(s):
// \memory0|RW|RW~17feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|RW|RW~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~17feeder .lut_mask = 16'hFFFF;
defparam \memory0|RW|RW~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N13
dffeas \memory0|RW|RW~17 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~17feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW~17 .is_wysiwyg = "true";
defparam \memory0|RW|RW~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N31
dffeas \memory0|RW|RW_rtl_0_bypass[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N26
cycloneiii_lcell_comb \cpu0|control0|writ (
// Equation(s):
// \cpu0|control0|writ~combout  = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|current_state.S_STA_DIR_7~q ))) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|writ~combout ))

	.dataa(\cpu0|control0|writ~combout ),
	.datab(\cpu0|control0|current_state.S_STA_DIR_7~q ),
	.datac(gnd),
	.datad(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu0|control0|writ~combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|writ .lut_mask = 16'hCCAA;
defparam \cpu0|control0|writ .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N0
cycloneiii_lcell_comb \memory0|RW|RW~40 (
// Equation(s):
// \memory0|RW|RW~40_combout  = (\cpu0|datapath0|MAR_out [7] & (\cpu0|control0|writ~combout  & ((!\cpu0|datapath0|MAR_out [6]) # (!\cpu0|datapath0|MAR_out [5]))))

	.dataa(\cpu0|datapath0|MAR_out [7]),
	.datab(\cpu0|datapath0|MAR_out [5]),
	.datac(\cpu0|datapath0|MAR_out [6]),
	.datad(\cpu0|control0|writ~combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~40 .lut_mask = 16'h2A00;
defparam \memory0|RW|RW~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N31
dffeas \cpu0|datapath0|MAR_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux15~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|MAR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[0] .is_wysiwyg = "true";
defparam \cpu0|datapath0|MAR_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N11
dffeas \cpu0|datapath0|A_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux14~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|A_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|A_out[1] .is_wysiwyg = "true";
defparam \cpu0|datapath0|A_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N10
cycloneiii_lcell_comb \cpu0|datapath0|Mux6~0 (
// Equation(s):
// \cpu0|datapath0|Mux6~0_combout  = (\cpu0|control0|Bus1_Sel [0] & (\cpu0|datapath0|A_out [1])) # (!\cpu0|control0|Bus1_Sel [0] & ((\cpu0|datapath0|PC_uns [1])))

	.dataa(gnd),
	.datab(\cpu0|control0|Bus1_Sel [0]),
	.datac(\cpu0|datapath0|A_out [1]),
	.datad(\cpu0|datapath0|PC_uns [1]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux6~0 .lut_mask = 16'hF3C0;
defparam \cpu0|datapath0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X13_Y24_N0
cycloneiii_ram_block \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memory0|RW|RW~40_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\cpu0|control0|MAR_Load~combout ),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu0|datapath0|Mux0~0_combout ,\cpu0|datapath0|Mux1~0_combout ,\cpu0|datapath0|Mux2~0_combout ,\cpu0|datapath0|Mux3~0_combout ,\cpu0|datapath0|Mux4~0_combout ,
\cpu0|datapath0|Mux5~0_combout ,\cpu0|datapath0|Mux6~0_combout ,\cpu0|datapath0|Mux7~0_combout }),
	.portaaddr({\cpu0|datapath0|MAR_out [7],\cpu0|datapath0|MAR_out [6],\cpu0|datapath0|MAR_out [5],\cpu0|datapath0|MAR_out [4],\cpu0|datapath0|MAR_out [3],\cpu0|datapath0|MAR_out [2],\cpu0|datapath0|MAR_out [1],\cpu0|datapath0|MAR_out [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu0|datapath0|Mux8~7_combout ,\cpu0|datapath0|Mux9~13_combout ,\cpu0|datapath0|Mux10~13_combout ,\cpu0|datapath0|Mux11~16_combout ,\cpu0|datapath0|Mux12~13_combout ,\cpu0|datapath0|Mux13~13_combout ,\cpu0|datapath0|Mux14~13_combout ,
\cpu0|datapath0|Mux15~13_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory0|rw_96x8_sync:RW|altsyncram:RW_rtl_0|altsyncram_8bi1:auto_generated|ALTSYNCRAM";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \memory0|RW|RW_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N26
cycloneiii_lcell_comb \memory0|RW|RW~33 (
// Equation(s):
// \memory0|RW|RW~33_combout  = (\memory0|RW|RW~31_combout  & (((\memory0|RW|RW_rtl_0_bypass [24])))) # (!\memory0|RW|RW~31_combout  & (\memory0|RW|RW~17_q  & ((\memory0|RW|RW_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\memory0|RW|RW~17_q ),
	.datab(\memory0|RW|RW_rtl_0_bypass [24]),
	.datac(\memory0|RW|RW~31_combout ),
	.datad(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\memory0|RW|RW~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~33 .lut_mask = 16'hCAC0;
defparam \memory0|RW|RW~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N14
cycloneiii_lcell_comb \memory0|RW|MEMORY~0 (
// Equation(s):
// \memory0|RW|MEMORY~0_combout  = (\cpu0|datapath0|MAR_out [7] & (!\cpu0|control0|writ~combout  & ((!\cpu0|datapath0|MAR_out [6]) # (!\cpu0|datapath0|MAR_out [5]))))

	.dataa(\cpu0|datapath0|MAR_out [7]),
	.datab(\cpu0|datapath0|MAR_out [5]),
	.datac(\cpu0|control0|writ~combout ),
	.datad(\cpu0|datapath0|MAR_out [6]),
	.cin(gnd),
	.combout(\memory0|RW|MEMORY~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|MEMORY~0 .lut_mask = 16'h020A;
defparam \memory0|RW|MEMORY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N27
dffeas \memory0|RW|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|RW|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|data_out[7] .is_wysiwyg = "true";
defparam \memory0|RW|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N18
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~0 (
// Equation(s):
// \cpu0|datapath0|Mux11~0_combout  = (\cpu0|datapath0|MAR_out [7] & (\cpu0|control0|Bus2_Sel [1] & !\cpu0|control0|Bus2_Sel [0]))

	.dataa(\cpu0|datapath0|MAR_out [7]),
	.datab(\cpu0|control0|Bus2_Sel [1]),
	.datac(gnd),
	.datad(\cpu0|control0|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~0 .lut_mask = 16'h0088;
defparam \cpu0|datapath0|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N28
cycloneiii_lcell_comb \cpu0|datapath0|Mux8~8 (
// Equation(s):
// \cpu0|datapath0|Mux8~8_combout  = (\memory0|RW|data_out [7] & (\cpu0|datapath0|Mux11~0_combout  & ((!\cpu0|datapath0|MAR_out [5]) # (!\cpu0|datapath0|MAR_out [6]))))

	.dataa(\cpu0|datapath0|MAR_out [6]),
	.datab(\memory0|RW|data_out [7]),
	.datac(\cpu0|datapath0|MAR_out [5]),
	.datad(\cpu0|datapath0|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux8~8 .lut_mask = 16'h4C00;
defparam \cpu0|datapath0|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N15
cycloneiii_io_ibuf \port_in_06[7]~input (
	.i(port_in_06[7]),
	.ibar(gnd),
	.o(\port_in_06[7]~input_o ));
// synopsys translate_off
defparam \port_in_06[7]~input .bus_hold = "false";
defparam \port_in_06[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N1
cycloneiii_io_ibuf \port_in_04[7]~input (
	.i(port_in_04[7]),
	.ibar(gnd),
	.o(\port_in_04[7]~input_o ));
// synopsys translate_off
defparam \port_in_04[7]~input .bus_hold = "false";
defparam \port_in_04[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \port_in_12[7]~input (
	.i(port_in_12[7]),
	.ibar(gnd),
	.o(\port_in_12[7]~input_o ));
// synopsys translate_off
defparam \port_in_12[7]~input .bus_hold = "false";
defparam \port_in_12[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N4
cycloneiii_lcell_comb \memory0|data_out[7]~0 (
// Equation(s):
// \memory0|data_out[7]~0_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & ((\port_in_12[7]~input_o ))) # (!\cpu0|datapath0|MAR_out [3] & (\port_in_04[7]~input_o 
// ))))

	.dataa(\port_in_04[7]~input_o ),
	.datab(\port_in_12[7]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|data_out[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~0 .lut_mask = 16'hFC0A;
defparam \memory0|data_out[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N22
cycloneiii_io_ibuf \port_in_14[7]~input (
	.i(port_in_14[7]),
	.ibar(gnd),
	.o(\port_in_14[7]~input_o ));
// synopsys translate_off
defparam \port_in_14[7]~input .bus_hold = "false";
defparam \port_in_14[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N26
cycloneiii_lcell_comb \memory0|data_out[7]~1 (
// Equation(s):
// \memory0|data_out[7]~1_combout  = (\memory0|data_out[7]~0_combout  & (((\port_in_14[7]~input_o ) # (!\cpu0|datapath0|MAR_out [1])))) # (!\memory0|data_out[7]~0_combout  & (\port_in_06[7]~input_o  & (\cpu0|datapath0|MAR_out [1])))

	.dataa(\port_in_06[7]~input_o ),
	.datab(\memory0|data_out[7]~0_combout ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\port_in_14[7]~input_o ),
	.cin(gnd),
	.combout(\memory0|data_out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~1 .lut_mask = 16'hEC2C;
defparam \memory0|data_out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N8
cycloneiii_io_ibuf \port_in_13[7]~input (
	.i(port_in_13[7]),
	.ibar(gnd),
	.o(\port_in_13[7]~input_o ));
// synopsys translate_off
defparam \port_in_13[7]~input .bus_hold = "false";
defparam \port_in_13[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cycloneiii_io_ibuf \port_in_05[7]~input (
	.i(port_in_05[7]),
	.ibar(gnd),
	.o(\port_in_05[7]~input_o ));
// synopsys translate_off
defparam \port_in_05[7]~input .bus_hold = "false";
defparam \port_in_05[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneiii_io_ibuf \port_in_07[7]~input (
	.i(port_in_07[7]),
	.ibar(gnd),
	.o(\port_in_07[7]~input_o ));
// synopsys translate_off
defparam \port_in_07[7]~input .bus_hold = "false";
defparam \port_in_07[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N30
cycloneiii_lcell_comb \memory0|data_out[7]~7 (
// Equation(s):
// \memory0|data_out[7]~7_combout  = (\cpu0|datapath0|MAR_out [1] & (((\port_in_07[7]~input_o ) # (\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & (\port_in_05[7]~input_o  & ((!\cpu0|datapath0|MAR_out [3]))))

	.dataa(\port_in_05[7]~input_o ),
	.datab(\port_in_07[7]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|data_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~7 .lut_mask = 16'hF0CA;
defparam \memory0|data_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y29_N29
cycloneiii_io_ibuf \port_in_15[7]~input (
	.i(port_in_15[7]),
	.ibar(gnd),
	.o(\port_in_15[7]~input_o ));
// synopsys translate_off
defparam \port_in_15[7]~input .bus_hold = "false";
defparam \port_in_15[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N8
cycloneiii_lcell_comb \memory0|data_out[7]~8 (
// Equation(s):
// \memory0|data_out[7]~8_combout  = (\cpu0|datapath0|MAR_out [3] & ((\memory0|data_out[7]~7_combout  & ((\port_in_15[7]~input_o ))) # (!\memory0|data_out[7]~7_combout  & (\port_in_13[7]~input_o )))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\memory0|data_out[7]~7_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\port_in_13[7]~input_o ),
	.datac(\memory0|data_out[7]~7_combout ),
	.datad(\port_in_15[7]~input_o ),
	.cin(gnd),
	.combout(\memory0|data_out[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~8 .lut_mask = 16'hF858;
defparam \memory0|data_out[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N8
cycloneiii_io_ibuf \port_in_02[7]~input (
	.i(port_in_02[7]),
	.ibar(gnd),
	.o(\port_in_02[7]~input_o ));
// synopsys translate_off
defparam \port_in_02[7]~input .bus_hold = "false";
defparam \port_in_02[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneiii_io_ibuf \port_in_10[7]~input (
	.i(port_in_10[7]),
	.ibar(gnd),
	.o(\port_in_10[7]~input_o ));
// synopsys translate_off
defparam \port_in_10[7]~input .bus_hold = "false";
defparam \port_in_10[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneiii_io_ibuf \port_in_08[7]~input (
	.i(port_in_08[7]),
	.ibar(gnd),
	.o(\port_in_08[7]~input_o ));
// synopsys translate_off
defparam \port_in_08[7]~input .bus_hold = "false";
defparam \port_in_08[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N15
cycloneiii_io_ibuf \port_in_00[7]~input (
	.i(port_in_00[7]),
	.ibar(gnd),
	.o(\port_in_00[7]~input_o ));
// synopsys translate_off
defparam \port_in_00[7]~input .bus_hold = "false";
defparam \port_in_00[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N16
cycloneiii_lcell_comb \memory0|data_out[7]~4 (
// Equation(s):
// \memory0|data_out[7]~4_combout  = (\cpu0|datapath0|MAR_out [3] & ((\port_in_08[7]~input_o ) # ((\cpu0|datapath0|MAR_out [1])))) # (!\cpu0|datapath0|MAR_out [3] & (((\port_in_00[7]~input_o  & !\cpu0|datapath0|MAR_out [1]))))

	.dataa(\port_in_08[7]~input_o ),
	.datab(\port_in_00[7]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [3]),
	.datad(\cpu0|datapath0|MAR_out [1]),
	.cin(gnd),
	.combout(\memory0|data_out[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~4 .lut_mask = 16'hF0AC;
defparam \memory0|data_out[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N14
cycloneiii_lcell_comb \memory0|data_out[7]~5 (
// Equation(s):
// \memory0|data_out[7]~5_combout  = (\cpu0|datapath0|MAR_out [1] & ((\memory0|data_out[7]~4_combout  & ((\port_in_10[7]~input_o ))) # (!\memory0|data_out[7]~4_combout  & (\port_in_02[7]~input_o )))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\memory0|data_out[7]~4_combout ))))

	.dataa(\port_in_02[7]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\port_in_10[7]~input_o ),
	.datad(\memory0|data_out[7]~4_combout ),
	.cin(gnd),
	.combout(\memory0|data_out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~5 .lut_mask = 16'hF388;
defparam \memory0|data_out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N22
cycloneiii_io_ibuf \port_in_09[7]~input (
	.i(port_in_09[7]),
	.ibar(gnd),
	.o(\port_in_09[7]~input_o ));
// synopsys translate_off
defparam \port_in_09[7]~input .bus_hold = "false";
defparam \port_in_09[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \port_in_11[7]~input (
	.i(port_in_11[7]),
	.ibar(gnd),
	.o(\port_in_11[7]~input_o ));
// synopsys translate_off
defparam \port_in_11[7]~input .bus_hold = "false";
defparam \port_in_11[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N22
cycloneiii_io_ibuf \port_in_03[7]~input (
	.i(port_in_03[7]),
	.ibar(gnd),
	.o(\port_in_03[7]~input_o ));
// synopsys translate_off
defparam \port_in_03[7]~input .bus_hold = "false";
defparam \port_in_03[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N8
cycloneiii_io_ibuf \port_in_01[7]~input (
	.i(port_in_01[7]),
	.ibar(gnd),
	.o(\port_in_01[7]~input_o ));
// synopsys translate_off
defparam \port_in_01[7]~input .bus_hold = "false";
defparam \port_in_01[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N12
cycloneiii_lcell_comb \memory0|data_out[7]~2 (
// Equation(s):
// \memory0|data_out[7]~2_combout  = (\cpu0|datapath0|MAR_out [3] & (((\cpu0|datapath0|MAR_out [1])))) # (!\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|MAR_out [1] & (\port_in_03[7]~input_o )) # (!\cpu0|datapath0|MAR_out [1] & ((\port_in_01[7]~input_o 
// )))))

	.dataa(\port_in_03[7]~input_o ),
	.datab(\port_in_01[7]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [3]),
	.datad(\cpu0|datapath0|MAR_out [1]),
	.cin(gnd),
	.combout(\memory0|data_out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~2 .lut_mask = 16'hFA0C;
defparam \memory0|data_out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N10
cycloneiii_lcell_comb \memory0|data_out[7]~3 (
// Equation(s):
// \memory0|data_out[7]~3_combout  = (\cpu0|datapath0|MAR_out [3] & ((\memory0|data_out[7]~2_combout  & ((\port_in_11[7]~input_o ))) # (!\memory0|data_out[7]~2_combout  & (\port_in_09[7]~input_o )))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\memory0|data_out[7]~2_combout ))))

	.dataa(\port_in_09[7]~input_o ),
	.datab(\port_in_11[7]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [3]),
	.datad(\memory0|data_out[7]~2_combout ),
	.cin(gnd),
	.combout(\memory0|data_out[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~3 .lut_mask = 16'hCFA0;
defparam \memory0|data_out[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N0
cycloneiii_lcell_comb \memory0|data_out[7]~6 (
// Equation(s):
// \memory0|data_out[7]~6_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|MAR_out [2]) # ((\memory0|data_out[7]~3_combout )))) # (!\cpu0|datapath0|MAR_out [0] & (!\cpu0|datapath0|MAR_out [2] & (\memory0|data_out[7]~5_combout )))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\memory0|data_out[7]~5_combout ),
	.datad(\memory0|data_out[7]~3_combout ),
	.cin(gnd),
	.combout(\memory0|data_out[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~6 .lut_mask = 16'hBA98;
defparam \memory0|data_out[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N10
cycloneiii_lcell_comb \memory0|data_out[7]~9 (
// Equation(s):
// \memory0|data_out[7]~9_combout  = (\cpu0|datapath0|MAR_out [2] & ((\memory0|data_out[7]~6_combout  & ((\memory0|data_out[7]~8_combout ))) # (!\memory0|data_out[7]~6_combout  & (\memory0|data_out[7]~1_combout )))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\memory0|data_out[7]~6_combout ))))

	.dataa(\memory0|data_out[7]~1_combout ),
	.datab(\memory0|data_out[7]~8_combout ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\memory0|data_out[7]~6_combout ),
	.cin(gnd),
	.combout(\memory0|data_out[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|data_out[7]~9 .lut_mask = 16'hCFA0;
defparam \memory0|data_out[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N14
cycloneiii_lcell_comb \cpu0|datapath0|Mux8~6 (
// Equation(s):
// \cpu0|datapath0|Mux8~6_combout  = (\cpu0|datapath0|MAR_out [4] & (\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux8~2_combout  & \memory0|data_out[7]~9_combout )))

	.dataa(\cpu0|datapath0|MAR_out [4]),
	.datab(\cpu0|datapath0|Mux11~0_combout ),
	.datac(\cpu0|datapath0|Mux8~2_combout ),
	.datad(\memory0|data_out[7]~9_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux8~6 .lut_mask = 16'h8000;
defparam \cpu0|datapath0|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N6
cycloneiii_lcell_comb \cpu0|control0|comb~0 (
// Equation(s):
// \cpu0|control0|comb~0_combout  = (!\cpu0|control0|Selector7~0_combout  & (!\cpu0|control0|Equal15~0_combout  & ((!\cpu0|datapath0|IR [0]) # (!\cpu0|control0|Equal11~4_combout ))))

	.dataa(\cpu0|control0|Equal11~4_combout ),
	.datab(\cpu0|control0|Selector7~0_combout ),
	.datac(\cpu0|datapath0|IR [0]),
	.datad(\cpu0|control0|Equal15~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~0 .lut_mask = 16'h0013;
defparam \cpu0|control0|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N12
cycloneiii_lcell_comb \cpu0|control0|comb~2 (
// Equation(s):
// \cpu0|control0|comb~2_combout  = ((\cpu0|control0|comb~0_combout ) # (!\cpu0|control0|current_state.S_DECODE_3~q )) # (!\cpu0|control0|Selector0~0_combout )

	.dataa(\cpu0|control0|Selector0~0_combout ),
	.datab(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datac(gnd),
	.datad(\cpu0|control0|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~2 .lut_mask = 16'hFF77;
defparam \cpu0|control0|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N8
cycloneiii_lcell_comb \cpu0|control0|Equal18~0 (
// Equation(s):
// \cpu0|control0|Equal18~0_combout  = (\cpu0|control0|Equal11~2_combout  & (\cpu0|datapath0|IR [0] & (\cpu0|datapath0|IR [2] & \cpu0|control0|Equal11~3_combout )))

	.dataa(\cpu0|control0|Equal11~2_combout ),
	.datab(\cpu0|datapath0|IR [0]),
	.datac(\cpu0|datapath0|IR [2]),
	.datad(\cpu0|control0|Equal11~3_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal18~0 .lut_mask = 16'h8000;
defparam \cpu0|control0|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N22
cycloneiii_lcell_comb \cpu0|control0|IR_Load~0 (
// Equation(s):
// \cpu0|control0|IR_Load~0_combout  = (\cpu0|control0|Equal17~0_combout ) # (((\cpu0|control0|Equal18~0_combout ) # (\cpu0|control0|Equal16~0_combout )) # (!\cpu0|control0|ALU_Sel[2]~11_combout ))

	.dataa(\cpu0|control0|Equal17~0_combout ),
	.datab(\cpu0|control0|ALU_Sel[2]~11_combout ),
	.datac(\cpu0|control0|Equal18~0_combout ),
	.datad(\cpu0|control0|Equal16~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|IR_Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|IR_Load~0 .lut_mask = 16'hFFFB;
defparam \cpu0|control0|IR_Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N28
cycloneiii_lcell_comb \cpu0|control0|comb~1 (
// Equation(s):
// \cpu0|control0|comb~1_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & ((!\cpu0|control0|IR_Load~0_combout ) # (!\cpu0|control0|comb~0_combout )))

	.dataa(\cpu0|control0|comb~0_combout ),
	.datab(\cpu0|control0|IR_Load~0_combout ),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_DECODE_3~q ),
	.cin(gnd),
	.combout(\cpu0|control0|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~1 .lut_mask = 16'h7700;
defparam \cpu0|control0|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N24
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2] (
// Equation(s):
// \cpu0|control0|ALU_Sel [2] = (\cpu0|control0|comb~1_combout  & ((\cpu0|control0|ALU_Sel [2]) # (!\cpu0|control0|comb~2_combout )))

	.dataa(\cpu0|control0|comb~2_combout ),
	.datab(\cpu0|control0|comb~1_combout ),
	.datac(gnd),
	.datad(\cpu0|control0|ALU_Sel [2]),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel [2]),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2] .lut_mask = 16'hCC44;
defparam \cpu0|control0|ALU_Sel[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N6
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Equal0~0 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Equal0~0_combout  = (!\cpu0|control0|ALU_Sel [1] & (!\cpu0|control0|ALU_Sel [2] & !\cpu0|control0|ALU_Sel [0]))

	.dataa(\cpu0|control0|ALU_Sel [1]),
	.datab(\cpu0|control0|ALU_Sel [2]),
	.datac(gnd),
	.datad(\cpu0|control0|ALU_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Equal0~0 .lut_mask = 16'h0011;
defparam \cpu0|datapath0|ALU_MAP|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N22
cycloneiii_lcell_comb \cpu0|datapath0|Mux8~3 (
// Equation(s):
// \cpu0|datapath0|Mux8~3_combout  = (!\cpu0|control0|Bus2_Sel [1] & ((\cpu0|datapath0|ALU_MAP|Equal0~0_combout ) # (\cpu0|control0|Bus2_Sel [0])))

	.dataa(gnd),
	.datab(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datac(\cpu0|control0|Bus2_Sel [1]),
	.datad(\cpu0|control0|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux8~3 .lut_mask = 16'h0F0C;
defparam \cpu0|datapath0|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N12
cycloneiii_lcell_comb \cpu0|control0|Selector7~1 (
// Equation(s):
// \cpu0|control0|Selector7~1_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & (!\cpu0|control0|Equal16~0_combout  & \cpu0|control0|ALU_Sel[2]~11_combout ))

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|control0|Equal16~0_combout ),
	.datac(gnd),
	.datad(\cpu0|control0|ALU_Sel[2]~11_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector7~1 .lut_mask = 16'h2200;
defparam \cpu0|control0|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N4
cycloneiii_lcell_comb \cpu0|control0|B_Load (
// Equation(s):
// \cpu0|control0|B_Load~combout  = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|Selector7~1_combout )) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|B_Load~combout )))

	.dataa(\cpu0|control0|Selector7~1_combout ),
	.datab(gnd),
	.datac(\cpu0|control0|B_Load~combout ),
	.datad(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu0|control0|B_Load~combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|B_Load .lut_mask = 16'hAAF0;
defparam \cpu0|control0|B_Load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N27
dffeas \cpu0|datapath0|B_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux8~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|B_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|B_out[7] .is_wysiwyg = "true";
defparam \cpu0|datapath0|B_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N25
dffeas \cpu0|datapath0|B_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux9~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|B_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|B_out[6] .is_wysiwyg = "true";
defparam \cpu0|datapath0|B_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N23
dffeas \cpu0|datapath0|B_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux10~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|B_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|B_out[5] .is_wysiwyg = "true";
defparam \cpu0|datapath0|B_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N21
dffeas \cpu0|datapath0|B_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux11~16_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|B_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|B_out[4] .is_wysiwyg = "true";
defparam \cpu0|datapath0|B_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N19
dffeas \cpu0|datapath0|B_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux12~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|B_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|B_out[3] .is_wysiwyg = "true";
defparam \cpu0|datapath0|B_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N17
dffeas \cpu0|datapath0|B_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux13~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|B_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|B_out[2] .is_wysiwyg = "true";
defparam \cpu0|datapath0|B_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N15
dffeas \cpu0|datapath0|B_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux14~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|B_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|B_out[1] .is_wysiwyg = "true";
defparam \cpu0|datapath0|B_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N13
dffeas \cpu0|datapath0|B_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux15~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|B_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|B_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|B_out[0] .is_wysiwyg = "true";
defparam \cpu0|datapath0|B_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N12
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~0 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~0_combout  = (\cpu0|datapath0|B_out [0] & (\cpu0|datapath0|Mux7~0_combout  $ (VCC))) # (!\cpu0|datapath0|B_out [0] & (\cpu0|datapath0|Mux7~0_combout  & VCC))
// \cpu0|datapath0|ALU_MAP|Add0~1  = CARRY((\cpu0|datapath0|B_out [0] & \cpu0|datapath0|Mux7~0_combout ))

	.dataa(\cpu0|datapath0|B_out [0]),
	.datab(\cpu0|datapath0|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~0_combout ),
	.cout(\cpu0|datapath0|ALU_MAP|Add0~1 ));
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~0 .lut_mask = 16'h6688;
defparam \cpu0|datapath0|ALU_MAP|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N14
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~2 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~2_combout  = (\cpu0|datapath0|Mux6~0_combout  & ((\cpu0|datapath0|B_out [1] & (\cpu0|datapath0|ALU_MAP|Add0~1  & VCC)) # (!\cpu0|datapath0|B_out [1] & (!\cpu0|datapath0|ALU_MAP|Add0~1 )))) # (!\cpu0|datapath0|Mux6~0_combout  & 
// ((\cpu0|datapath0|B_out [1] & (!\cpu0|datapath0|ALU_MAP|Add0~1 )) # (!\cpu0|datapath0|B_out [1] & ((\cpu0|datapath0|ALU_MAP|Add0~1 ) # (GND)))))
// \cpu0|datapath0|ALU_MAP|Add0~3  = CARRY((\cpu0|datapath0|Mux6~0_combout  & (!\cpu0|datapath0|B_out [1] & !\cpu0|datapath0|ALU_MAP|Add0~1 )) # (!\cpu0|datapath0|Mux6~0_combout  & ((!\cpu0|datapath0|ALU_MAP|Add0~1 ) # (!\cpu0|datapath0|B_out [1]))))

	.dataa(\cpu0|datapath0|Mux6~0_combout ),
	.datab(\cpu0|datapath0|B_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|ALU_MAP|Add0~1 ),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~2_combout ),
	.cout(\cpu0|datapath0|ALU_MAP|Add0~3 ));
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~2 .lut_mask = 16'h9617;
defparam \cpu0|datapath0|ALU_MAP|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N16
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~4 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~4_combout  = ((\cpu0|datapath0|B_out [2] $ (\cpu0|datapath0|Mux5~0_combout  $ (!\cpu0|datapath0|ALU_MAP|Add0~3 )))) # (GND)
// \cpu0|datapath0|ALU_MAP|Add0~5  = CARRY((\cpu0|datapath0|B_out [2] & ((\cpu0|datapath0|Mux5~0_combout ) # (!\cpu0|datapath0|ALU_MAP|Add0~3 ))) # (!\cpu0|datapath0|B_out [2] & (\cpu0|datapath0|Mux5~0_combout  & !\cpu0|datapath0|ALU_MAP|Add0~3 )))

	.dataa(\cpu0|datapath0|B_out [2]),
	.datab(\cpu0|datapath0|Mux5~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|ALU_MAP|Add0~3 ),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~4_combout ),
	.cout(\cpu0|datapath0|ALU_MAP|Add0~5 ));
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~4 .lut_mask = 16'h698E;
defparam \cpu0|datapath0|ALU_MAP|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N18
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~6 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~6_combout  = (\cpu0|datapath0|Mux4~0_combout  & ((\cpu0|datapath0|B_out [3] & (\cpu0|datapath0|ALU_MAP|Add0~5  & VCC)) # (!\cpu0|datapath0|B_out [3] & (!\cpu0|datapath0|ALU_MAP|Add0~5 )))) # (!\cpu0|datapath0|Mux4~0_combout  & 
// ((\cpu0|datapath0|B_out [3] & (!\cpu0|datapath0|ALU_MAP|Add0~5 )) # (!\cpu0|datapath0|B_out [3] & ((\cpu0|datapath0|ALU_MAP|Add0~5 ) # (GND)))))
// \cpu0|datapath0|ALU_MAP|Add0~7  = CARRY((\cpu0|datapath0|Mux4~0_combout  & (!\cpu0|datapath0|B_out [3] & !\cpu0|datapath0|ALU_MAP|Add0~5 )) # (!\cpu0|datapath0|Mux4~0_combout  & ((!\cpu0|datapath0|ALU_MAP|Add0~5 ) # (!\cpu0|datapath0|B_out [3]))))

	.dataa(\cpu0|datapath0|Mux4~0_combout ),
	.datab(\cpu0|datapath0|B_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|ALU_MAP|Add0~5 ),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~6_combout ),
	.cout(\cpu0|datapath0|ALU_MAP|Add0~7 ));
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~6 .lut_mask = 16'h9617;
defparam \cpu0|datapath0|ALU_MAP|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N20
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~8 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~8_combout  = ((\cpu0|datapath0|Mux3~0_combout  $ (\cpu0|datapath0|B_out [4] $ (!\cpu0|datapath0|ALU_MAP|Add0~7 )))) # (GND)
// \cpu0|datapath0|ALU_MAP|Add0~9  = CARRY((\cpu0|datapath0|Mux3~0_combout  & ((\cpu0|datapath0|B_out [4]) # (!\cpu0|datapath0|ALU_MAP|Add0~7 ))) # (!\cpu0|datapath0|Mux3~0_combout  & (\cpu0|datapath0|B_out [4] & !\cpu0|datapath0|ALU_MAP|Add0~7 )))

	.dataa(\cpu0|datapath0|Mux3~0_combout ),
	.datab(\cpu0|datapath0|B_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|ALU_MAP|Add0~7 ),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~8_combout ),
	.cout(\cpu0|datapath0|ALU_MAP|Add0~9 ));
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~8 .lut_mask = 16'h698E;
defparam \cpu0|datapath0|ALU_MAP|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N22
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~10 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~10_combout  = (\cpu0|datapath0|B_out [5] & ((\cpu0|datapath0|Mux2~0_combout  & (\cpu0|datapath0|ALU_MAP|Add0~9  & VCC)) # (!\cpu0|datapath0|Mux2~0_combout  & (!\cpu0|datapath0|ALU_MAP|Add0~9 )))) # (!\cpu0|datapath0|B_out [5] 
// & ((\cpu0|datapath0|Mux2~0_combout  & (!\cpu0|datapath0|ALU_MAP|Add0~9 )) # (!\cpu0|datapath0|Mux2~0_combout  & ((\cpu0|datapath0|ALU_MAP|Add0~9 ) # (GND)))))
// \cpu0|datapath0|ALU_MAP|Add0~11  = CARRY((\cpu0|datapath0|B_out [5] & (!\cpu0|datapath0|Mux2~0_combout  & !\cpu0|datapath0|ALU_MAP|Add0~9 )) # (!\cpu0|datapath0|B_out [5] & ((!\cpu0|datapath0|ALU_MAP|Add0~9 ) # (!\cpu0|datapath0|Mux2~0_combout ))))

	.dataa(\cpu0|datapath0|B_out [5]),
	.datab(\cpu0|datapath0|Mux2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|ALU_MAP|Add0~9 ),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~10_combout ),
	.cout(\cpu0|datapath0|ALU_MAP|Add0~11 ));
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~10 .lut_mask = 16'h9617;
defparam \cpu0|datapath0|ALU_MAP|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N24
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~12 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~12_combout  = ((\cpu0|datapath0|Mux1~0_combout  $ (\cpu0|datapath0|B_out [6] $ (!\cpu0|datapath0|ALU_MAP|Add0~11 )))) # (GND)
// \cpu0|datapath0|ALU_MAP|Add0~13  = CARRY((\cpu0|datapath0|Mux1~0_combout  & ((\cpu0|datapath0|B_out [6]) # (!\cpu0|datapath0|ALU_MAP|Add0~11 ))) # (!\cpu0|datapath0|Mux1~0_combout  & (\cpu0|datapath0|B_out [6] & !\cpu0|datapath0|ALU_MAP|Add0~11 )))

	.dataa(\cpu0|datapath0|Mux1~0_combout ),
	.datab(\cpu0|datapath0|B_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|ALU_MAP|Add0~11 ),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~12_combout ),
	.cout(\cpu0|datapath0|ALU_MAP|Add0~13 ));
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~12 .lut_mask = 16'h698E;
defparam \cpu0|datapath0|ALU_MAP|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N26
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~14 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~14_combout  = (\cpu0|datapath0|Mux0~0_combout  & ((\cpu0|datapath0|B_out [7] & (\cpu0|datapath0|ALU_MAP|Add0~13  & VCC)) # (!\cpu0|datapath0|B_out [7] & (!\cpu0|datapath0|ALU_MAP|Add0~13 )))) # (!\cpu0|datapath0|Mux0~0_combout 
//  & ((\cpu0|datapath0|B_out [7] & (!\cpu0|datapath0|ALU_MAP|Add0~13 )) # (!\cpu0|datapath0|B_out [7] & ((\cpu0|datapath0|ALU_MAP|Add0~13 ) # (GND)))))
// \cpu0|datapath0|ALU_MAP|Add0~15  = CARRY((\cpu0|datapath0|Mux0~0_combout  & (!\cpu0|datapath0|B_out [7] & !\cpu0|datapath0|ALU_MAP|Add0~13 )) # (!\cpu0|datapath0|Mux0~0_combout  & ((!\cpu0|datapath0|ALU_MAP|Add0~13 ) # (!\cpu0|datapath0|B_out [7]))))

	.dataa(\cpu0|datapath0|Mux0~0_combout ),
	.datab(\cpu0|datapath0|B_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|ALU_MAP|Add0~13 ),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~14_combout ),
	.cout(\cpu0|datapath0|ALU_MAP|Add0~15 ));
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~14 .lut_mask = 16'h9617;
defparam \cpu0|datapath0|ALU_MAP|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N12
cycloneiii_lcell_comb \cpu0|datapath0|Mux8~4 (
// Equation(s):
// \cpu0|datapath0|Mux8~4_combout  = (\cpu0|datapath0|Mux8~3_combout  & ((\cpu0|control0|Bus2_Sel [0] & (\cpu0|datapath0|Mux0~0_combout )) # (!\cpu0|control0|Bus2_Sel [0] & ((\cpu0|datapath0|ALU_MAP|Add0~14_combout )))))

	.dataa(\cpu0|datapath0|Mux8~3_combout ),
	.datab(\cpu0|control0|Bus2_Sel [0]),
	.datac(\cpu0|datapath0|Mux0~0_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux8~4 .lut_mask = 16'hA280;
defparam \cpu0|datapath0|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N28
cycloneiii_lcell_comb \cpu0|datapath0|Mux8~7 (
// Equation(s):
// \cpu0|datapath0|Mux8~7_combout  = (\cpu0|datapath0|Mux8~5_combout ) # ((\cpu0|datapath0|Mux8~8_combout ) # ((\cpu0|datapath0|Mux8~6_combout ) # (\cpu0|datapath0|Mux8~4_combout )))

	.dataa(\cpu0|datapath0|Mux8~5_combout ),
	.datab(\cpu0|datapath0|Mux8~8_combout ),
	.datac(\cpu0|datapath0|Mux8~6_combout ),
	.datad(\cpu0|datapath0|Mux8~4_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux8~7 .lut_mask = 16'hFFFE;
defparam \cpu0|datapath0|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N5
dffeas \cpu0|datapath0|MAR_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux8~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|MAR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|MAR_out[7] .is_wysiwyg = "true";
defparam \cpu0|datapath0|MAR_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~1 (
// Equation(s):
// \cpu0|datapath0|Mux11~1_combout  = (\cpu0|control0|Bus2_Sel [1] & (((\cpu0|control0|Bus2_Sel [0]) # (!\cpu0|datapath0|MAR_out [7])) # (!\cpu0|datapath0|Mux8~2_combout )))

	.dataa(\cpu0|control0|Bus2_Sel [1]),
	.datab(\cpu0|datapath0|Mux8~2_combout ),
	.datac(\cpu0|datapath0|MAR_out [7]),
	.datad(\cpu0|control0|Bus2_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~1 .lut_mask = 16'hAA2A;
defparam \cpu0|datapath0|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N20
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~2 (
// Equation(s):
// \cpu0|datapath0|Mux11~2_combout  = (\cpu0|datapath0|Mux11~0_combout  & ((\cpu0|datapath0|MAR_out [4]) # (\cpu0|datapath0|Mux11~1_combout )))

	.dataa(\cpu0|datapath0|MAR_out [4]),
	.datab(\cpu0|datapath0|Mux11~1_combout ),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~2 .lut_mask = 16'hEE00;
defparam \cpu0|datapath0|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N22
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[23]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[23]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N23
dffeas \memory0|RW|RW_rtl_0_bypass[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N0
cycloneiii_lcell_comb \memory0|RW|RW~34 (
// Equation(s):
// \memory0|RW|RW~34_combout  = (\memory0|RW|RW~31_combout  & (((\memory0|RW|RW_rtl_0_bypass [23])))) # (!\memory0|RW|RW~31_combout  & (\memory0|RW|RW~17_q  & ((\memory0|RW|RW_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\memory0|RW|RW~17_q ),
	.datab(\memory0|RW|RW_rtl_0_bypass [23]),
	.datac(\memory0|RW|RW~31_combout ),
	.datad(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\memory0|RW|RW~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~34 .lut_mask = 16'hCAC0;
defparam \memory0|RW|RW~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N1
dffeas \memory0|RW|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|RW|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|data_out[6] .is_wysiwyg = "true";
defparam \memory0|RW|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N8
cycloneiii_io_ibuf \port_in_11[6]~input (
	.i(port_in_11[6]),
	.ibar(gnd),
	.o(\port_in_11[6]~input_o ));
// synopsys translate_off
defparam \port_in_11[6]~input .bus_hold = "false";
defparam \port_in_11[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneiii_io_ibuf \port_in_15[6]~input (
	.i(port_in_15[6]),
	.ibar(gnd),
	.o(\port_in_15[6]~input_o ));
// synopsys translate_off
defparam \port_in_15[6]~input .bus_hold = "false";
defparam \port_in_15[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneiii_io_ibuf \port_in_10[6]~input (
	.i(port_in_10[6]),
	.ibar(gnd),
	.o(\port_in_10[6]~input_o ));
// synopsys translate_off
defparam \port_in_10[6]~input .bus_hold = "false";
defparam \port_in_10[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneiii_io_ibuf \port_in_14[6]~input (
	.i(port_in_14[6]),
	.ibar(gnd),
	.o(\port_in_14[6]~input_o ));
// synopsys translate_off
defparam \port_in_14[6]~input .bus_hold = "false";
defparam \port_in_14[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N10
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~7 (
// Equation(s):
// \cpu0|datapath0|Mux9~7_combout  = (\cpu0|datapath0|MAR_out [2] & (((\cpu0|datapath0|MAR_out [0]) # (\port_in_14[6]~input_o )))) # (!\cpu0|datapath0|MAR_out [2] & (\port_in_10[6]~input_o  & (!\cpu0|datapath0|MAR_out [0])))

	.dataa(\port_in_10[6]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\port_in_14[6]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~7 .lut_mask = 16'hCEC2;
defparam \cpu0|datapath0|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~8 (
// Equation(s):
// \cpu0|datapath0|Mux9~8_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux9~7_combout  & ((\port_in_15[6]~input_o ))) # (!\cpu0|datapath0|Mux9~7_combout  & (\port_in_11[6]~input_o )))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux9~7_combout ))))

	.dataa(\port_in_11[6]~input_o ),
	.datab(\port_in_15[6]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\cpu0|datapath0|Mux9~7_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~8 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneiii_io_ibuf \port_in_12[6]~input (
	.i(port_in_12[6]),
	.ibar(gnd),
	.o(\port_in_12[6]~input_o ));
// synopsys translate_off
defparam \port_in_12[6]~input .bus_hold = "false";
defparam \port_in_12[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N1
cycloneiii_io_ibuf \port_in_13[6]~input (
	.i(port_in_13[6]),
	.ibar(gnd),
	.o(\port_in_13[6]~input_o ));
// synopsys translate_off
defparam \port_in_13[6]~input .bus_hold = "false";
defparam \port_in_13[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N8
cycloneiii_io_ibuf \port_in_08[6]~input (
	.i(port_in_08[6]),
	.ibar(gnd),
	.o(\port_in_08[6]~input_o ));
// synopsys translate_off
defparam \port_in_08[6]~input .bus_hold = "false";
defparam \port_in_08[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneiii_io_ibuf \port_in_09[6]~input (
	.i(port_in_09[6]),
	.ibar(gnd),
	.o(\port_in_09[6]~input_o ));
// synopsys translate_off
defparam \port_in_09[6]~input .bus_hold = "false";
defparam \port_in_09[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N12
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~0 (
// Equation(s):
// \cpu0|datapath0|Mux9~0_combout  = (\cpu0|datapath0|MAR_out [2] & (((\cpu0|datapath0|MAR_out [0])))) # (!\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|MAR_out [0] & ((\port_in_09[6]~input_o ))) # (!\cpu0|datapath0|MAR_out [0] & (\port_in_08[6]~input_o 
// ))))

	.dataa(\port_in_08[6]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\port_in_09[6]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~0 .lut_mask = 16'hF2C2;
defparam \cpu0|datapath0|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N22
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~1 (
// Equation(s):
// \cpu0|datapath0|Mux9~1_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux9~0_combout  & ((\port_in_13[6]~input_o ))) # (!\cpu0|datapath0|Mux9~0_combout  & (\port_in_12[6]~input_o )))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux9~0_combout ))))

	.dataa(\port_in_12[6]~input_o ),
	.datab(\port_in_13[6]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~1 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N29
cycloneiii_io_ibuf \port_in_03[6]~input (
	.i(port_in_03[6]),
	.ibar(gnd),
	.o(\port_in_03[6]~input_o ));
// synopsys translate_off
defparam \port_in_03[6]~input .bus_hold = "false";
defparam \port_in_03[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N22
cycloneiii_io_ibuf \port_in_07[6]~input (
	.i(port_in_07[6]),
	.ibar(gnd),
	.o(\port_in_07[6]~input_o ));
// synopsys translate_off
defparam \port_in_07[6]~input .bus_hold = "false";
defparam \port_in_07[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneiii_io_ibuf \port_in_06[6]~input (
	.i(port_in_06[6]),
	.ibar(gnd),
	.o(\port_in_06[6]~input_o ));
// synopsys translate_off
defparam \port_in_06[6]~input .bus_hold = "false";
defparam \port_in_06[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneiii_io_ibuf \port_in_02[6]~input (
	.i(port_in_02[6]),
	.ibar(gnd),
	.o(\port_in_02[6]~input_o ));
// synopsys translate_off
defparam \port_in_02[6]~input .bus_hold = "false";
defparam \port_in_02[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~2 (
// Equation(s):
// \cpu0|datapath0|Mux9~2_combout  = (\cpu0|datapath0|MAR_out [2] & ((\port_in_06[6]~input_o ) # ((\cpu0|datapath0|MAR_out [0])))) # (!\cpu0|datapath0|MAR_out [2] & (((!\cpu0|datapath0|MAR_out [0] & \port_in_02[6]~input_o ))))

	.dataa(\port_in_06[6]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\port_in_02[6]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~2 .lut_mask = 16'hCBC8;
defparam \cpu0|datapath0|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N14
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~3 (
// Equation(s):
// \cpu0|datapath0|Mux9~3_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux9~2_combout  & ((\port_in_07[6]~input_o ))) # (!\cpu0|datapath0|Mux9~2_combout  & (\port_in_03[6]~input_o )))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux9~2_combout ))))

	.dataa(\port_in_03[6]~input_o ),
	.datab(\port_in_07[6]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\cpu0|datapath0|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~3 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y29_N29
cycloneiii_io_ibuf \port_in_04[6]~input (
	.i(port_in_04[6]),
	.ibar(gnd),
	.o(\port_in_04[6]~input_o ));
// synopsys translate_off
defparam \port_in_04[6]~input .bus_hold = "false";
defparam \port_in_04[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y29_N1
cycloneiii_io_ibuf \port_in_05[6]~input (
	.i(port_in_05[6]),
	.ibar(gnd),
	.o(\port_in_05[6]~input_o ));
// synopsys translate_off
defparam \port_in_05[6]~input .bus_hold = "false";
defparam \port_in_05[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N15
cycloneiii_io_ibuf \port_in_00[6]~input (
	.i(port_in_00[6]),
	.ibar(gnd),
	.o(\port_in_00[6]~input_o ));
// synopsys translate_off
defparam \port_in_00[6]~input .bus_hold = "false";
defparam \port_in_00[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
cycloneiii_io_ibuf \port_in_01[6]~input (
	.i(port_in_01[6]),
	.ibar(gnd),
	.o(\port_in_01[6]~input_o ));
// synopsys translate_off
defparam \port_in_01[6]~input .bus_hold = "false";
defparam \port_in_01[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N0
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~4 (
// Equation(s):
// \cpu0|datapath0|Mux9~4_combout  = (\cpu0|datapath0|MAR_out [2] & (((\cpu0|datapath0|MAR_out [0])))) # (!\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|MAR_out [0] & ((\port_in_01[6]~input_o ))) # (!\cpu0|datapath0|MAR_out [0] & (\port_in_00[6]~input_o 
// ))))

	.dataa(\port_in_00[6]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\port_in_01[6]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~4 .lut_mask = 16'hF2C2;
defparam \cpu0|datapath0|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~5 (
// Equation(s):
// \cpu0|datapath0|Mux9~5_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux9~4_combout  & ((\port_in_05[6]~input_o ))) # (!\cpu0|datapath0|Mux9~4_combout  & (\port_in_04[6]~input_o )))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux9~4_combout ))))

	.dataa(\port_in_04[6]~input_o ),
	.datab(\port_in_05[6]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|Mux9~4_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~5 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N16
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~6 (
// Equation(s):
// \cpu0|datapath0|Mux9~6_combout  = (\cpu0|datapath0|MAR_out [3] & (\cpu0|datapath0|MAR_out [1])) # (!\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|MAR_out [1] & (\cpu0|datapath0|Mux9~3_combout )) # (!\cpu0|datapath0|MAR_out [1] & 
// ((\cpu0|datapath0|Mux9~5_combout )))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|Mux9~3_combout ),
	.datad(\cpu0|datapath0|Mux9~5_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~6 .lut_mask = 16'hD9C8;
defparam \cpu0|datapath0|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N30
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~9 (
// Equation(s):
// \cpu0|datapath0|Mux9~9_combout  = (\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|Mux9~6_combout  & (\cpu0|datapath0|Mux9~8_combout )) # (!\cpu0|datapath0|Mux9~6_combout  & ((\cpu0|datapath0|Mux9~1_combout ))))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\cpu0|datapath0|Mux9~6_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|Mux9~8_combout ),
	.datac(\cpu0|datapath0|Mux9~1_combout ),
	.datad(\cpu0|datapath0|Mux9~6_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~9 .lut_mask = 16'hDDA0;
defparam \cpu0|datapath0|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
cycloneiii_lcell_comb \memory0|ROM|Mux1~0 (
// Equation(s):
// \memory0|ROM|Mux1~0_combout  = (\cpu0|datapath0|MAR_out [0] & (!\cpu0|datapath0|MAR_out [3] & (\cpu0|datapath0|MAR_out [1] $ (\cpu0|datapath0|MAR_out [2]))))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux1~0 .lut_mask = 16'h0028;
defparam \memory0|ROM|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
cycloneiii_lcell_comb \memory0|ROM|Mux1~1 (
// Equation(s):
// \memory0|ROM|Mux1~1_combout  = (!\cpu0|datapath0|MAR_out [6] & (!\cpu0|datapath0|MAR_out [4] & (!\cpu0|datapath0|MAR_out [5] & \memory0|ROM|Mux1~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [6]),
	.datab(\cpu0|datapath0|MAR_out [4]),
	.datac(\cpu0|datapath0|MAR_out [5]),
	.datad(\memory0|ROM|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|ROM|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux1~1 .lut_mask = 16'h0100;
defparam \memory0|ROM|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N9
dffeas \memory0|ROM|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|ROM|Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu0|datapath0|MAR_out [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|ROM|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|ROM|data_out[6] .is_wysiwyg = "true";
defparam \memory0|ROM|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N8
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~10 (
// Equation(s):
// \cpu0|datapath0|Mux9~10_combout  = (\cpu0|datapath0|Mux11~0_combout  & (((\cpu0|datapath0|Mux11~1_combout )))) # (!\cpu0|datapath0|Mux11~0_combout  & (((\memory0|ROM|data_out [6] & !\cpu0|control0|Bus2_Sel [0])) # (!\cpu0|datapath0|Mux11~1_combout )))

	.dataa(\memory0|ROM|data_out [6]),
	.datab(\cpu0|control0|Bus2_Sel [0]),
	.datac(\cpu0|datapath0|Mux11~0_combout ),
	.datad(\cpu0|datapath0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~10 .lut_mask = 16'hF20F;
defparam \cpu0|datapath0|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~11 (
// Equation(s):
// \cpu0|datapath0|Mux9~11_combout  = (\cpu0|datapath0|Mux9~10_combout  & ((\cpu0|datapath0|Mux11~1_combout ) # ((\cpu0|datapath0|ALU_MAP|Equal0~0_combout  & \cpu0|datapath0|ALU_MAP|Add0~12_combout ))))

	.dataa(\cpu0|datapath0|Mux11~1_combout ),
	.datab(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datac(\cpu0|datapath0|Mux9~10_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~12_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~11 .lut_mask = 16'hE0A0;
defparam \cpu0|datapath0|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~12 (
// Equation(s):
// \cpu0|datapath0|Mux9~12_combout  = (\cpu0|datapath0|Mux11~2_combout  & ((\cpu0|datapath0|Mux9~11_combout  & (\memory0|RW|data_out [6])) # (!\cpu0|datapath0|Mux9~11_combout  & ((\cpu0|datapath0|Mux9~9_combout ))))) # (!\cpu0|datapath0|Mux11~2_combout  & 
// (((\cpu0|datapath0|Mux9~11_combout ))))

	.dataa(\cpu0|datapath0|Mux11~2_combout ),
	.datab(\memory0|RW|data_out [6]),
	.datac(\cpu0|datapath0|Mux9~9_combout ),
	.datad(\cpu0|datapath0|Mux9~11_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~12 .lut_mask = 16'hDDA0;
defparam \cpu0|datapath0|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux9~13 (
// Equation(s):
// \cpu0|datapath0|Mux9~13_combout  = (\cpu0|control0|Bus2_Sel [0] & ((\cpu0|control0|Bus2_Sel [1] & ((\cpu0|datapath0|Mux9~12_combout ))) # (!\cpu0|control0|Bus2_Sel [1] & (\cpu0|datapath0|Mux1~0_combout )))) # (!\cpu0|control0|Bus2_Sel [0] & 
// (((\cpu0|datapath0|Mux9~12_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|control0|Bus2_Sel [1]),
	.datac(\cpu0|datapath0|Mux1~0_combout ),
	.datad(\cpu0|datapath0|Mux9~12_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux9~13 .lut_mask = 16'hFD20;
defparam \cpu0|datapath0|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N5
dffeas \cpu0|datapath0|IR[6] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|Mux9~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|IR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|IR[6] .is_wysiwyg = "true";
defparam \cpu0|datapath0|IR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N18
cycloneiii_lcell_comb \cpu0|datapath0|IR[7]~feeder (
// Equation(s):
// \cpu0|datapath0|IR[7]~feeder_combout  = \cpu0|datapath0|Mux8~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux8~7_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|IR[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|IR[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu0|datapath0|IR[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N19
dffeas \cpu0|datapath0|IR[7] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|IR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|IR[7] .is_wysiwyg = "true";
defparam \cpu0|datapath0|IR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N21
dffeas \cpu0|datapath0|IR[5] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux10~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|IR[5] .is_wysiwyg = "true";
defparam \cpu0|datapath0|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N30
cycloneiii_lcell_comb \cpu0|control0|Equal0~2 (
// Equation(s):
// \cpu0|control0|Equal0~2_combout  = (\cpu0|datapath0|IR [2] & (!\cpu0|datapath0|IR [6] & (\cpu0|datapath0|IR [7] & !\cpu0|datapath0|IR [5])))

	.dataa(\cpu0|datapath0|IR [2]),
	.datab(\cpu0|datapath0|IR [6]),
	.datac(\cpu0|datapath0|IR [7]),
	.datad(\cpu0|datapath0|IR [5]),
	.cin(gnd),
	.combout(\cpu0|control0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal0~2 .lut_mask = 16'h0020;
defparam \cpu0|control0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N12
cycloneiii_lcell_comb \cpu0|control0|Equal0~4 (
// Equation(s):
// \cpu0|control0|Equal0~4_combout  = (\cpu0|control0|Equal0~2_combout  & (!\cpu0|datapath0|IR [3] & \cpu0|datapath0|IR [1]))

	.dataa(\cpu0|control0|Equal0~2_combout ),
	.datab(gnd),
	.datac(\cpu0|datapath0|IR [3]),
	.datad(\cpu0|datapath0|IR [1]),
	.cin(gnd),
	.combout(\cpu0|control0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal0~4 .lut_mask = 16'h0A00;
defparam \cpu0|control0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N2
cycloneiii_lcell_comb \cpu0|control0|next_state~32 (
// Equation(s):
// \cpu0|control0|next_state~32_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & (\cpu0|control0|Equal0~4_combout  & (\cpu0|datapath0|IR [0] & !\cpu0|datapath0|IR [4])))

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|control0|Equal0~4_combout ),
	.datac(\cpu0|datapath0|IR [0]),
	.datad(\cpu0|datapath0|IR [4]),
	.cin(gnd),
	.combout(\cpu0|control0|next_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state~32 .lut_mask = 16'h0080;
defparam \cpu0|control0|next_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N3
dffeas \cpu0|control0|current_state.S_LDA_DIR_4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_LDA_DIR_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_DIR_4 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_LDA_DIR_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N4
cycloneiii_lcell_comb \cpu0|control0|current_state.S_LDA_DIR_5~feeder (
// Equation(s):
// \cpu0|control0|current_state.S_LDA_DIR_5~feeder_combout  = \cpu0|control0|current_state.S_LDA_DIR_4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_LDA_DIR_4~q ),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_LDA_DIR_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_DIR_5~feeder .lut_mask = 16'hFF00;
defparam \cpu0|control0|current_state.S_LDA_DIR_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N5
dffeas \cpu0|control0|current_state.S_LDA_DIR_5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_LDA_DIR_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_LDA_DIR_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_DIR_5 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_LDA_DIR_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y24_N3
dffeas \cpu0|control0|current_state.S_LDA_DIR_6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_LDA_DIR_5~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_LDA_DIR_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_DIR_6 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_LDA_DIR_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N22
cycloneiii_lcell_comb \cpu0|control0|PC_Inc~6 (
// Equation(s):
// \cpu0|control0|PC_Inc~6_combout  = (\cpu0|datapath0|CCR_Result [0] & (\cpu0|datapath0|IR [2] & \cpu0|datapath0|IR [1]))

	.dataa(\cpu0|datapath0|CCR_Result [0]),
	.datab(gnd),
	.datac(\cpu0|datapath0|IR [2]),
	.datad(\cpu0|datapath0|IR [1]),
	.cin(gnd),
	.combout(\cpu0|control0|PC_Inc~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|PC_Inc~6 .lut_mask = 16'hA000;
defparam \cpu0|control0|PC_Inc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N18
cycloneiii_lcell_comb \cpu0|control0|PC_Inc~3 (
// Equation(s):
// \cpu0|control0|PC_Inc~3_combout  = (!\cpu0|datapath0|IR [3] & (!\cpu0|datapath0|IR [6] & (\cpu0|control0|PC_Inc~6_combout  & !\cpu0|datapath0|IR [4])))

	.dataa(\cpu0|datapath0|IR [3]),
	.datab(\cpu0|datapath0|IR [6]),
	.datac(\cpu0|control0|PC_Inc~6_combout ),
	.datad(\cpu0|datapath0|IR [4]),
	.cin(gnd),
	.combout(\cpu0|control0|PC_Inc~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|PC_Inc~3 .lut_mask = 16'h0010;
defparam \cpu0|control0|PC_Inc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N10
cycloneiii_lcell_comb \cpu0|control0|PC_Inc~19 (
// Equation(s):
// \cpu0|control0|PC_Inc~19_combout  = (!\cpu0|datapath0|IR [7] & (\cpu0|datapath0|IR [5] & (\cpu0|datapath0|IR [0] & \cpu0|control0|PC_Inc~3_combout )))

	.dataa(\cpu0|datapath0|IR [7]),
	.datab(\cpu0|datapath0|IR [5]),
	.datac(\cpu0|datapath0|IR [0]),
	.datad(\cpu0|control0|PC_Inc~3_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|PC_Inc~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|PC_Inc~19 .lut_mask = 16'h4000;
defparam \cpu0|control0|PC_Inc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N30
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|NZVC[2]~4 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|NZVC[2]~4_combout  = (!\cpu0|datapath0|ALU_MAP|Add0~2_combout  & (!\cpu0|datapath0|ALU_MAP|Add0~4_combout  & (!\cpu0|datapath0|ALU_MAP|Add0~6_combout  & !\cpu0|datapath0|ALU_MAP|Add0~8_combout )))

	.dataa(\cpu0|datapath0|ALU_MAP|Add0~2_combout ),
	.datab(\cpu0|datapath0|ALU_MAP|Add0~4_combout ),
	.datac(\cpu0|datapath0|ALU_MAP|Add0~6_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~8_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|ALU_MAP|NZVC[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|NZVC[2]~4 .lut_mask = 16'h0001;
defparam \cpu0|datapath0|ALU_MAP|NZVC[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N20
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|NZVC[2]~5 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|NZVC[2]~5_combout  = (!\cpu0|datapath0|ALU_MAP|Add0~10_combout  & (!\cpu0|datapath0|ALU_MAP|Add0~12_combout  & !\cpu0|datapath0|ALU_MAP|Add0~14_combout ))

	.dataa(\cpu0|datapath0|ALU_MAP|Add0~10_combout ),
	.datab(gnd),
	.datac(\cpu0|datapath0|ALU_MAP|Add0~12_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|ALU_MAP|NZVC[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|NZVC[2]~5 .lut_mask = 16'h0005;
defparam \cpu0|datapath0|ALU_MAP|NZVC[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N2
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|NZVC[2]~6 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|NZVC[2]~6_combout  = (\cpu0|datapath0|ALU_MAP|Equal0~0_combout  & (!\cpu0|datapath0|ALU_MAP|Add0~0_combout  & (\cpu0|datapath0|ALU_MAP|NZVC[2]~4_combout  & \cpu0|datapath0|ALU_MAP|NZVC[2]~5_combout )))

	.dataa(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datab(\cpu0|datapath0|ALU_MAP|Add0~0_combout ),
	.datac(\cpu0|datapath0|ALU_MAP|NZVC[2]~4_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|NZVC[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|ALU_MAP|NZVC[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|NZVC[2]~6 .lut_mask = 16'h2000;
defparam \cpu0|datapath0|ALU_MAP|NZVC[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N0
cycloneiii_lcell_comb \cpu0|control0|comb~8 (
// Equation(s):
// \cpu0|control0|comb~8_combout  = ((!\cpu0|control0|current_state.S_DECODE_3~q ) # (!\cpu0|control0|CCR_Load~1_combout )) # (!\cpu0|control0|IR_Load~0_combout )

	.dataa(gnd),
	.datab(\cpu0|control0|IR_Load~0_combout ),
	.datac(\cpu0|control0|CCR_Load~1_combout ),
	.datad(\cpu0|control0|current_state.S_DECODE_3~q ),
	.cin(gnd),
	.combout(\cpu0|control0|comb~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~8 .lut_mask = 16'h3FFF;
defparam \cpu0|control0|comb~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N8
cycloneiii_lcell_comb \cpu0|control0|comb~7 (
// Equation(s):
// \cpu0|control0|comb~7_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & ((\cpu0|control0|CCR_Load~1_combout ) # (!\cpu0|control0|IR_Load~0_combout )))

	.dataa(gnd),
	.datab(\cpu0|control0|IR_Load~0_combout ),
	.datac(\cpu0|control0|CCR_Load~1_combout ),
	.datad(\cpu0|control0|current_state.S_DECODE_3~q ),
	.cin(gnd),
	.combout(\cpu0|control0|comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~7 .lut_mask = 16'hF300;
defparam \cpu0|control0|comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N18
cycloneiii_lcell_comb \cpu0|control0|CCR_Load (
// Equation(s):
// \cpu0|control0|CCR_Load~combout  = (\cpu0|control0|comb~7_combout  & ((\cpu0|control0|CCR_Load~combout ) # (!\cpu0|control0|comb~8_combout )))

	.dataa(gnd),
	.datab(\cpu0|control0|comb~8_combout ),
	.datac(\cpu0|control0|comb~7_combout ),
	.datad(\cpu0|control0|CCR_Load~combout ),
	.cin(gnd),
	.combout(\cpu0|control0|CCR_Load~combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|CCR_Load .lut_mask = 16'hF030;
defparam \cpu0|control0|CCR_Load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y24_N3
dffeas \cpu0|datapath0|CCR_Result[2] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|ALU_MAP|NZVC[2]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|CCR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|CCR_Result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|CCR_Result[2] .is_wysiwyg = "true";
defparam \cpu0|datapath0|CCR_Result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N20
cycloneiii_lcell_comb \cpu0|control0|OUTPUT_LOGIC~2 (
// Equation(s):
// \cpu0|control0|OUTPUT_LOGIC~2_combout  = (\cpu0|control0|Equal7~0_combout  & (!\cpu0|datapath0|IR [2] & (\cpu0|datapath0|CCR_Result [2] & \cpu0|datapath0|IR [1])))

	.dataa(\cpu0|control0|Equal7~0_combout ),
	.datab(\cpu0|datapath0|IR [2]),
	.datac(\cpu0|datapath0|CCR_Result [2]),
	.datad(\cpu0|datapath0|IR [1]),
	.cin(gnd),
	.combout(\cpu0|control0|OUTPUT_LOGIC~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|OUTPUT_LOGIC~2 .lut_mask = 16'h2000;
defparam \cpu0|control0|OUTPUT_LOGIC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N30
cycloneiii_lcell_comb \cpu0|control0|Selector15~0 (
// Equation(s):
// \cpu0|control0|Selector15~0_combout  = (!\cpu0|control0|PC_Inc~19_combout  & (!\cpu0|control0|OUTPUT_LOGIC~3_combout  & (\cpu0|control0|current_state.S_DECODE_3~q  & !\cpu0|control0|OUTPUT_LOGIC~2_combout )))

	.dataa(\cpu0|control0|PC_Inc~19_combout ),
	.datab(\cpu0|control0|OUTPUT_LOGIC~3_combout ),
	.datac(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datad(\cpu0|control0|OUTPUT_LOGIC~2_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector15~0 .lut_mask = 16'h0010;
defparam \cpu0|control0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N8
cycloneiii_lcell_comb \cpu0|control0|Equal0~3 (
// Equation(s):
// \cpu0|control0|Equal0~3_combout  = (\cpu0|datapath0|IR [7] & (!\cpu0|datapath0|IR [6] & !\cpu0|datapath0|IR [5]))

	.dataa(\cpu0|datapath0|IR [7]),
	.datab(gnd),
	.datac(\cpu0|datapath0|IR [6]),
	.datad(\cpu0|datapath0|IR [5]),
	.cin(gnd),
	.combout(\cpu0|control0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal0~3 .lut_mask = 16'h000A;
defparam \cpu0|control0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N4
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~2 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~2_combout  = (\cpu0|datapath0|IR [4]) # (((!\cpu0|datapath0|IR [3]) # (!\cpu0|control0|Equal0~3_combout )) # (!\cpu0|control0|Equal6~1_combout ))

	.dataa(\cpu0|datapath0|IR [4]),
	.datab(\cpu0|control0|Equal6~1_combout ),
	.datac(\cpu0|control0|Equal0~3_combout ),
	.datad(\cpu0|datapath0|IR [3]),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~2 .lut_mask = 16'hBFFF;
defparam \cpu0|control0|ALU_Sel[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N16
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~3 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~3_combout  = (\cpu0|datapath0|IR [4] & ((\cpu0|datapath0|IR [0] & (!\cpu0|control0|Equal0~4_combout )) # (!\cpu0|datapath0|IR [0] & ((\cpu0|control0|ALU_Sel[2]~2_combout ))))) # (!\cpu0|datapath0|IR [4] & 
// (((\cpu0|control0|ALU_Sel[2]~2_combout ))))

	.dataa(\cpu0|control0|Equal0~4_combout ),
	.datab(\cpu0|control0|ALU_Sel[2]~2_combout ),
	.datac(\cpu0|datapath0|IR [4]),
	.datad(\cpu0|datapath0|IR [0]),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~3 .lut_mask = 16'h5CCC;
defparam \cpu0|control0|ALU_Sel[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N14
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~4 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~4_combout  = (((\cpu0|datapath0|IR [4] & \cpu0|datapath0|IR [0])) # (!\cpu0|control0|Equal11~2_combout )) # (!\cpu0|control0|Equal0~2_combout )

	.dataa(\cpu0|datapath0|IR [4]),
	.datab(\cpu0|datapath0|IR [0]),
	.datac(\cpu0|control0|Equal0~2_combout ),
	.datad(\cpu0|control0|Equal11~2_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~4 .lut_mask = 16'h8FFF;
defparam \cpu0|control0|ALU_Sel[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N20
cycloneiii_lcell_comb \cpu0|control0|Equal6~0 (
// Equation(s):
// \cpu0|control0|Equal6~0_combout  = (!\cpu0|datapath0|IR [7] & (\cpu0|datapath0|IR [5] & (!\cpu0|datapath0|IR [6] & !\cpu0|datapath0|IR [4])))

	.dataa(\cpu0|datapath0|IR [7]),
	.datab(\cpu0|datapath0|IR [5]),
	.datac(\cpu0|datapath0|IR [6]),
	.datad(\cpu0|datapath0|IR [4]),
	.cin(gnd),
	.combout(\cpu0|control0|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal6~0 .lut_mask = 16'h0004;
defparam \cpu0|control0|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N24
cycloneiii_lcell_comb \cpu0|control0|Equal6~2 (
// Equation(s):
// \cpu0|control0|Equal6~2_combout  = (!\cpu0|datapath0|IR [3] & \cpu0|control0|Equal6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|IR [3]),
	.datad(\cpu0|control0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal6~2 .lut_mask = 16'h0F00;
defparam \cpu0|control0|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N6
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~5 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~5_combout  = (\cpu0|control0|ALU_Sel[2]~4_combout  & ((\cpu0|datapath0|IR [0]) # ((!\cpu0|control0|Equal6~2_combout ) # (!\cpu0|control0|Equal6~1_combout ))))

	.dataa(\cpu0|datapath0|IR [0]),
	.datab(\cpu0|control0|Equal6~1_combout ),
	.datac(\cpu0|control0|ALU_Sel[2]~4_combout ),
	.datad(\cpu0|control0|Equal6~2_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~5 .lut_mask = 16'hB0F0;
defparam \cpu0|control0|ALU_Sel[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N4
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|NZVC[1]~7 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|NZVC[1]~7_combout  = (\cpu0|datapath0|ALU_MAP|Equal0~0_combout  & ((\cpu0|datapath0|B_out [7] & (\cpu0|datapath0|Mux0~0_combout  & !\cpu0|datapath0|ALU_MAP|Add0~14_combout )) # (!\cpu0|datapath0|B_out [7] & 
// (!\cpu0|datapath0|Mux0~0_combout  & \cpu0|datapath0|ALU_MAP|Add0~14_combout ))))

	.dataa(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datab(\cpu0|datapath0|B_out [7]),
	.datac(\cpu0|datapath0|Mux0~0_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|ALU_MAP|NZVC[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|NZVC[1]~7 .lut_mask = 16'h0280;
defparam \cpu0|datapath0|ALU_MAP|NZVC[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y24_N5
dffeas \cpu0|datapath0|CCR_Result[1] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|ALU_MAP|NZVC[1]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|CCR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|CCR_Result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|CCR_Result[1] .is_wysiwyg = "true";
defparam \cpu0|datapath0|CCR_Result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N22
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~6 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~6_combout  = (\cpu0|datapath0|IR [2] & ((\cpu0|datapath0|IR [1] & (\cpu0|datapath0|CCR_Result [0])) # (!\cpu0|datapath0|IR [1] & ((\cpu0|datapath0|CCR_Result [1]))))) # (!\cpu0|datapath0|IR [2] & (((!\cpu0|datapath0|IR [1]))))

	.dataa(\cpu0|datapath0|CCR_Result [0]),
	.datab(\cpu0|datapath0|IR [2]),
	.datac(\cpu0|datapath0|CCR_Result [1]),
	.datad(\cpu0|datapath0|IR [1]),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~6 .lut_mask = 16'h88F3;
defparam \cpu0|control0|ALU_Sel[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N28
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~7 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~7_combout  = (\cpu0|control0|ALU_Sel[2]~6_combout ) # (((!\cpu0|datapath0|IR [2] & \cpu0|datapath0|CCR_Result [2])) # (!\cpu0|control0|Equal7~0_combout ))

	.dataa(\cpu0|control0|ALU_Sel[2]~6_combout ),
	.datab(\cpu0|datapath0|IR [2]),
	.datac(\cpu0|datapath0|CCR_Result [2]),
	.datad(\cpu0|control0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~7 .lut_mask = 16'hBAFF;
defparam \cpu0|control0|ALU_Sel[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N2
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~8 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~8_combout  = (\cpu0|control0|ALU_Sel[2]~5_combout  & \cpu0|control0|ALU_Sel[2]~7_combout )

	.dataa(gnd),
	.datab(\cpu0|control0|ALU_Sel[2]~5_combout ),
	.datac(gnd),
	.datad(\cpu0|control0|ALU_Sel[2]~7_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~8 .lut_mask = 16'hCC00;
defparam \cpu0|control0|ALU_Sel[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N18
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~9 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~9_combout  = (!\cpu0|control0|OUTPUT_LOGIC~3_combout  & (!\cpu0|control0|OUTPUT_LOGIC~2_combout  & (\cpu0|control0|ALU_Sel[2]~3_combout  & \cpu0|control0|ALU_Sel[2]~8_combout )))

	.dataa(\cpu0|control0|OUTPUT_LOGIC~3_combout ),
	.datab(\cpu0|control0|OUTPUT_LOGIC~2_combout ),
	.datac(\cpu0|control0|ALU_Sel[2]~3_combout ),
	.datad(\cpu0|control0|ALU_Sel[2]~8_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~9 .lut_mask = 16'h1000;
defparam \cpu0|control0|ALU_Sel[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N0
cycloneiii_lcell_comb \cpu0|control0|Selector15~1 (
// Equation(s):
// \cpu0|control0|Selector15~1_combout  = (\cpu0|control0|Selector15~0_combout  & (((!\cpu0|control0|ALU_Sel[2]~9_combout ) # (!\cpu0|control0|CCR_Load~0_combout )) # (!\cpu0|control0|OUTPUT_LOGIC~5_combout )))

	.dataa(\cpu0|control0|Selector15~0_combout ),
	.datab(\cpu0|control0|OUTPUT_LOGIC~5_combout ),
	.datac(\cpu0|control0|CCR_Load~0_combout ),
	.datad(\cpu0|control0|ALU_Sel[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector15~1 .lut_mask = 16'h2AAA;
defparam \cpu0|control0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N6
cycloneiii_lcell_comb \cpu0|control0|Selector15~2 (
// Equation(s):
// \cpu0|control0|Selector15~2_combout  = (\cpu0|control0|current_state.S_LDA_DIR_6~q ) # ((\cpu0|control0|current_state.S_STA_DIR_6~q ) # ((\cpu0|control0|Selector15~1_combout ) # (!\cpu0|control0|current_state.S_FETCH_0~q )))

	.dataa(\cpu0|control0|current_state.S_LDA_DIR_6~q ),
	.datab(\cpu0|control0|current_state.S_STA_DIR_6~q ),
	.datac(\cpu0|control0|current_state.S_FETCH_0~q ),
	.datad(\cpu0|control0|Selector15~1_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector15~2 .lut_mask = 16'hFFEF;
defparam \cpu0|control0|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N8
cycloneiii_lcell_comb \cpu0|control0|MAR_Load (
// Equation(s):
// \cpu0|control0|MAR_Load~combout  = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|Selector15~2_combout ))) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|MAR_Load~combout ))

	.dataa(gnd),
	.datab(\cpu0|control0|MAR_Load~combout ),
	.datac(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.datad(\cpu0|control0|Selector15~2_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|MAR_Load~combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|MAR_Load .lut_mask = 16'hFC0C;
defparam \cpu0|control0|MAR_Load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N27
dffeas \memory0|RW|RW_rtl_0_bypass[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux13~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N1
dffeas \memory0|RW|RW_rtl_0_bypass[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|MAR_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N18
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[8]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[8]~feeder_combout  = \cpu0|datapath0|Mux12~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux12~13_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N19
dffeas \memory0|RW|RW_rtl_0_bypass[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N0
cycloneiii_lcell_comb \memory0|RW|RW~27 (
// Equation(s):
// \memory0|RW|RW~27_combout  = \memory0|RW|RW_rtl_0_bypass [7] $ (\memory0|RW|RW_rtl_0_bypass [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory0|RW|RW_rtl_0_bypass [7]),
	.datad(\memory0|RW|RW_rtl_0_bypass [8]),
	.cin(gnd),
	.combout(\memory0|RW|RW~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~27 .lut_mask = 16'h0FF0;
defparam \memory0|RW|RW~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N31
dffeas \memory0|RW|RW_rtl_0_bypass[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|MAR_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N26
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[3]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[3]~feeder_combout  = \cpu0|datapath0|MAR_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[3]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|RW|RW_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N27
dffeas \memory0|RW|RW_rtl_0_bypass[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N29
dffeas \memory0|RW|RW_rtl_0_bypass[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|MAR_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N25
dffeas \memory0|RW|RW_rtl_0_bypass[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux15~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N10
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[4]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[4]~feeder_combout  = \cpu0|datapath0|Mux14~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux14~13_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N11
dffeas \memory0|RW|RW_rtl_0_bypass[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N24
cycloneiii_lcell_comb \memory0|RW|RW~26 (
// Equation(s):
// \memory0|RW|RW~26_combout  = (\memory0|RW|RW_rtl_0_bypass [3] & (\memory0|RW|RW_rtl_0_bypass [4] & (\memory0|RW|RW_rtl_0_bypass [1] $ (!\memory0|RW|RW_rtl_0_bypass [2])))) # (!\memory0|RW|RW_rtl_0_bypass [3] & (!\memory0|RW|RW_rtl_0_bypass [4] & 
// (\memory0|RW|RW_rtl_0_bypass [1] $ (!\memory0|RW|RW_rtl_0_bypass [2]))))

	.dataa(\memory0|RW|RW_rtl_0_bypass [3]),
	.datab(\memory0|RW|RW_rtl_0_bypass [1]),
	.datac(\memory0|RW|RW_rtl_0_bypass [2]),
	.datad(\memory0|RW|RW_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\memory0|RW|RW~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~26 .lut_mask = 16'h8241;
defparam \memory0|RW|RW~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N30
cycloneiii_lcell_comb \memory0|RW|RW~28 (
// Equation(s):
// \memory0|RW|RW~28_combout  = (!\memory0|RW|RW~27_combout  & (\memory0|RW|RW~26_combout  & (\memory0|RW|RW_rtl_0_bypass [6] $ (!\memory0|RW|RW_rtl_0_bypass [5]))))

	.dataa(\memory0|RW|RW_rtl_0_bypass [6]),
	.datab(\memory0|RW|RW~27_combout ),
	.datac(\memory0|RW|RW_rtl_0_bypass [5]),
	.datad(\memory0|RW|RW~26_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~28 .lut_mask = 16'h2100;
defparam \memory0|RW|RW~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N26
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[9]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[9]~feeder_combout  = \cpu0|datapath0|MAR_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|MAR_out [4]),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N27
dffeas \memory0|RW|RW_rtl_0_bypass[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N28
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[12]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[12]~feeder_combout  = \cpu0|datapath0|Mux10~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux10~13_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N29
dffeas \memory0|RW|RW_rtl_0_bypass[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y25_N23
dffeas \memory0|RW|RW_rtl_0_bypass[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux11~16_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N24
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[11]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[11]~feeder_combout  = \cpu0|datapath0|MAR_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|MAR_out [5]),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N25
dffeas \memory0|RW|RW_rtl_0_bypass[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N22
cycloneiii_lcell_comb \memory0|RW|RW~29 (
// Equation(s):
// \memory0|RW|RW~29_combout  = (\memory0|RW|RW_rtl_0_bypass [9] & (\memory0|RW|RW_rtl_0_bypass [10] & (\memory0|RW|RW_rtl_0_bypass [12] $ (!\memory0|RW|RW_rtl_0_bypass [11])))) # (!\memory0|RW|RW_rtl_0_bypass [9] & (!\memory0|RW|RW_rtl_0_bypass [10] & 
// (\memory0|RW|RW_rtl_0_bypass [12] $ (!\memory0|RW|RW_rtl_0_bypass [11]))))

	.dataa(\memory0|RW|RW_rtl_0_bypass [9]),
	.datab(\memory0|RW|RW_rtl_0_bypass [12]),
	.datac(\memory0|RW|RW_rtl_0_bypass [10]),
	.datad(\memory0|RW|RW_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\memory0|RW|RW~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~29 .lut_mask = 16'h8421;
defparam \memory0|RW|RW~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N1
dffeas \memory0|RW|RW_rtl_0_bypass[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N27
dffeas \memory0|RW|RW_rtl_0_bypass[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|MAR_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N8
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[15]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[15]~feeder_combout  = \cpu0|datapath0|MAR_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|MAR_out [7]),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N9
dffeas \memory0|RW|RW_rtl_0_bypass[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N3
dffeas \memory0|RW|RW_rtl_0_bypass[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux9~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N19
dffeas \memory0|RW|RW_rtl_0_bypass[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux8~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|MAR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N2
cycloneiii_lcell_comb \memory0|RW|RW~30 (
// Equation(s):
// \memory0|RW|RW~30_combout  = (\memory0|RW|RW_rtl_0_bypass [13] & (\memory0|RW|RW_rtl_0_bypass [14] & (\memory0|RW|RW_rtl_0_bypass [15] $ (!\memory0|RW|RW_rtl_0_bypass [16])))) # (!\memory0|RW|RW_rtl_0_bypass [13] & (!\memory0|RW|RW_rtl_0_bypass [14] & 
// (\memory0|RW|RW_rtl_0_bypass [15] $ (!\memory0|RW|RW_rtl_0_bypass [16]))))

	.dataa(\memory0|RW|RW_rtl_0_bypass [13]),
	.datab(\memory0|RW|RW_rtl_0_bypass [15]),
	.datac(\memory0|RW|RW_rtl_0_bypass [14]),
	.datad(\memory0|RW|RW_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\memory0|RW|RW~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~30 .lut_mask = 16'h8421;
defparam \memory0|RW|RW~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N16
cycloneiii_lcell_comb \memory0|RW|RW~31 (
// Equation(s):
// \memory0|RW|RW~31_combout  = (\memory0|RW|RW~28_combout  & (\memory0|RW|RW~29_combout  & (\memory0|RW|RW_rtl_0_bypass [0] & \memory0|RW|RW~30_combout )))

	.dataa(\memory0|RW|RW~28_combout ),
	.datab(\memory0|RW|RW~29_combout ),
	.datac(\memory0|RW|RW_rtl_0_bypass [0]),
	.datad(\memory0|RW|RW~30_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~31 .lut_mask = 16'h8000;
defparam \memory0|RW|RW~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N4
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[22]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[22]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[22]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N5
dffeas \memory0|RW|RW_rtl_0_bypass[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N6
cycloneiii_lcell_comb \memory0|RW|RW~35 (
// Equation(s):
// \memory0|RW|RW~35_combout  = (\memory0|RW|RW~31_combout  & (\memory0|RW|RW_rtl_0_bypass [22])) # (!\memory0|RW|RW~31_combout  & (((\memory0|RW|RW_rtl_0|auto_generated|ram_block1a5  & \memory0|RW|RW~17_q ))))

	.dataa(\memory0|RW|RW~31_combout ),
	.datab(\memory0|RW|RW_rtl_0_bypass [22]),
	.datac(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\memory0|RW|RW~17_q ),
	.cin(gnd),
	.combout(\memory0|RW|RW~35_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~35 .lut_mask = 16'hD888;
defparam \memory0|RW|RW~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N7
dffeas \memory0|RW|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|RW|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|data_out[5] .is_wysiwyg = "true";
defparam \memory0|RW|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneiii_io_ibuf \port_in_07[5]~input (
	.i(port_in_07[5]),
	.ibar(gnd),
	.o(\port_in_07[5]~input_o ));
// synopsys translate_off
defparam \port_in_07[5]~input .bus_hold = "false";
defparam \port_in_07[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneiii_io_ibuf \port_in_15[5]~input (
	.i(port_in_15[5]),
	.ibar(gnd),
	.o(\port_in_15[5]~input_o ));
// synopsys translate_off
defparam \port_in_15[5]~input .bus_hold = "false";
defparam \port_in_15[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N8
cycloneiii_io_ibuf \port_in_05[5]~input (
	.i(port_in_05[5]),
	.ibar(gnd),
	.o(\port_in_05[5]~input_o ));
// synopsys translate_off
defparam \port_in_05[5]~input .bus_hold = "false";
defparam \port_in_05[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y22_N22
cycloneiii_io_ibuf \port_in_13[5]~input (
	.i(port_in_13[5]),
	.ibar(gnd),
	.o(\port_in_13[5]~input_o ));
// synopsys translate_off
defparam \port_in_13[5]~input .bus_hold = "false";
defparam \port_in_13[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N24
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~7 (
// Equation(s):
// \cpu0|datapath0|Mux10~7_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & ((\port_in_13[5]~input_o ))) # (!\cpu0|datapath0|MAR_out [3] & (\port_in_05[5]~input_o 
// ))))

	.dataa(\port_in_05[5]~input_o ),
	.datab(\port_in_13[5]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~7 .lut_mask = 16'hFC0A;
defparam \cpu0|datapath0|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N30
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~8 (
// Equation(s):
// \cpu0|datapath0|Mux10~8_combout  = (\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|Mux10~7_combout  & ((\port_in_15[5]~input_o ))) # (!\cpu0|datapath0|Mux10~7_combout  & (\port_in_07[5]~input_o )))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\cpu0|datapath0|Mux10~7_combout ))))

	.dataa(\port_in_07[5]~input_o ),
	.datab(\port_in_15[5]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|Mux10~7_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~8 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneiii_io_ibuf \port_in_03[5]~input (
	.i(port_in_03[5]),
	.ibar(gnd),
	.o(\port_in_03[5]~input_o ));
// synopsys translate_off
defparam \port_in_03[5]~input .bus_hold = "false";
defparam \port_in_03[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneiii_io_ibuf \port_in_01[5]~input (
	.i(port_in_01[5]),
	.ibar(gnd),
	.o(\port_in_01[5]~input_o ));
// synopsys translate_off
defparam \port_in_01[5]~input .bus_hold = "false";
defparam \port_in_01[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y11_N1
cycloneiii_io_ibuf \port_in_09[5]~input (
	.i(port_in_09[5]),
	.ibar(gnd),
	.o(\port_in_09[5]~input_o ));
// synopsys translate_off
defparam \port_in_09[5]~input .bus_hold = "false";
defparam \port_in_09[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N14
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~0 (
// Equation(s):
// \cpu0|datapath0|Mux10~0_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & ((\port_in_09[5]~input_o ))) # (!\cpu0|datapath0|MAR_out [3] & (\port_in_01[5]~input_o 
// ))))

	.dataa(\port_in_01[5]~input_o ),
	.datab(\port_in_09[5]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~0 .lut_mask = 16'hFC0A;
defparam \cpu0|datapath0|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N29
cycloneiii_io_ibuf \port_in_11[5]~input (
	.i(port_in_11[5]),
	.ibar(gnd),
	.o(\port_in_11[5]~input_o ));
// synopsys translate_off
defparam \port_in_11[5]~input .bus_hold = "false";
defparam \port_in_11[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~1 (
// Equation(s):
// \cpu0|datapath0|Mux10~1_combout  = (\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|Mux10~0_combout  & ((\port_in_11[5]~input_o ))) # (!\cpu0|datapath0|Mux10~0_combout  & (\port_in_03[5]~input_o )))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\cpu0|datapath0|Mux10~0_combout ))))

	.dataa(\port_in_03[5]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|Mux10~0_combout ),
	.datad(\port_in_11[5]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~1 .lut_mask = 16'hF838;
defparam \cpu0|datapath0|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneiii_io_ibuf \port_in_02[5]~input (
	.i(port_in_02[5]),
	.ibar(gnd),
	.o(\port_in_02[5]~input_o ));
// synopsys translate_off
defparam \port_in_02[5]~input .bus_hold = "false";
defparam \port_in_02[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N29
cycloneiii_io_ibuf \port_in_10[5]~input (
	.i(port_in_10[5]),
	.ibar(gnd),
	.o(\port_in_10[5]~input_o ));
// synopsys translate_off
defparam \port_in_10[5]~input .bus_hold = "false";
defparam \port_in_10[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N22
cycloneiii_io_ibuf \port_in_08[5]~input (
	.i(port_in_08[5]),
	.ibar(gnd),
	.o(\port_in_08[5]~input_o ));
// synopsys translate_off
defparam \port_in_08[5]~input .bus_hold = "false";
defparam \port_in_08[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N22
cycloneiii_io_ibuf \port_in_00[5]~input (
	.i(port_in_00[5]),
	.ibar(gnd),
	.o(\port_in_00[5]~input_o ));
// synopsys translate_off
defparam \port_in_00[5]~input .bus_hold = "false";
defparam \port_in_00[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N10
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~4 (
// Equation(s):
// \cpu0|datapath0|Mux10~4_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & (\port_in_08[5]~input_o )) # (!\cpu0|datapath0|MAR_out [3] & ((\port_in_00[5]~input_o 
// )))))

	.dataa(\port_in_08[5]~input_o ),
	.datab(\port_in_00[5]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~4 .lut_mask = 16'hFA0C;
defparam \cpu0|datapath0|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N8
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~5 (
// Equation(s):
// \cpu0|datapath0|Mux10~5_combout  = (\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|Mux10~4_combout  & ((\port_in_10[5]~input_o ))) # (!\cpu0|datapath0|Mux10~4_combout  & (\port_in_02[5]~input_o )))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\cpu0|datapath0|Mux10~4_combout ))))

	.dataa(\port_in_02[5]~input_o ),
	.datab(\port_in_10[5]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|Mux10~4_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~5 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y14_N15
cycloneiii_io_ibuf \port_in_14[5]~input (
	.i(port_in_14[5]),
	.ibar(gnd),
	.o(\port_in_14[5]~input_o ));
// synopsys translate_off
defparam \port_in_14[5]~input .bus_hold = "false";
defparam \port_in_14[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneiii_io_ibuf \port_in_12[5]~input (
	.i(port_in_12[5]),
	.ibar(gnd),
	.o(\port_in_12[5]~input_o ));
// synopsys translate_off
defparam \port_in_12[5]~input .bus_hold = "false";
defparam \port_in_12[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y18_N15
cycloneiii_io_ibuf \port_in_04[5]~input (
	.i(port_in_04[5]),
	.ibar(gnd),
	.o(\port_in_04[5]~input_o ));
// synopsys translate_off
defparam \port_in_04[5]~input .bus_hold = "false";
defparam \port_in_04[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneiii_io_ibuf \port_in_06[5]~input (
	.i(port_in_06[5]),
	.ibar(gnd),
	.o(\port_in_06[5]~input_o ));
// synopsys translate_off
defparam \port_in_06[5]~input .bus_hold = "false";
defparam \port_in_06[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N18
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~2 (
// Equation(s):
// \cpu0|datapath0|Mux10~2_combout  = (\cpu0|datapath0|MAR_out [1] & (((\port_in_06[5]~input_o ) # (\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & (\port_in_04[5]~input_o  & ((!\cpu0|datapath0|MAR_out [3]))))

	.dataa(\port_in_04[5]~input_o ),
	.datab(\port_in_06[5]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~2 .lut_mask = 16'hF0CA;
defparam \cpu0|datapath0|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N20
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~3 (
// Equation(s):
// \cpu0|datapath0|Mux10~3_combout  = (\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|Mux10~2_combout  & (\port_in_14[5]~input_o )) # (!\cpu0|datapath0|Mux10~2_combout  & ((\port_in_12[5]~input_o ))))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\cpu0|datapath0|Mux10~2_combout ))))

	.dataa(\port_in_14[5]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [3]),
	.datac(\port_in_12[5]~input_o ),
	.datad(\cpu0|datapath0|Mux10~2_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~3 .lut_mask = 16'hBBC0;
defparam \cpu0|datapath0|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~6 (
// Equation(s):
// \cpu0|datapath0|Mux10~6_combout  = (\cpu0|datapath0|MAR_out [0] & (\cpu0|datapath0|MAR_out [2])) # (!\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux10~3_combout ))) # (!\cpu0|datapath0|MAR_out [2] & 
// (\cpu0|datapath0|Mux10~5_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|Mux10~5_combout ),
	.datad(\cpu0|datapath0|Mux10~3_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~6 .lut_mask = 16'hDC98;
defparam \cpu0|datapath0|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N0
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~9 (
// Equation(s):
// \cpu0|datapath0|Mux10~9_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux10~6_combout  & (\cpu0|datapath0|Mux10~8_combout )) # (!\cpu0|datapath0|Mux10~6_combout  & ((\cpu0|datapath0|Mux10~1_combout ))))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux10~6_combout ))))

	.dataa(\cpu0|datapath0|Mux10~8_combout ),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\cpu0|datapath0|Mux10~1_combout ),
	.datad(\cpu0|datapath0|Mux10~6_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~9 .lut_mask = 16'hBBC0;
defparam \cpu0|datapath0|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N30
cycloneiii_lcell_comb \memory0|ROM|Mux2~0 (
// Equation(s):
// \memory0|ROM|Mux2~0_combout  = (!\cpu0|datapath0|MAR_out [3] & (\cpu0|datapath0|MAR_out [0] $ (((\cpu0|datapath0|MAR_out [1] & \cpu0|datapath0|MAR_out [2])))))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux2~0 .lut_mask = 16'h006A;
defparam \memory0|ROM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N6
cycloneiii_lcell_comb \memory0|ROM|Mux2~1 (
// Equation(s):
// \memory0|ROM|Mux2~1_combout  = (\memory0|ROM|Mux2~0_combout  & (!\cpu0|datapath0|MAR_out [4] & (!\cpu0|datapath0|MAR_out [5] & !\cpu0|datapath0|MAR_out [6])))

	.dataa(\memory0|ROM|Mux2~0_combout ),
	.datab(\cpu0|datapath0|MAR_out [4]),
	.datac(\cpu0|datapath0|MAR_out [5]),
	.datad(\cpu0|datapath0|MAR_out [6]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux2~1 .lut_mask = 16'h0002;
defparam \memory0|ROM|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N7
dffeas \memory0|ROM|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|ROM|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu0|datapath0|MAR_out [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|ROM|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|ROM|data_out[5] .is_wysiwyg = "true";
defparam \memory0|ROM|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N8
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~10 (
// Equation(s):
// \cpu0|datapath0|Mux10~10_combout  = (\cpu0|datapath0|Mux11~1_combout  & ((\cpu0|datapath0|Mux11~0_combout ) # ((\memory0|ROM|data_out [5] & !\cpu0|control0|Bus2_Sel [0])))) # (!\cpu0|datapath0|Mux11~1_combout  & (((!\cpu0|datapath0|Mux11~0_combout ))))

	.dataa(\memory0|ROM|data_out [5]),
	.datab(\cpu0|control0|Bus2_Sel [0]),
	.datac(\cpu0|datapath0|Mux11~1_combout ),
	.datad(\cpu0|datapath0|Mux11~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~10 .lut_mask = 16'hF02F;
defparam \cpu0|datapath0|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N24
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~11 (
// Equation(s):
// \cpu0|datapath0|Mux10~11_combout  = (\cpu0|datapath0|Mux10~10_combout  & ((\cpu0|datapath0|Mux11~1_combout ) # ((\cpu0|datapath0|ALU_MAP|Equal0~0_combout  & \cpu0|datapath0|ALU_MAP|Add0~10_combout ))))

	.dataa(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datab(\cpu0|datapath0|Mux10~10_combout ),
	.datac(\cpu0|datapath0|Mux11~1_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~10_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~11 .lut_mask = 16'hC8C0;
defparam \cpu0|datapath0|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N0
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~12 (
// Equation(s):
// \cpu0|datapath0|Mux10~12_combout  = (\cpu0|datapath0|Mux11~2_combout  & ((\cpu0|datapath0|Mux10~11_combout  & (\memory0|RW|data_out [5])) # (!\cpu0|datapath0|Mux10~11_combout  & ((\cpu0|datapath0|Mux10~9_combout ))))) # (!\cpu0|datapath0|Mux11~2_combout  
// & (((\cpu0|datapath0|Mux10~11_combout ))))

	.dataa(\memory0|RW|data_out [5]),
	.datab(\cpu0|datapath0|Mux11~2_combout ),
	.datac(\cpu0|datapath0|Mux10~9_combout ),
	.datad(\cpu0|datapath0|Mux10~11_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~12 .lut_mask = 16'hBBC0;
defparam \cpu0|datapath0|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N14
cycloneiii_lcell_comb \cpu0|datapath0|Mux10~13 (
// Equation(s):
// \cpu0|datapath0|Mux10~13_combout  = (\cpu0|control0|Bus2_Sel [0] & ((\cpu0|control0|Bus2_Sel [1] & ((\cpu0|datapath0|Mux10~12_combout ))) # (!\cpu0|control0|Bus2_Sel [1] & (\cpu0|datapath0|Mux2~0_combout )))) # (!\cpu0|control0|Bus2_Sel [0] & 
// (((\cpu0|datapath0|Mux10~12_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|datapath0|Mux2~0_combout ),
	.datac(\cpu0|control0|Bus2_Sel [1]),
	.datad(\cpu0|datapath0|Mux10~12_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux10~13 .lut_mask = 16'hFD08;
defparam \cpu0|datapath0|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N26
cycloneiii_lcell_comb \cpu0|control0|Selector11~0 (
// Equation(s):
// \cpu0|control0|Selector11~0_combout  = (\cpu0|control0|OUTPUT_LOGIC~5_combout  & (\cpu0|control0|current_state.S_DECODE_3~q  & (\cpu0|control0|CCR_Load~0_combout  & \cpu0|control0|ALU_Sel[2]~9_combout )))

	.dataa(\cpu0|control0|OUTPUT_LOGIC~5_combout ),
	.datab(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datac(\cpu0|control0|CCR_Load~0_combout ),
	.datad(\cpu0|control0|ALU_Sel[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector11~0 .lut_mask = 16'h8000;
defparam \cpu0|control0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N18
cycloneiii_lcell_comb \cpu0|control0|next_state~31 (
// Equation(s):
// \cpu0|control0|next_state~31_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & (\cpu0|control0|Equal0~4_combout  & (!\cpu0|datapath0|IR [0] & !\cpu0|datapath0|IR [4])))

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|control0|Equal0~4_combout ),
	.datac(\cpu0|datapath0|IR [0]),
	.datad(\cpu0|datapath0|IR [4]),
	.cin(gnd),
	.combout(\cpu0|control0|next_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state~31 .lut_mask = 16'h0008;
defparam \cpu0|control0|next_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N19
dffeas \cpu0|control0|current_state.S_LDA_IMM_4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state~31_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_LDA_IMM_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_IMM_4 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_LDA_IMM_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N16
cycloneiii_lcell_comb \cpu0|control0|current_state.S_LDA_IMM_5~feeder (
// Equation(s):
// \cpu0|control0|current_state.S_LDA_IMM_5~feeder_combout  = \cpu0|control0|current_state.S_LDA_IMM_4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_LDA_IMM_4~q ),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_LDA_IMM_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_IMM_5~feeder .lut_mask = 16'hFF00;
defparam \cpu0|control0|current_state.S_LDA_IMM_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N17
dffeas \cpu0|control0|current_state.S_LDA_IMM_5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_LDA_IMM_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_LDA_IMM_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_IMM_5 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_LDA_IMM_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N0
cycloneiii_lcell_comb \cpu0|control0|Selector11~1 (
// Equation(s):
// \cpu0|control0|Selector11~1_combout  = (\cpu0|control0|current_state.S_STA_DIR_5~q ) # ((\cpu0|control0|current_state.S_LDA_IMM_5~q ) # ((\cpu0|control0|current_state.S_LDA_DIR_5~q ) # (\cpu0|control0|current_state.S_FETCH_1~q )))

	.dataa(\cpu0|control0|current_state.S_STA_DIR_5~q ),
	.datab(\cpu0|control0|current_state.S_LDA_IMM_5~q ),
	.datac(\cpu0|control0|current_state.S_LDA_DIR_5~q ),
	.datad(\cpu0|control0|current_state.S_FETCH_1~q ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector11~1 .lut_mask = 16'hFFFE;
defparam \cpu0|control0|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N0
cycloneiii_lcell_comb \cpu0|control0|Selector11~2 (
// Equation(s):
// \cpu0|control0|Selector11~2_combout  = (\cpu0|control0|Selector11~1_combout ) # ((\cpu0|control0|current_state.S_DECODE_3~q  & ((\cpu0|control0|OUTPUT_LOGIC~3_combout ) # (\cpu0|control0|OUTPUT_LOGIC~2_combout ))))

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|control0|Selector11~1_combout ),
	.datac(\cpu0|control0|OUTPUT_LOGIC~3_combout ),
	.datad(\cpu0|control0|OUTPUT_LOGIC~2_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector11~2 .lut_mask = 16'hEEEC;
defparam \cpu0|control0|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N22
cycloneiii_lcell_comb \cpu0|control0|Selector11~3 (
// Equation(s):
// \cpu0|control0|Selector11~3_combout  = (\cpu0|control0|Selector11~0_combout ) # ((\cpu0|control0|Selector11~2_combout ) # ((\cpu0|control0|PC_Inc~19_combout  & \cpu0|control0|current_state.S_DECODE_3~q )))

	.dataa(\cpu0|control0|Selector11~0_combout ),
	.datab(\cpu0|control0|PC_Inc~19_combout ),
	.datac(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datad(\cpu0|control0|Selector11~2_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector11~3 .lut_mask = 16'hFFEA;
defparam \cpu0|control0|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N8
cycloneiii_lcell_comb \cpu0|control0|PC_Inc (
// Equation(s):
// \cpu0|control0|PC_Inc~combout  = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|Selector11~3_combout )) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|PC_Inc~combout )))

	.dataa(\cpu0|control0|Selector11~3_combout ),
	.datab(gnd),
	.datac(\cpu0|control0|PC_Inc~combout ),
	.datad(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu0|control0|PC_Inc~combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|PC_Inc .lut_mask = 16'hAAF0;
defparam \cpu0|control0|PC_Inc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N6
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[5]~10 (
// Equation(s):
// \cpu0|datapath0|PC_uns[5]~10_combout  = (\cpu0|control0|PC_Inc~combout ) # (\cpu0|control0|PC_Load~combout )

	.dataa(\cpu0|control0|PC_Inc~combout ),
	.datab(gnd),
	.datac(\cpu0|control0|PC_Load~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[5]~10 .lut_mask = 16'hFAFA;
defparam \cpu0|datapath0|PC_uns[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N21
dffeas \cpu0|datapath0|PC_uns[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|PC_uns[5]~19_combout ),
	.asdata(\cpu0|datapath0|Mux10~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu0|control0|PC_Load~combout ),
	.ena(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|PC_uns [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[5] .is_wysiwyg = "true";
defparam \cpu0|datapath0|PC_uns[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N22
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[6]~21 (
// Equation(s):
// \cpu0|datapath0|PC_uns[6]~21_combout  = (\cpu0|datapath0|PC_uns [6] & (\cpu0|datapath0|PC_uns[5]~20  $ (GND))) # (!\cpu0|datapath0|PC_uns [6] & (!\cpu0|datapath0|PC_uns[5]~20  & VCC))
// \cpu0|datapath0|PC_uns[6]~22  = CARRY((\cpu0|datapath0|PC_uns [6] & !\cpu0|datapath0|PC_uns[5]~20 ))

	.dataa(\cpu0|datapath0|PC_uns [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|PC_uns[5]~20 ),
	.combout(\cpu0|datapath0|PC_uns[6]~21_combout ),
	.cout(\cpu0|datapath0|PC_uns[6]~22 ));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[6]~21 .lut_mask = 16'hA50A;
defparam \cpu0|datapath0|PC_uns[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y24_N23
dffeas \cpu0|datapath0|PC_uns[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|PC_uns[6]~21_combout ),
	.asdata(\cpu0|datapath0|Mux9~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu0|control0|PC_Load~combout ),
	.ena(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|PC_uns [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[6] .is_wysiwyg = "true";
defparam \cpu0|datapath0|PC_uns[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N24
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[7]~23 (
// Equation(s):
// \cpu0|datapath0|PC_uns[7]~23_combout  = \cpu0|datapath0|PC_uns[6]~22  $ (\cpu0|datapath0|PC_uns [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|PC_uns [7]),
	.cin(\cpu0|datapath0|PC_uns[6]~22 ),
	.combout(\cpu0|datapath0|PC_uns[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[7]~23 .lut_mask = 16'h0FF0;
defparam \cpu0|datapath0|PC_uns[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y24_N25
dffeas \cpu0|datapath0|PC_uns[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|PC_uns[7]~23_combout ),
	.asdata(\cpu0|datapath0|Mux8~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu0|control0|PC_Load~combout ),
	.ena(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|PC_uns [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[7] .is_wysiwyg = "true";
defparam \cpu0|datapath0|PC_uns[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N0
cycloneiii_lcell_comb \cpu0|datapath0|A_out[7]~feeder (
// Equation(s):
// \cpu0|datapath0|A_out[7]~feeder_combout  = \cpu0|datapath0|Mux8~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux8~7_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|A_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|A_out[7]~feeder .lut_mask = 16'hFF00;
defparam \cpu0|datapath0|A_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N1
dffeas \cpu0|datapath0|A_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|A_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|A_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|A_out[7] .is_wysiwyg = "true";
defparam \cpu0|datapath0|A_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N30
cycloneiii_lcell_comb \cpu0|datapath0|Mux0~0 (
// Equation(s):
// \cpu0|datapath0|Mux0~0_combout  = (\cpu0|control0|Bus1_Sel [0] & ((\cpu0|datapath0|A_out [7]))) # (!\cpu0|control0|Bus1_Sel [0] & (\cpu0|datapath0|PC_uns [7]))

	.dataa(gnd),
	.datab(\cpu0|control0|Bus1_Sel [0]),
	.datac(\cpu0|datapath0|PC_uns [7]),
	.datad(\cpu0|datapath0|A_out [7]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux0~0 .lut_mask = 16'hFC30;
defparam \cpu0|datapath0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N28
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|Add0~16 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|Add0~16_combout  = !\cpu0|datapath0|ALU_MAP|Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cpu0|datapath0|ALU_MAP|Add0~15 ),
	.combout(\cpu0|datapath0|ALU_MAP|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|Add0~16 .lut_mask = 16'h0F0F;
defparam \cpu0|datapath0|ALU_MAP|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N8
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|NZVC[0]~8 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|NZVC[0]~8_combout  = (!\cpu0|control0|ALU_Sel [1] & (!\cpu0|control0|ALU_Sel [0] & (\cpu0|datapath0|ALU_MAP|Add0~16_combout  & !\cpu0|control0|ALU_Sel [2])))

	.dataa(\cpu0|control0|ALU_Sel [1]),
	.datab(\cpu0|control0|ALU_Sel [0]),
	.datac(\cpu0|datapath0|ALU_MAP|Add0~16_combout ),
	.datad(\cpu0|control0|ALU_Sel [2]),
	.cin(gnd),
	.combout(\cpu0|datapath0|ALU_MAP|NZVC[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|NZVC[0]~8 .lut_mask = 16'h0010;
defparam \cpu0|datapath0|ALU_MAP|NZVC[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N9
dffeas \cpu0|datapath0|CCR_Result[0] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|ALU_MAP|NZVC[0]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|CCR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|CCR_Result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|CCR_Result[0] .is_wysiwyg = "true";
defparam \cpu0|datapath0|CCR_Result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N10
cycloneiii_lcell_comb \cpu0|control0|OUTPUT_LOGIC~4 (
// Equation(s):
// \cpu0|control0|OUTPUT_LOGIC~4_combout  = (\cpu0|datapath0|IR [2] & (\cpu0|datapath0|CCR_Result [0] & (\cpu0|datapath0|IR [1] & \cpu0|control0|Equal7~0_combout )))

	.dataa(\cpu0|datapath0|IR [2]),
	.datab(\cpu0|datapath0|CCR_Result [0]),
	.datac(\cpu0|datapath0|IR [1]),
	.datad(\cpu0|control0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|OUTPUT_LOGIC~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|OUTPUT_LOGIC~4 .lut_mask = 16'h8000;
defparam \cpu0|control0|OUTPUT_LOGIC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N28
cycloneiii_lcell_comb \cpu0|control0|CCR_Load~0 (
// Equation(s):
// \cpu0|control0|CCR_Load~0_combout  = (!\cpu0|control0|OUTPUT_LOGIC~4_combout  & (((\cpu0|datapath0|CCR_Result [3]) # (!\cpu0|control0|Equal6~1_combout )) # (!\cpu0|control0|Equal7~0_combout )))

	.dataa(\cpu0|control0|Equal7~0_combout ),
	.datab(\cpu0|control0|Equal6~1_combout ),
	.datac(\cpu0|datapath0|CCR_Result [3]),
	.datad(\cpu0|control0|OUTPUT_LOGIC~4_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|CCR_Load~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|CCR_Load~0 .lut_mask = 16'h00F7;
defparam \cpu0|control0|CCR_Load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N16
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[2]~11 (
// Equation(s):
// \cpu0|control0|ALU_Sel[2]~11_combout  = (!\cpu0|control0|OUTPUT_LOGIC~5_combout  & (\cpu0|control0|ALU_Sel[2]~10_combout  & (\cpu0|control0|CCR_Load~0_combout  & \cpu0|control0|ALU_Sel[2]~9_combout )))

	.dataa(\cpu0|control0|OUTPUT_LOGIC~5_combout ),
	.datab(\cpu0|control0|ALU_Sel[2]~10_combout ),
	.datac(\cpu0|control0|CCR_Load~0_combout ),
	.datad(\cpu0|control0|ALU_Sel[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[2]~11 .lut_mask = 16'h4000;
defparam \cpu0|control0|ALU_Sel[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N28
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[1]~12 (
// Equation(s):
// \cpu0|control0|ALU_Sel[1]~12_combout  = (\cpu0|control0|ALU_Sel[2]~11_combout ) # ((\cpu0|datapath0|IR [0] & ((\cpu0|control0|Equal14~0_combout ) # (\cpu0|control0|Equal11~4_combout ))))

	.dataa(\cpu0|control0|ALU_Sel[2]~11_combout ),
	.datab(\cpu0|control0|Equal14~0_combout ),
	.datac(\cpu0|datapath0|IR [0]),
	.datad(\cpu0|control0|Equal11~4_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[1]~12 .lut_mask = 16'hFAEA;
defparam \cpu0|control0|ALU_Sel[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N10
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[1]~13 (
// Equation(s):
// \cpu0|control0|ALU_Sel[1]~13_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & ((\cpu0|control0|Selector7~0_combout  & (\cpu0|control0|Equal17~0_combout )) # (!\cpu0|control0|Selector7~0_combout  & ((\cpu0|control0|ALU_Sel[1]~12_combout )))))

	.dataa(\cpu0|control0|Equal17~0_combout ),
	.datab(\cpu0|control0|ALU_Sel[1]~12_combout ),
	.datac(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datad(\cpu0|control0|Selector7~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[1]~13 .lut_mask = 16'hA0C0;
defparam \cpu0|control0|ALU_Sel[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N26
cycloneiii_lcell_comb \cpu0|control0|comb~3 (
// Equation(s):
// \cpu0|control0|comb~3_combout  = (\cpu0|control0|Selector0~0_combout  & !\cpu0|control0|ALU_Sel[1]~13_combout )

	.dataa(\cpu0|control0|Selector0~0_combout ),
	.datab(gnd),
	.datac(\cpu0|control0|ALU_Sel[1]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu0|control0|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~3 .lut_mask = 16'h0A0A;
defparam \cpu0|control0|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N6
cycloneiii_lcell_comb \cpu0|control0|comb~4 (
// Equation(s):
// \cpu0|control0|comb~4_combout  = (\cpu0|control0|Selector0~0_combout  & \cpu0|control0|ALU_Sel[1]~13_combout )

	.dataa(\cpu0|control0|Selector0~0_combout ),
	.datab(gnd),
	.datac(\cpu0|control0|ALU_Sel[1]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu0|control0|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|comb~4 .lut_mask = 16'hA0A0;
defparam \cpu0|control0|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N10
cycloneiii_lcell_comb \cpu0|control0|ALU_Sel[1] (
// Equation(s):
// \cpu0|control0|ALU_Sel [1] = (!\cpu0|control0|comb~3_combout  & ((\cpu0|control0|comb~4_combout ) # (\cpu0|control0|ALU_Sel [1])))

	.dataa(gnd),
	.datab(\cpu0|control0|comb~3_combout ),
	.datac(\cpu0|control0|comb~4_combout ),
	.datad(\cpu0|control0|ALU_Sel [1]),
	.cin(gnd),
	.combout(\cpu0|control0|ALU_Sel [1]),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|ALU_Sel[1] .lut_mask = 16'h3330;
defparam \cpu0|control0|ALU_Sel[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N26
cycloneiii_lcell_comb \cpu0|datapath0|ALU_MAP|NZVC[3]~9 (
// Equation(s):
// \cpu0|datapath0|ALU_MAP|NZVC[3]~9_combout  = (!\cpu0|control0|ALU_Sel [1] & (!\cpu0|control0|ALU_Sel [0] & (!\cpu0|control0|ALU_Sel [2] & \cpu0|datapath0|ALU_MAP|Add0~14_combout )))

	.dataa(\cpu0|control0|ALU_Sel [1]),
	.datab(\cpu0|control0|ALU_Sel [0]),
	.datac(\cpu0|control0|ALU_Sel [2]),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~14_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|ALU_MAP|NZVC[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|ALU_MAP|NZVC[3]~9 .lut_mask = 16'h0100;
defparam \cpu0|datapath0|ALU_MAP|NZVC[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N27
dffeas \cpu0|datapath0|CCR_Result[3] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|ALU_MAP|NZVC[3]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|CCR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|CCR_Result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|CCR_Result[3] .is_wysiwyg = "true";
defparam \cpu0|datapath0|CCR_Result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N22
cycloneiii_lcell_comb \cpu0|control0|next_state.S_BMI_4~0 (
// Equation(s):
// \cpu0|control0|next_state.S_BMI_4~0_combout  = (\cpu0|control0|Equal6~1_combout  & (\cpu0|control0|current_state.S_DECODE_3~q  & (\cpu0|datapath0|CCR_Result [3] & \cpu0|control0|Equal7~0_combout )))

	.dataa(\cpu0|control0|Equal6~1_combout ),
	.datab(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datac(\cpu0|datapath0|CCR_Result [3]),
	.datad(\cpu0|control0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_BMI_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_BMI_4~0 .lut_mask = 16'h8000;
defparam \cpu0|control0|next_state.S_BMI_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N23
dffeas \cpu0|control0|current_state.S_BMI_4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state.S_BMI_4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BMI_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BMI_4 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BMI_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cycloneiii_lcell_comb \cpu0|control0|current_state.S_BMI_5~feeder (
// Equation(s):
// \cpu0|control0|current_state.S_BMI_5~feeder_combout  = \cpu0|control0|current_state.S_BMI_4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|current_state.S_BMI_4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_BMI_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BMI_5~feeder .lut_mask = 16'hF0F0;
defparam \cpu0|control0|current_state.S_BMI_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N13
dffeas \cpu0|control0|current_state.S_BMI_5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_BMI_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BMI_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BMI_5 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BMI_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \cpu0|control0|current_state.S_BMI_6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_BMI_5~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BMI_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BMI_6 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BMI_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N28
cycloneiii_lcell_comb \cpu0|control0|next_state.S_BEQ_4~0 (
// Equation(s):
// \cpu0|control0|next_state.S_BEQ_4~0_combout  = (\cpu0|control0|OUTPUT_LOGIC~2_combout  & \cpu0|control0|next_state.S_FETCH_0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|OUTPUT_LOGIC~2_combout ),
	.datad(\cpu0|control0|next_state.S_FETCH_0~9_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_BEQ_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_BEQ_4~0 .lut_mask = 16'hF000;
defparam \cpu0|control0|next_state.S_BEQ_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N29
dffeas \cpu0|control0|current_state.S_BEQ_4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state.S_BEQ_4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BEQ_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BEQ_4 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BEQ_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N14
cycloneiii_lcell_comb \cpu0|control0|current_state.S_BEQ_5~feeder (
// Equation(s):
// \cpu0|control0|current_state.S_BEQ_5~feeder_combout  = \cpu0|control0|current_state.S_BEQ_4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_BEQ_4~q ),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_BEQ_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BEQ_5~feeder .lut_mask = 16'hFF00;
defparam \cpu0|control0|current_state.S_BEQ_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N15
dffeas \cpu0|control0|current_state.S_BEQ_5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_BEQ_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BEQ_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BEQ_5 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BEQ_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N27
dffeas \cpu0|control0|current_state.S_BEQ_6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_BEQ_5~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BEQ_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BEQ_6 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BEQ_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N14
cycloneiii_lcell_comb \cpu0|control0|next_state~34 (
// Equation(s):
// \cpu0|control0|next_state~34_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & (!\cpu0|datapath0|IR [0] & (\cpu0|control0|Equal6~1_combout  & \cpu0|control0|Equal6~2_combout )))

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|datapath0|IR [0]),
	.datac(\cpu0|control0|Equal6~1_combout ),
	.datad(\cpu0|control0|Equal6~2_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state~34 .lut_mask = 16'h2000;
defparam \cpu0|control0|next_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N15
dffeas \cpu0|control0|current_state.S_BRA_4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BRA_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BRA_4 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BRA_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y24_N25
dffeas \cpu0|control0|current_state.S_BRA_5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_BRA_4~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BRA_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BRA_5 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BRA_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N20
cycloneiii_lcell_comb \cpu0|control0|current_state.S_BRA_6~feeder (
// Equation(s):
// \cpu0|control0|current_state.S_BRA_6~feeder_combout  = \cpu0|control0|current_state.S_BRA_5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_BRA_5~q ),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_BRA_6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BRA_6~feeder .lut_mask = 16'hFF00;
defparam \cpu0|control0|current_state.S_BRA_6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N21
dffeas \cpu0|control0|current_state.S_BRA_6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_BRA_6~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BRA_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BRA_6 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BRA_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N11
dffeas \cpu0|control0|current_state.S_BVS_6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_BVS_5~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BVS_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BVS_6 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BVS_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N2
cycloneiii_lcell_comb \cpu0|control0|next_state.S_BCS_4~0 (
// Equation(s):
// \cpu0|control0|next_state.S_BCS_4~0_combout  = (\cpu0|control0|OUTPUT_LOGIC~4_combout  & \cpu0|control0|next_state.S_FETCH_0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|OUTPUT_LOGIC~4_combout ),
	.datad(\cpu0|control0|next_state.S_FETCH_0~9_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_BCS_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_BCS_4~0 .lut_mask = 16'hF000;
defparam \cpu0|control0|next_state.S_BCS_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N3
dffeas \cpu0|control0|current_state.S_BCS_4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state.S_BCS_4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BCS_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BCS_4 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BCS_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N8
cycloneiii_lcell_comb \cpu0|control0|current_state.S_BCS_5~feeder (
// Equation(s):
// \cpu0|control0|current_state.S_BCS_5~feeder_combout  = \cpu0|control0|current_state.S_BCS_4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_BCS_4~q ),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_BCS_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BCS_5~feeder .lut_mask = 16'hFF00;
defparam \cpu0|control0|current_state.S_BCS_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N9
dffeas \cpu0|control0|current_state.S_BCS_5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_BCS_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BCS_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BCS_5 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BCS_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N25
dffeas \cpu0|control0|current_state.S_BCS_6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_BCS_5~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BCS_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BCS_6 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BCS_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N10
cycloneiii_lcell_comb \cpu0|control0|WideOr5~0 (
// Equation(s):
// \cpu0|control0|WideOr5~0_combout  = (!\cpu0|control0|current_state.S_BEQ_6~q  & (!\cpu0|control0|current_state.S_BRA_6~q  & (!\cpu0|control0|current_state.S_BVS_6~q  & !\cpu0|control0|current_state.S_BCS_6~q )))

	.dataa(\cpu0|control0|current_state.S_BEQ_6~q ),
	.datab(\cpu0|control0|current_state.S_BRA_6~q ),
	.datac(\cpu0|control0|current_state.S_BVS_6~q ),
	.datad(\cpu0|control0|current_state.S_BCS_6~q ),
	.cin(gnd),
	.combout(\cpu0|control0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|WideOr5~0 .lut_mask = 16'h0001;
defparam \cpu0|control0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cycloneiii_lcell_comb \cpu0|control0|WideOr5~1 (
// Equation(s):
// \cpu0|control0|WideOr5~1_combout  = (!\cpu0|control0|current_state.S_BMI_6~q  & \cpu0|control0|WideOr5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|current_state.S_BMI_6~q ),
	.datad(\cpu0|control0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|WideOr5~1 .lut_mask = 16'h0F00;
defparam \cpu0|control0|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N8
cycloneiii_lcell_comb \cpu0|control0|PC_Load (
// Equation(s):
// \cpu0|control0|PC_Load~combout  = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (!\cpu0|control0|WideOr5~1_combout )) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|PC_Load~combout )))

	.dataa(gnd),
	.datab(\cpu0|control0|WideOr5~1_combout ),
	.datac(\cpu0|control0|PC_Load~combout ),
	.datad(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu0|control0|PC_Load~combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|PC_Load .lut_mask = 16'h33F0;
defparam \cpu0|control0|PC_Load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N13
dffeas \cpu0|datapath0|PC_uns[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|PC_uns[1]~11_combout ),
	.asdata(\cpu0|datapath0|Mux14~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu0|control0|PC_Load~combout ),
	.ena(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|PC_uns [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[1] .is_wysiwyg = "true";
defparam \cpu0|datapath0|PC_uns[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N14
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[2]~13 (
// Equation(s):
// \cpu0|datapath0|PC_uns[2]~13_combout  = (\cpu0|datapath0|PC_uns [2] & (\cpu0|datapath0|PC_uns[1]~12  $ (GND))) # (!\cpu0|datapath0|PC_uns [2] & (!\cpu0|datapath0|PC_uns[1]~12  & VCC))
// \cpu0|datapath0|PC_uns[2]~14  = CARRY((\cpu0|datapath0|PC_uns [2] & !\cpu0|datapath0|PC_uns[1]~12 ))

	.dataa(\cpu0|datapath0|PC_uns [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|PC_uns[1]~12 ),
	.combout(\cpu0|datapath0|PC_uns[2]~13_combout ),
	.cout(\cpu0|datapath0|PC_uns[2]~14 ));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[2]~13 .lut_mask = 16'hA50A;
defparam \cpu0|datapath0|PC_uns[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y24_N15
dffeas \cpu0|datapath0|PC_uns[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|PC_uns[2]~13_combout ),
	.asdata(\cpu0|datapath0|Mux13~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu0|control0|PC_Load~combout ),
	.ena(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|PC_uns [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[2] .is_wysiwyg = "true";
defparam \cpu0|datapath0|PC_uns[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N16
cycloneiii_lcell_comb \cpu0|datapath0|PC_uns[3]~15 (
// Equation(s):
// \cpu0|datapath0|PC_uns[3]~15_combout  = (\cpu0|datapath0|PC_uns [3] & (!\cpu0|datapath0|PC_uns[2]~14 )) # (!\cpu0|datapath0|PC_uns [3] & ((\cpu0|datapath0|PC_uns[2]~14 ) # (GND)))
// \cpu0|datapath0|PC_uns[3]~16  = CARRY((!\cpu0|datapath0|PC_uns[2]~14 ) # (!\cpu0|datapath0|PC_uns [3]))

	.dataa(gnd),
	.datab(\cpu0|datapath0|PC_uns [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu0|datapath0|PC_uns[2]~14 ),
	.combout(\cpu0|datapath0|PC_uns[3]~15_combout ),
	.cout(\cpu0|datapath0|PC_uns[3]~16 ));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[3]~15 .lut_mask = 16'h3C3F;
defparam \cpu0|datapath0|PC_uns[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y24_N17
dffeas \cpu0|datapath0|PC_uns[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|PC_uns[3]~15_combout ),
	.asdata(\cpu0|datapath0|Mux12~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu0|control0|PC_Load~combout ),
	.ena(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|PC_uns [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[3] .is_wysiwyg = "true";
defparam \cpu0|datapath0|PC_uns[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N19
dffeas \cpu0|datapath0|PC_uns[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|PC_uns[4]~17_combout ),
	.asdata(\cpu0|datapath0|Mux11~16_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu0|control0|PC_Load~combout ),
	.ena(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|PC_uns [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[4] .is_wysiwyg = "true";
defparam \cpu0|datapath0|PC_uns[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y24_N5
dffeas \cpu0|datapath0|A_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux11~16_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|A_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|A_out[4] .is_wysiwyg = "true";
defparam \cpu0|datapath0|A_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux3~0 (
// Equation(s):
// \cpu0|datapath0|Mux3~0_combout  = (\cpu0|control0|Bus1_Sel [0] & ((\cpu0|datapath0|A_out [4]))) # (!\cpu0|control0|Bus1_Sel [0] & (\cpu0|datapath0|PC_uns [4]))

	.dataa(gnd),
	.datab(\cpu0|datapath0|PC_uns [4]),
	.datac(\cpu0|datapath0|A_out [4]),
	.datad(\cpu0|control0|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux3~0 .lut_mask = 16'hF0CC;
defparam \cpu0|datapath0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N8
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[21]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[21]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N9
dffeas \memory0|RW|RW_rtl_0_bypass[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N20
cycloneiii_lcell_comb \memory0|RW|RW~36 (
// Equation(s):
// \memory0|RW|RW~36_combout  = (\memory0|RW|RW~31_combout  & (((\memory0|RW|RW_rtl_0_bypass [21])))) # (!\memory0|RW|RW~31_combout  & (\memory0|RW|RW~17_q  & ((\memory0|RW|RW_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\memory0|RW|RW~17_q ),
	.datab(\memory0|RW|RW_rtl_0_bypass [21]),
	.datac(\memory0|RW|RW~31_combout ),
	.datad(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\memory0|RW|RW~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~36 .lut_mask = 16'hCAC0;
defparam \memory0|RW|RW~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N21
dffeas \memory0|RW|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|RW|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|data_out[4] .is_wysiwyg = "true";
defparam \memory0|RW|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N15
cycloneiii_io_ibuf \port_in_13[4]~input (
	.i(port_in_13[4]),
	.ibar(gnd),
	.o(\port_in_13[4]~input_o ));
// synopsys translate_off
defparam \port_in_13[4]~input .bus_hold = "false";
defparam \port_in_13[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N15
cycloneiii_io_ibuf \port_in_09[4]~input (
	.i(port_in_09[4]),
	.ibar(gnd),
	.o(\port_in_09[4]~input_o ));
// synopsys translate_off
defparam \port_in_09[4]~input .bus_hold = "false";
defparam \port_in_09[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N8
cycloneiii_io_ibuf \port_in_12[4]~input (
	.i(port_in_12[4]),
	.ibar(gnd),
	.o(\port_in_12[4]~input_o ));
// synopsys translate_off
defparam \port_in_12[4]~input .bus_hold = "false";
defparam \port_in_12[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneiii_io_ibuf \port_in_08[4]~input (
	.i(port_in_08[4]),
	.ibar(gnd),
	.o(\port_in_08[4]~input_o ));
// synopsys translate_off
defparam \port_in_08[4]~input .bus_hold = "false";
defparam \port_in_08[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~3 (
// Equation(s):
// \cpu0|datapath0|Mux11~3_combout  = (\cpu0|datapath0|MAR_out [2] & ((\port_in_12[4]~input_o ) # ((\cpu0|datapath0|MAR_out [0])))) # (!\cpu0|datapath0|MAR_out [2] & (((\port_in_08[4]~input_o  & !\cpu0|datapath0|MAR_out [0]))))

	.dataa(\port_in_12[4]~input_o ),
	.datab(\port_in_08[4]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|MAR_out [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~3 .lut_mask = 16'hF0AC;
defparam \cpu0|datapath0|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N24
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~4 (
// Equation(s):
// \cpu0|datapath0|Mux11~4_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux11~3_combout  & (\port_in_13[4]~input_o )) # (!\cpu0|datapath0|Mux11~3_combout  & ((\port_in_09[4]~input_o ))))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux11~3_combout ))))

	.dataa(\port_in_13[4]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\port_in_09[4]~input_o ),
	.datad(\cpu0|datapath0|Mux11~3_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~4 .lut_mask = 16'hBBC0;
defparam \cpu0|datapath0|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N1
cycloneiii_io_ibuf \port_in_15[4]~input (
	.i(port_in_15[4]),
	.ibar(gnd),
	.o(\port_in_15[4]~input_o ));
// synopsys translate_off
defparam \port_in_15[4]~input .bus_hold = "false";
defparam \port_in_15[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y29_N15
cycloneiii_io_ibuf \port_in_11[4]~input (
	.i(port_in_11[4]),
	.ibar(gnd),
	.o(\port_in_11[4]~input_o ));
// synopsys translate_off
defparam \port_in_11[4]~input .bus_hold = "false";
defparam \port_in_11[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneiii_io_ibuf \port_in_10[4]~input (
	.i(port_in_10[4]),
	.ibar(gnd),
	.o(\port_in_10[4]~input_o ));
// synopsys translate_off
defparam \port_in_10[4]~input .bus_hold = "false";
defparam \port_in_10[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N26
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~10 (
// Equation(s):
// \cpu0|datapath0|Mux11~10_combout  = (\cpu0|datapath0|MAR_out [0] & ((\port_in_11[4]~input_o ) # ((\cpu0|datapath0|MAR_out [2])))) # (!\cpu0|datapath0|MAR_out [0] & (((\port_in_10[4]~input_o  & !\cpu0|datapath0|MAR_out [2]))))

	.dataa(\port_in_11[4]~input_o ),
	.datab(\port_in_10[4]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\cpu0|datapath0|MAR_out [2]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~10 .lut_mask = 16'hF0AC;
defparam \cpu0|datapath0|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N22
cycloneiii_io_ibuf \port_in_14[4]~input (
	.i(port_in_14[4]),
	.ibar(gnd),
	.o(\port_in_14[4]~input_o ));
// synopsys translate_off
defparam \port_in_14[4]~input .bus_hold = "false";
defparam \port_in_14[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N26
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~11 (
// Equation(s):
// \cpu0|datapath0|Mux11~11_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux11~10_combout  & (\port_in_15[4]~input_o )) # (!\cpu0|datapath0|Mux11~10_combout  & ((\port_in_14[4]~input_o ))))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux11~10_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [2]),
	.datab(\port_in_15[4]~input_o ),
	.datac(\cpu0|datapath0|Mux11~10_combout ),
	.datad(\port_in_14[4]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~11 .lut_mask = 16'hDAD0;
defparam \cpu0|datapath0|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneiii_io_ibuf \port_in_07[4]~input (
	.i(port_in_07[4]),
	.ibar(gnd),
	.o(\port_in_07[4]~input_o ));
// synopsys translate_off
defparam \port_in_07[4]~input .bus_hold = "false";
defparam \port_in_07[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y29_N1
cycloneiii_io_ibuf \port_in_06[4]~input (
	.i(port_in_06[4]),
	.ibar(gnd),
	.o(\port_in_06[4]~input_o ));
// synopsys translate_off
defparam \port_in_06[4]~input .bus_hold = "false";
defparam \port_in_06[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
cycloneiii_io_ibuf \port_in_03[4]~input (
	.i(port_in_03[4]),
	.ibar(gnd),
	.o(\port_in_03[4]~input_o ));
// synopsys translate_off
defparam \port_in_03[4]~input .bus_hold = "false";
defparam \port_in_03[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneiii_io_ibuf \port_in_02[4]~input (
	.i(port_in_02[4]),
	.ibar(gnd),
	.o(\port_in_02[4]~input_o ));
// synopsys translate_off
defparam \port_in_02[4]~input .bus_hold = "false";
defparam \port_in_02[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N18
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~5 (
// Equation(s):
// \cpu0|datapath0|Mux11~5_combout  = (\cpu0|datapath0|MAR_out [2] & (((\cpu0|datapath0|MAR_out [0])))) # (!\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|MAR_out [0] & (\port_in_03[4]~input_o )) # (!\cpu0|datapath0|MAR_out [0] & ((\port_in_02[4]~input_o 
// )))))

	.dataa(\port_in_03[4]~input_o ),
	.datab(\port_in_02[4]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|MAR_out [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~5 .lut_mask = 16'hFA0C;
defparam \cpu0|datapath0|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N30
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~6 (
// Equation(s):
// \cpu0|datapath0|Mux11~6_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux11~5_combout  & (\port_in_07[4]~input_o )) # (!\cpu0|datapath0|Mux11~5_combout  & ((\port_in_06[4]~input_o ))))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux11~5_combout ))))

	.dataa(\port_in_07[4]~input_o ),
	.datab(\port_in_06[4]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~6 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneiii_io_ibuf \port_in_05[4]~input (
	.i(port_in_05[4]),
	.ibar(gnd),
	.o(\port_in_05[4]~input_o ));
// synopsys translate_off
defparam \port_in_05[4]~input .bus_hold = "false";
defparam \port_in_05[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y29_N15
cycloneiii_io_ibuf \port_in_01[4]~input (
	.i(port_in_01[4]),
	.ibar(gnd),
	.o(\port_in_01[4]~input_o ));
// synopsys translate_off
defparam \port_in_01[4]~input .bus_hold = "false";
defparam \port_in_01[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \port_in_00[4]~input (
	.i(port_in_00[4]),
	.ibar(gnd),
	.o(\port_in_00[4]~input_o ));
// synopsys translate_off
defparam \port_in_00[4]~input .bus_hold = "false";
defparam \port_in_00[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N8
cycloneiii_io_ibuf \port_in_04[4]~input (
	.i(port_in_04[4]),
	.ibar(gnd),
	.o(\port_in_04[4]~input_o ));
// synopsys translate_off
defparam \port_in_04[4]~input .bus_hold = "false";
defparam \port_in_04[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~7 (
// Equation(s):
// \cpu0|datapath0|Mux11~7_combout  = (\cpu0|datapath0|MAR_out [2] & (((\cpu0|datapath0|MAR_out [0]) # (\port_in_04[4]~input_o )))) # (!\cpu0|datapath0|MAR_out [2] & (\port_in_00[4]~input_o  & (!\cpu0|datapath0|MAR_out [0])))

	.dataa(\port_in_00[4]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\port_in_04[4]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~7 .lut_mask = 16'hCEC2;
defparam \cpu0|datapath0|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N20
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~8 (
// Equation(s):
// \cpu0|datapath0|Mux11~8_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux11~7_combout  & (\port_in_05[4]~input_o )) # (!\cpu0|datapath0|Mux11~7_combout  & ((\port_in_01[4]~input_o ))))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux11~7_combout ))))

	.dataa(\port_in_05[4]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\port_in_01[4]~input_o ),
	.datad(\cpu0|datapath0|Mux11~7_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~8 .lut_mask = 16'hBBC0;
defparam \cpu0|datapath0|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~9 (
// Equation(s):
// \cpu0|datapath0|Mux11~9_combout  = (\cpu0|datapath0|MAR_out [3] & (\cpu0|datapath0|MAR_out [1])) # (!\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|MAR_out [1] & (\cpu0|datapath0|Mux11~6_combout )) # (!\cpu0|datapath0|MAR_out [1] & 
// ((\cpu0|datapath0|Mux11~8_combout )))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|Mux11~6_combout ),
	.datad(\cpu0|datapath0|Mux11~8_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~9 .lut_mask = 16'hD9C8;
defparam \cpu0|datapath0|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N22
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~12 (
// Equation(s):
// \cpu0|datapath0|Mux11~12_combout  = (\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|Mux11~9_combout  & ((\cpu0|datapath0|Mux11~11_combout ))) # (!\cpu0|datapath0|Mux11~9_combout  & (\cpu0|datapath0|Mux11~4_combout )))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\cpu0|datapath0|Mux11~9_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|Mux11~4_combout ),
	.datac(\cpu0|datapath0|Mux11~11_combout ),
	.datad(\cpu0|datapath0|Mux11~9_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~12 .lut_mask = 16'hF588;
defparam \cpu0|datapath0|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N12
cycloneiii_lcell_comb \memory0|ROM|Mux3~0 (
// Equation(s):
// \memory0|ROM|Mux3~0_combout  = (!\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|MAR_out [0] & (\cpu0|datapath0|MAR_out [1] & !\cpu0|datapath0|MAR_out [2])) # (!\cpu0|datapath0|MAR_out [0] & (!\cpu0|datapath0|MAR_out [1] & \cpu0|datapath0|MAR_out [2]))))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux3~0 .lut_mask = 16'h0018;
defparam \memory0|ROM|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneiii_lcell_comb \memory0|ROM|Mux3~1 (
// Equation(s):
// \memory0|ROM|Mux3~1_combout  = (\memory0|ROM|Mux3~0_combout  & (!\cpu0|datapath0|MAR_out [4] & (!\cpu0|datapath0|MAR_out [5] & !\cpu0|datapath0|MAR_out [6])))

	.dataa(\memory0|ROM|Mux3~0_combout ),
	.datab(\cpu0|datapath0|MAR_out [4]),
	.datac(\cpu0|datapath0|MAR_out [5]),
	.datad(\cpu0|datapath0|MAR_out [6]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux3~1 .lut_mask = 16'h0002;
defparam \memory0|ROM|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N29
dffeas \memory0|ROM|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|ROM|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu0|datapath0|MAR_out [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|ROM|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|ROM|data_out[4] .is_wysiwyg = "true";
defparam \memory0|ROM|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N28
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~13 (
// Equation(s):
// \cpu0|datapath0|Mux11~13_combout  = (\cpu0|datapath0|Mux11~1_combout  & (!\cpu0|control0|Bus2_Sel [0] & ((\memory0|ROM|data_out [4])))) # (!\cpu0|datapath0|Mux11~1_combout  & (((\cpu0|datapath0|ALU_MAP|Equal0~0_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datac(\cpu0|datapath0|Mux11~1_combout ),
	.datad(\memory0|ROM|data_out [4]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~13 .lut_mask = 16'h5C0C;
defparam \cpu0|datapath0|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N0
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~14 (
// Equation(s):
// \cpu0|datapath0|Mux11~14_combout  = (\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux11~1_combout )) # (!\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux11~13_combout  & ((\cpu0|datapath0|Mux11~1_combout ) # 
// (\cpu0|datapath0|ALU_MAP|Add0~8_combout ))))

	.dataa(\cpu0|datapath0|Mux11~0_combout ),
	.datab(\cpu0|datapath0|Mux11~1_combout ),
	.datac(\cpu0|datapath0|ALU_MAP|Add0~8_combout ),
	.datad(\cpu0|datapath0|Mux11~13_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~14 .lut_mask = 16'hDC88;
defparam \cpu0|datapath0|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N16
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~15 (
// Equation(s):
// \cpu0|datapath0|Mux11~15_combout  = (\cpu0|datapath0|Mux11~2_combout  & ((\cpu0|datapath0|Mux11~14_combout  & (\memory0|RW|data_out [4])) # (!\cpu0|datapath0|Mux11~14_combout  & ((\cpu0|datapath0|Mux11~12_combout ))))) # (!\cpu0|datapath0|Mux11~2_combout  
// & (((\cpu0|datapath0|Mux11~14_combout ))))

	.dataa(\cpu0|datapath0|Mux11~2_combout ),
	.datab(\memory0|RW|data_out [4]),
	.datac(\cpu0|datapath0|Mux11~12_combout ),
	.datad(\cpu0|datapath0|Mux11~14_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~15 .lut_mask = 16'hDDA0;
defparam \cpu0|datapath0|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N10
cycloneiii_lcell_comb \cpu0|datapath0|Mux11~16 (
// Equation(s):
// \cpu0|datapath0|Mux11~16_combout  = (\cpu0|control0|Bus2_Sel [0] & ((\cpu0|control0|Bus2_Sel [1] & ((\cpu0|datapath0|Mux11~15_combout ))) # (!\cpu0|control0|Bus2_Sel [1] & (\cpu0|datapath0|Mux3~0_combout )))) # (!\cpu0|control0|Bus2_Sel [0] & 
// (((\cpu0|datapath0|Mux11~15_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|control0|Bus2_Sel [1]),
	.datac(\cpu0|datapath0|Mux3~0_combout ),
	.datad(\cpu0|datapath0|Mux11~15_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux11~16 .lut_mask = 16'hFD20;
defparam \cpu0|datapath0|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N12
cycloneiii_lcell_comb \cpu0|datapath0|IR[4]~feeder (
// Equation(s):
// \cpu0|datapath0|IR[4]~feeder_combout  = \cpu0|datapath0|Mux11~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux11~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu0|datapath0|IR[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|IR[4]~feeder .lut_mask = 16'hF0F0;
defparam \cpu0|datapath0|IR[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y24_N13
dffeas \cpu0|datapath0|IR[4] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|IR[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|IR[4] .is_wysiwyg = "true";
defparam \cpu0|datapath0|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N16
cycloneiii_lcell_comb \cpu0|control0|Equal11~3 (
// Equation(s):
// \cpu0|control0|Equal11~3_combout  = (!\cpu0|datapath0|IR [4] & (!\cpu0|datapath0|IR [5] & (!\cpu0|datapath0|IR [7] & \cpu0|datapath0|IR [6])))

	.dataa(\cpu0|datapath0|IR [4]),
	.datab(\cpu0|datapath0|IR [5]),
	.datac(\cpu0|datapath0|IR [7]),
	.datad(\cpu0|datapath0|IR [6]),
	.cin(gnd),
	.combout(\cpu0|control0|Equal11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal11~3 .lut_mask = 16'h0100;
defparam \cpu0|control0|Equal11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N0
cycloneiii_lcell_comb \cpu0|control0|Equal15~0 (
// Equation(s):
// \cpu0|control0|Equal15~0_combout  = (\cpu0|datapath0|IR [3] & (!\cpu0|datapath0|IR [0] & (\cpu0|control0|Equal6~1_combout  & \cpu0|control0|Equal11~3_combout )))

	.dataa(\cpu0|datapath0|IR [3]),
	.datab(\cpu0|datapath0|IR [0]),
	.datac(\cpu0|control0|Equal6~1_combout ),
	.datad(\cpu0|control0|Equal11~3_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal15~0 .lut_mask = 16'h2000;
defparam \cpu0|control0|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y24_N27
dffeas \cpu0|control0|current_state.S_LDA_DIR_7 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_LDA_DIR_6~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_LDA_DIR_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_DIR_7 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_LDA_DIR_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y24_N17
dffeas \cpu0|control0|current_state.S_LDA_DIR_8 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_LDA_DIR_7~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_LDA_DIR_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_DIR_8 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_LDA_DIR_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y24_N29
dffeas \cpu0|control0|current_state.S_LDA_IMM_6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_LDA_IMM_5~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_LDA_IMM_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_LDA_IMM_6 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_LDA_IMM_6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N16
cycloneiii_lcell_comb \cpu0|control0|WideOr12~1 (
// Equation(s):
// \cpu0|control0|WideOr12~1_combout  = (!\cpu0|control0|current_state.S_LDA_DIR_8~q  & !\cpu0|control0|current_state.S_LDA_IMM_6~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|current_state.S_LDA_DIR_8~q ),
	.datad(\cpu0|control0|current_state.S_LDA_IMM_6~q ),
	.cin(gnd),
	.combout(\cpu0|control0|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|WideOr12~1 .lut_mask = 16'h000F;
defparam \cpu0|control0|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N24
cycloneiii_lcell_comb \cpu0|control0|Selector9~0 (
// Equation(s):
// \cpu0|control0|Selector9~0_combout  = (\cpu0|control0|Equal14~0_combout ) # ((\cpu0|control0|Equal11~4_combout ) # ((\cpu0|control0|Equal16~0_combout  & \cpu0|control0|ALU_Sel[2]~11_combout )))

	.dataa(\cpu0|control0|Equal14~0_combout ),
	.datab(\cpu0|control0|Equal16~0_combout ),
	.datac(\cpu0|control0|Equal11~4_combout ),
	.datad(\cpu0|control0|ALU_Sel[2]~11_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector9~0 .lut_mask = 16'hFEFA;
defparam \cpu0|control0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N10
cycloneiii_lcell_comb \cpu0|control0|Selector9~1 (
// Equation(s):
// \cpu0|control0|Selector9~1_combout  = ((\cpu0|control0|current_state.S_DECODE_3~q  & ((\cpu0|control0|Equal15~0_combout ) # (\cpu0|control0|Selector9~0_combout )))) # (!\cpu0|control0|WideOr12~1_combout )

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|control0|Equal15~0_combout ),
	.datac(\cpu0|control0|WideOr12~1_combout ),
	.datad(\cpu0|control0|Selector9~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector9~1 .lut_mask = 16'hAF8F;
defparam \cpu0|control0|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N14
cycloneiii_lcell_comb \cpu0|control0|A_Load (
// Equation(s):
// \cpu0|control0|A_Load~combout  = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|Selector9~1_combout ))) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|A_Load~combout ))

	.dataa(gnd),
	.datab(\cpu0|control0|A_Load~combout ),
	.datac(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.datad(\cpu0|control0|Selector9~1_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|A_Load~combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|A_Load .lut_mask = 16'hFC0C;
defparam \cpu0|control0|A_Load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N1
dffeas \cpu0|datapath0|A_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux13~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|A_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|A_out[2] .is_wysiwyg = "true";
defparam \cpu0|datapath0|A_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N0
cycloneiii_lcell_comb \cpu0|datapath0|Mux5~0 (
// Equation(s):
// \cpu0|datapath0|Mux5~0_combout  = (\cpu0|control0|Bus1_Sel [0] & (\cpu0|datapath0|A_out [2])) # (!\cpu0|control0|Bus1_Sel [0] & ((\cpu0|datapath0|PC_uns [2])))

	.dataa(gnd),
	.datab(\cpu0|control0|Bus1_Sel [0]),
	.datac(\cpu0|datapath0|A_out [2]),
	.datad(\cpu0|datapath0|PC_uns [2]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux5~0 .lut_mask = 16'hF3C0;
defparam \cpu0|datapath0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N6
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[19]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[19]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[19]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|RW|RW_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N7
dffeas \memory0|RW|RW_rtl_0_bypass[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N4
cycloneiii_lcell_comb \memory0|RW|RW~38 (
// Equation(s):
// \memory0|RW|RW~38_combout  = (\memory0|RW|RW~31_combout  & (\memory0|RW|RW_rtl_0_bypass [19])) # (!\memory0|RW|RW~31_combout  & (((\memory0|RW|RW_rtl_0|auto_generated|ram_block1a2  & \memory0|RW|RW~17_q ))))

	.dataa(\memory0|RW|RW~31_combout ),
	.datab(\memory0|RW|RW_rtl_0_bypass [19]),
	.datac(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\memory0|RW|RW~17_q ),
	.cin(gnd),
	.combout(\memory0|RW|RW~38_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~38 .lut_mask = 16'hD888;
defparam \memory0|RW|RW~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N5
dffeas \memory0|RW|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|RW|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|data_out[2] .is_wysiwyg = "true";
defparam \memory0|RW|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneiii_io_ibuf \port_in_15[2]~input (
	.i(port_in_15[2]),
	.ibar(gnd),
	.o(\port_in_15[2]~input_o ));
// synopsys translate_off
defparam \port_in_15[2]~input .bus_hold = "false";
defparam \port_in_15[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N29
cycloneiii_io_ibuf \port_in_11[2]~input (
	.i(port_in_11[2]),
	.ibar(gnd),
	.o(\port_in_11[2]~input_o ));
// synopsys translate_off
defparam \port_in_11[2]~input .bus_hold = "false";
defparam \port_in_11[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N8
cycloneiii_io_ibuf \port_in_10[2]~input (
	.i(port_in_10[2]),
	.ibar(gnd),
	.o(\port_in_10[2]~input_o ));
// synopsys translate_off
defparam \port_in_10[2]~input .bus_hold = "false";
defparam \port_in_10[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N22
cycloneiii_io_ibuf \port_in_14[2]~input (
	.i(port_in_14[2]),
	.ibar(gnd),
	.o(\port_in_14[2]~input_o ));
// synopsys translate_off
defparam \port_in_14[2]~input .bus_hold = "false";
defparam \port_in_14[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N20
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~7 (
// Equation(s):
// \cpu0|datapath0|Mux13~7_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|MAR_out [0]) # ((\port_in_14[2]~input_o )))) # (!\cpu0|datapath0|MAR_out [2] & (!\cpu0|datapath0|MAR_out [0] & (\port_in_10[2]~input_o )))

	.dataa(\cpu0|datapath0|MAR_out [2]),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\port_in_10[2]~input_o ),
	.datad(\port_in_14[2]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~7 .lut_mask = 16'hBA98;
defparam \cpu0|datapath0|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N20
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~8 (
// Equation(s):
// \cpu0|datapath0|Mux13~8_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux13~7_combout  & (\port_in_15[2]~input_o )) # (!\cpu0|datapath0|Mux13~7_combout  & ((\port_in_11[2]~input_o ))))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux13~7_combout ))))

	.dataa(\port_in_15[2]~input_o ),
	.datab(\port_in_11[2]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\cpu0|datapath0|Mux13~7_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~8 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneiii_io_ibuf \port_in_13[2]~input (
	.i(port_in_13[2]),
	.ibar(gnd),
	.o(\port_in_13[2]~input_o ));
// synopsys translate_off
defparam \port_in_13[2]~input .bus_hold = "false";
defparam \port_in_13[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N29
cycloneiii_io_ibuf \port_in_12[2]~input (
	.i(port_in_12[2]),
	.ibar(gnd),
	.o(\port_in_12[2]~input_o ));
// synopsys translate_off
defparam \port_in_12[2]~input .bus_hold = "false";
defparam \port_in_12[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N22
cycloneiii_io_ibuf \port_in_09[2]~input (
	.i(port_in_09[2]),
	.ibar(gnd),
	.o(\port_in_09[2]~input_o ));
// synopsys translate_off
defparam \port_in_09[2]~input .bus_hold = "false";
defparam \port_in_09[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneiii_io_ibuf \port_in_08[2]~input (
	.i(port_in_08[2]),
	.ibar(gnd),
	.o(\port_in_08[2]~input_o ));
// synopsys translate_off
defparam \port_in_08[2]~input .bus_hold = "false";
defparam \port_in_08[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N28
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~0 (
// Equation(s):
// \cpu0|datapath0|Mux13~0_combout  = (\cpu0|datapath0|MAR_out [2] & (((\cpu0|datapath0|MAR_out [0])))) # (!\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|MAR_out [0] & (\port_in_09[2]~input_o )) # (!\cpu0|datapath0|MAR_out [0] & ((\port_in_08[2]~input_o 
// )))))

	.dataa(\port_in_09[2]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\port_in_08[2]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~0 .lut_mask = 16'hE3E0;
defparam \cpu0|datapath0|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N26
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~1 (
// Equation(s):
// \cpu0|datapath0|Mux13~1_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux13~0_combout  & (\port_in_13[2]~input_o )) # (!\cpu0|datapath0|Mux13~0_combout  & ((\port_in_12[2]~input_o ))))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux13~0_combout ))))

	.dataa(\port_in_13[2]~input_o ),
	.datab(\port_in_12[2]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~1 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N29
cycloneiii_io_ibuf \port_in_07[2]~input (
	.i(port_in_07[2]),
	.ibar(gnd),
	.o(\port_in_07[2]~input_o ));
// synopsys translate_off
defparam \port_in_07[2]~input .bus_hold = "false";
defparam \port_in_07[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N1
cycloneiii_io_ibuf \port_in_03[2]~input (
	.i(port_in_03[2]),
	.ibar(gnd),
	.o(\port_in_03[2]~input_o ));
// synopsys translate_off
defparam \port_in_03[2]~input .bus_hold = "false";
defparam \port_in_03[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N22
cycloneiii_io_ibuf \port_in_02[2]~input (
	.i(port_in_02[2]),
	.ibar(gnd),
	.o(\port_in_02[2]~input_o ));
// synopsys translate_off
defparam \port_in_02[2]~input .bus_hold = "false";
defparam \port_in_02[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneiii_io_ibuf \port_in_06[2]~input (
	.i(port_in_06[2]),
	.ibar(gnd),
	.o(\port_in_06[2]~input_o ));
// synopsys translate_off
defparam \port_in_06[2]~input .bus_hold = "false";
defparam \port_in_06[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N18
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~2 (
// Equation(s):
// \cpu0|datapath0|Mux13~2_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|MAR_out [0]) # ((\port_in_06[2]~input_o )))) # (!\cpu0|datapath0|MAR_out [2] & (!\cpu0|datapath0|MAR_out [0] & (\port_in_02[2]~input_o )))

	.dataa(\cpu0|datapath0|MAR_out [2]),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\port_in_02[2]~input_o ),
	.datad(\port_in_06[2]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~2 .lut_mask = 16'hBA98;
defparam \cpu0|datapath0|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N8
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~3 (
// Equation(s):
// \cpu0|datapath0|Mux13~3_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux13~2_combout  & (\port_in_07[2]~input_o )) # (!\cpu0|datapath0|Mux13~2_combout  & ((\port_in_03[2]~input_o ))))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux13~2_combout ))))

	.dataa(\port_in_07[2]~input_o ),
	.datab(\port_in_03[2]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\cpu0|datapath0|Mux13~2_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~3 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneiii_io_ibuf \port_in_04[2]~input (
	.i(port_in_04[2]),
	.ibar(gnd),
	.o(\port_in_04[2]~input_o ));
// synopsys translate_off
defparam \port_in_04[2]~input .bus_hold = "false";
defparam \port_in_04[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y29_N8
cycloneiii_io_ibuf \port_in_05[2]~input (
	.i(port_in_05[2]),
	.ibar(gnd),
	.o(\port_in_05[2]~input_o ));
// synopsys translate_off
defparam \port_in_05[2]~input .bus_hold = "false";
defparam \port_in_05[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \port_in_00[2]~input (
	.i(port_in_00[2]),
	.ibar(gnd),
	.o(\port_in_00[2]~input_o ));
// synopsys translate_off
defparam \port_in_00[2]~input .bus_hold = "false";
defparam \port_in_00[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y29_N22
cycloneiii_io_ibuf \port_in_01[2]~input (
	.i(port_in_01[2]),
	.ibar(gnd),
	.o(\port_in_01[2]~input_o ));
// synopsys translate_off
defparam \port_in_01[2]~input .bus_hold = "false";
defparam \port_in_01[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N30
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~4 (
// Equation(s):
// \cpu0|datapath0|Mux13~4_combout  = (\cpu0|datapath0|MAR_out [0] & (((\port_in_01[2]~input_o ) # (\cpu0|datapath0|MAR_out [2])))) # (!\cpu0|datapath0|MAR_out [0] & (\port_in_00[2]~input_o  & ((!\cpu0|datapath0|MAR_out [2]))))

	.dataa(\port_in_00[2]~input_o ),
	.datab(\port_in_01[2]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\cpu0|datapath0|MAR_out [2]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~4 .lut_mask = 16'hF0CA;
defparam \cpu0|datapath0|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N22
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~5 (
// Equation(s):
// \cpu0|datapath0|Mux13~5_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux13~4_combout  & ((\port_in_05[2]~input_o ))) # (!\cpu0|datapath0|Mux13~4_combout  & (\port_in_04[2]~input_o )))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux13~4_combout ))))

	.dataa(\port_in_04[2]~input_o ),
	.datab(\port_in_05[2]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|Mux13~4_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~5 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N18
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~6 (
// Equation(s):
// \cpu0|datapath0|Mux13~6_combout  = (\cpu0|datapath0|MAR_out [3] & (\cpu0|datapath0|MAR_out [1])) # (!\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|MAR_out [1] & (\cpu0|datapath0|Mux13~3_combout )) # (!\cpu0|datapath0|MAR_out [1] & 
// ((\cpu0|datapath0|Mux13~5_combout )))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|Mux13~3_combout ),
	.datad(\cpu0|datapath0|Mux13~5_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~6 .lut_mask = 16'hD9C8;
defparam \cpu0|datapath0|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~9 (
// Equation(s):
// \cpu0|datapath0|Mux13~9_combout  = (\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|Mux13~6_combout  & (\cpu0|datapath0|Mux13~8_combout )) # (!\cpu0|datapath0|Mux13~6_combout  & ((\cpu0|datapath0|Mux13~1_combout ))))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\cpu0|datapath0|Mux13~6_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|Mux13~8_combout ),
	.datac(\cpu0|datapath0|Mux13~1_combout ),
	.datad(\cpu0|datapath0|Mux13~6_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~9 .lut_mask = 16'hDDA0;
defparam \cpu0|datapath0|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N20
cycloneiii_lcell_comb \memory0|ROM|Mux5~0 (
// Equation(s):
// \memory0|ROM|Mux5~0_combout  = (\cpu0|datapath0|MAR_out [0]) # ((\cpu0|datapath0|MAR_out [3]) # ((\cpu0|datapath0|MAR_out [1] & \cpu0|datapath0|MAR_out [2])))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [3]),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [2]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux5~0 .lut_mask = 16'hFEEE;
defparam \memory0|ROM|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneiii_lcell_comb \memory0|ROM|Mux5~1 (
// Equation(s):
// \memory0|ROM|Mux5~1_combout  = (!\cpu0|datapath0|MAR_out [6] & (!\cpu0|datapath0|MAR_out [4] & (!\cpu0|datapath0|MAR_out [5] & !\memory0|ROM|Mux5~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [6]),
	.datab(\cpu0|datapath0|MAR_out [4]),
	.datac(\cpu0|datapath0|MAR_out [5]),
	.datad(\memory0|ROM|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|ROM|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux5~1 .lut_mask = 16'h0001;
defparam \memory0|ROM|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N17
dffeas \memory0|ROM|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|ROM|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu0|datapath0|MAR_out [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|ROM|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|ROM|data_out[2] .is_wysiwyg = "true";
defparam \memory0|ROM|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N14
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~10 (
// Equation(s):
// \cpu0|datapath0|Mux13~10_combout  = (\cpu0|datapath0|Mux11~1_combout  & (!\cpu0|control0|Bus2_Sel [0] & ((\memory0|ROM|data_out [2])))) # (!\cpu0|datapath0|Mux11~1_combout  & (((\cpu0|datapath0|ALU_MAP|Equal0~0_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datac(\memory0|ROM|data_out [2]),
	.datad(\cpu0|datapath0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~10 .lut_mask = 16'h50CC;
defparam \cpu0|datapath0|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N28
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~11 (
// Equation(s):
// \cpu0|datapath0|Mux13~11_combout  = (\cpu0|datapath0|Mux11~0_combout  & (((\cpu0|datapath0|Mux11~1_combout )))) # (!\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux13~10_combout  & ((\cpu0|datapath0|ALU_MAP|Add0~4_combout ) # 
// (\cpu0|datapath0|Mux11~1_combout ))))

	.dataa(\cpu0|datapath0|Mux11~0_combout ),
	.datab(\cpu0|datapath0|Mux13~10_combout ),
	.datac(\cpu0|datapath0|ALU_MAP|Add0~4_combout ),
	.datad(\cpu0|datapath0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~11 .lut_mask = 16'hEE40;
defparam \cpu0|datapath0|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N0
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~12 (
// Equation(s):
// \cpu0|datapath0|Mux13~12_combout  = (\cpu0|datapath0|Mux11~2_combout  & ((\cpu0|datapath0|Mux13~11_combout  & (\memory0|RW|data_out [2])) # (!\cpu0|datapath0|Mux13~11_combout  & ((\cpu0|datapath0|Mux13~9_combout ))))) # (!\cpu0|datapath0|Mux11~2_combout  
// & (((\cpu0|datapath0|Mux13~11_combout ))))

	.dataa(\cpu0|datapath0|Mux11~2_combout ),
	.datab(\memory0|RW|data_out [2]),
	.datac(\cpu0|datapath0|Mux13~9_combout ),
	.datad(\cpu0|datapath0|Mux13~11_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~12 .lut_mask = 16'hDDA0;
defparam \cpu0|datapath0|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N30
cycloneiii_lcell_comb \cpu0|datapath0|Mux13~13 (
// Equation(s):
// \cpu0|datapath0|Mux13~13_combout  = (\cpu0|control0|Bus2_Sel [0] & ((\cpu0|control0|Bus2_Sel [1] & ((\cpu0|datapath0|Mux13~12_combout ))) # (!\cpu0|control0|Bus2_Sel [1] & (\cpu0|datapath0|Mux5~0_combout )))) # (!\cpu0|control0|Bus2_Sel [0] & 
// (((\cpu0|datapath0|Mux13~12_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|control0|Bus2_Sel [1]),
	.datac(\cpu0|datapath0|Mux5~0_combout ),
	.datad(\cpu0|datapath0|Mux13~12_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux13~13 .lut_mask = 16'hFD20;
defparam \cpu0|datapath0|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N31
dffeas \cpu0|datapath0|IR[2] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|Mux13~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|IR[2] .is_wysiwyg = "true";
defparam \cpu0|datapath0|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N26
cycloneiii_lcell_comb \cpu0|control0|OUTPUT_LOGIC~5 (
// Equation(s):
// \cpu0|control0|OUTPUT_LOGIC~5_combout  = (!\cpu0|datapath0|IR [2] & (\cpu0|control0|Equal7~0_combout  & (\cpu0|datapath0|CCR_Result [3] & !\cpu0|datapath0|IR [1])))

	.dataa(\cpu0|datapath0|IR [2]),
	.datab(\cpu0|control0|Equal7~0_combout ),
	.datac(\cpu0|datapath0|CCR_Result [3]),
	.datad(\cpu0|datapath0|IR [1]),
	.cin(gnd),
	.combout(\cpu0|control0|OUTPUT_LOGIC~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|OUTPUT_LOGIC~5 .lut_mask = 16'h0040;
defparam \cpu0|control0|OUTPUT_LOGIC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N2
cycloneiii_lcell_comb \cpu0|control0|CCR_Load~1 (
// Equation(s):
// \cpu0|control0|CCR_Load~1_combout  = (!\cpu0|control0|OUTPUT_LOGIC~5_combout  & (\cpu0|control0|CCR_Load~0_combout  & \cpu0|control0|ALU_Sel[2]~9_combout ))

	.dataa(\cpu0|control0|OUTPUT_LOGIC~5_combout ),
	.datab(gnd),
	.datac(\cpu0|control0|CCR_Load~0_combout ),
	.datad(\cpu0|control0|ALU_Sel[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|CCR_Load~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|CCR_Load~1 .lut_mask = 16'h5000;
defparam \cpu0|control0|CCR_Load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N6
cycloneiii_lcell_comb \cpu0|control0|Selector1~0 (
// Equation(s):
// \cpu0|control0|Selector1~0_combout  = (\cpu0|control0|current_state.S_STA_DIR_7~q ) # ((\cpu0|control0|current_state.S_DECODE_3~q  & \cpu0|control0|CCR_Load~1_combout ))

	.dataa(\cpu0|control0|current_state.S_STA_DIR_7~q ),
	.datab(gnd),
	.datac(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datad(\cpu0|control0|CCR_Load~1_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector1~0 .lut_mask = 16'hFAAA;
defparam \cpu0|control0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N20
cycloneiii_lcell_comb \cpu0|control0|Bus1_Sel[0] (
// Equation(s):
// \cpu0|control0|Bus1_Sel [0] = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|Selector1~0_combout )) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|Bus1_Sel [0])))

	.dataa(\cpu0|control0|Selector1~0_combout ),
	.datab(\cpu0|control0|Bus1_Sel [0]),
	.datac(gnd),
	.datad(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu0|control0|Bus1_Sel [0]),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Bus1_Sel[0] .lut_mask = 16'hAACC;
defparam \cpu0|control0|Bus1_Sel[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N31
dffeas \cpu0|datapath0|A_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux12~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|A_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|A_out[3] .is_wysiwyg = "true";
defparam \cpu0|datapath0|A_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N30
cycloneiii_lcell_comb \cpu0|datapath0|Mux4~0 (
// Equation(s):
// \cpu0|datapath0|Mux4~0_combout  = (\cpu0|control0|Bus1_Sel [0] & (\cpu0|datapath0|A_out [3])) # (!\cpu0|control0|Bus1_Sel [0] & ((\cpu0|datapath0|PC_uns [3])))

	.dataa(gnd),
	.datab(\cpu0|control0|Bus1_Sel [0]),
	.datac(\cpu0|datapath0|A_out [3]),
	.datad(\cpu0|datapath0|PC_uns [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux4~0 .lut_mask = 16'hF3C0;
defparam \cpu0|datapath0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[20]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[20]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \memory0|RW|RW_rtl_0_bypass[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N22
cycloneiii_lcell_comb \memory0|RW|RW~37 (
// Equation(s):
// \memory0|RW|RW~37_combout  = (\memory0|RW|RW~31_combout  & (((\memory0|RW|RW_rtl_0_bypass [20])))) # (!\memory0|RW|RW~31_combout  & (\memory0|RW|RW~17_q  & ((\memory0|RW|RW_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\memory0|RW|RW~17_q ),
	.datab(\memory0|RW|RW_rtl_0_bypass [20]),
	.datac(\memory0|RW|RW~31_combout ),
	.datad(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\memory0|RW|RW~37_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~37 .lut_mask = 16'hCAC0;
defparam \memory0|RW|RW~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N23
dffeas \memory0|RW|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|RW|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|data_out[3] .is_wysiwyg = "true";
defparam \memory0|RW|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N1
cycloneiii_io_ibuf \port_in_06[3]~input (
	.i(port_in_06[3]),
	.ibar(gnd),
	.o(\port_in_06[3]~input_o ));
// synopsys translate_off
defparam \port_in_06[3]~input .bus_hold = "false";
defparam \port_in_06[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N15
cycloneiii_io_ibuf \port_in_14[3]~input (
	.i(port_in_14[3]),
	.ibar(gnd),
	.o(\port_in_14[3]~input_o ));
// synopsys translate_off
defparam \port_in_14[3]~input .bus_hold = "false";
defparam \port_in_14[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneiii_io_ibuf \port_in_04[3]~input (
	.i(port_in_04[3]),
	.ibar(gnd),
	.o(\port_in_04[3]~input_o ));
// synopsys translate_off
defparam \port_in_04[3]~input .bus_hold = "false";
defparam \port_in_04[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N15
cycloneiii_io_ibuf \port_in_12[3]~input (
	.i(port_in_12[3]),
	.ibar(gnd),
	.o(\port_in_12[3]~input_o ));
// synopsys translate_off
defparam \port_in_12[3]~input .bus_hold = "false";
defparam \port_in_12[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~0 (
// Equation(s):
// \cpu0|datapath0|Mux12~0_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & ((\port_in_12[3]~input_o ))) # (!\cpu0|datapath0|MAR_out [3] & (\port_in_04[3]~input_o 
// ))))

	.dataa(\port_in_04[3]~input_o ),
	.datab(\port_in_12[3]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~0 .lut_mask = 16'hFC0A;
defparam \cpu0|datapath0|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~1 (
// Equation(s):
// \cpu0|datapath0|Mux12~1_combout  = (\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|Mux12~0_combout  & ((\port_in_14[3]~input_o ))) # (!\cpu0|datapath0|Mux12~0_combout  & (\port_in_06[3]~input_o )))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\cpu0|datapath0|Mux12~0_combout ))))

	.dataa(\port_in_06[3]~input_o ),
	.datab(\port_in_14[3]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|Mux12~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~1 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X35_Y29_N1
cycloneiii_io_ibuf \port_in_13[3]~input (
	.i(port_in_13[3]),
	.ibar(gnd),
	.o(\port_in_13[3]~input_o ));
// synopsys translate_off
defparam \port_in_13[3]~input .bus_hold = "false";
defparam \port_in_13[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N15
cycloneiii_io_ibuf \port_in_15[3]~input (
	.i(port_in_15[3]),
	.ibar(gnd),
	.o(\port_in_15[3]~input_o ));
// synopsys translate_off
defparam \port_in_15[3]~input .bus_hold = "false";
defparam \port_in_15[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N8
cycloneiii_io_ibuf \port_in_07[3]~input (
	.i(port_in_07[3]),
	.ibar(gnd),
	.o(\port_in_07[3]~input_o ));
// synopsys translate_off
defparam \port_in_07[3]~input .bus_hold = "false";
defparam \port_in_07[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \port_in_05[3]~input (
	.i(port_in_05[3]),
	.ibar(gnd),
	.o(\port_in_05[3]~input_o ));
// synopsys translate_off
defparam \port_in_05[3]~input .bus_hold = "false";
defparam \port_in_05[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~7 (
// Equation(s):
// \cpu0|datapath0|Mux12~7_combout  = (\cpu0|datapath0|MAR_out [1] & ((\port_in_07[3]~input_o ) # ((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & (((\port_in_05[3]~input_o  & !\cpu0|datapath0|MAR_out [3]))))

	.dataa(\port_in_07[3]~input_o ),
	.datab(\port_in_05[3]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~7 .lut_mask = 16'hF0AC;
defparam \cpu0|datapath0|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~8 (
// Equation(s):
// \cpu0|datapath0|Mux12~8_combout  = (\cpu0|datapath0|Mux12~7_combout  & (((\port_in_15[3]~input_o ) # (!\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|Mux12~7_combout  & (\port_in_13[3]~input_o  & ((\cpu0|datapath0|MAR_out [3]))))

	.dataa(\port_in_13[3]~input_o ),
	.datab(\port_in_15[3]~input_o ),
	.datac(\cpu0|datapath0|Mux12~7_combout ),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~8 .lut_mask = 16'hCAF0;
defparam \cpu0|datapath0|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneiii_io_ibuf \port_in_09[3]~input (
	.i(port_in_09[3]),
	.ibar(gnd),
	.o(\port_in_09[3]~input_o ));
// synopsys translate_off
defparam \port_in_09[3]~input .bus_hold = "false";
defparam \port_in_09[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N22
cycloneiii_io_ibuf \port_in_11[3]~input (
	.i(port_in_11[3]),
	.ibar(gnd),
	.o(\port_in_11[3]~input_o ));
// synopsys translate_off
defparam \port_in_11[3]~input .bus_hold = "false";
defparam \port_in_11[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y27_N15
cycloneiii_io_ibuf \port_in_01[3]~input (
	.i(port_in_01[3]),
	.ibar(gnd),
	.o(\port_in_01[3]~input_o ));
// synopsys translate_off
defparam \port_in_01[3]~input .bus_hold = "false";
defparam \port_in_01[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
cycloneiii_io_ibuf \port_in_03[3]~input (
	.i(port_in_03[3]),
	.ibar(gnd),
	.o(\port_in_03[3]~input_o ));
// synopsys translate_off
defparam \port_in_03[3]~input .bus_hold = "false";
defparam \port_in_03[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~2 (
// Equation(s):
// \cpu0|datapath0|Mux12~2_combout  = (\cpu0|datapath0|MAR_out [1] & (((\port_in_03[3]~input_o ) # (\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & (\port_in_01[3]~input_o  & ((!\cpu0|datapath0|MAR_out [3]))))

	.dataa(\port_in_01[3]~input_o ),
	.datab(\port_in_03[3]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~2 .lut_mask = 16'hF0CA;
defparam \cpu0|datapath0|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~3 (
// Equation(s):
// \cpu0|datapath0|Mux12~3_combout  = (\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|Mux12~2_combout  & ((\port_in_11[3]~input_o ))) # (!\cpu0|datapath0|Mux12~2_combout  & (\port_in_09[3]~input_o )))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\cpu0|datapath0|Mux12~2_combout ))))

	.dataa(\port_in_09[3]~input_o ),
	.datab(\port_in_11[3]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [3]),
	.datad(\cpu0|datapath0|Mux12~2_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~3 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y26_N1
cycloneiii_io_ibuf \port_in_10[3]~input (
	.i(port_in_10[3]),
	.ibar(gnd),
	.o(\port_in_10[3]~input_o ));
// synopsys translate_off
defparam \port_in_10[3]~input .bus_hold = "false";
defparam \port_in_10[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y29_N15
cycloneiii_io_ibuf \port_in_02[3]~input (
	.i(port_in_02[3]),
	.ibar(gnd),
	.o(\port_in_02[3]~input_o ));
// synopsys translate_off
defparam \port_in_02[3]~input .bus_hold = "false";
defparam \port_in_02[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N15
cycloneiii_io_ibuf \port_in_00[3]~input (
	.i(port_in_00[3]),
	.ibar(gnd),
	.o(\port_in_00[3]~input_o ));
// synopsys translate_off
defparam \port_in_00[3]~input .bus_hold = "false";
defparam \port_in_00[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N22
cycloneiii_io_ibuf \port_in_08[3]~input (
	.i(port_in_08[3]),
	.ibar(gnd),
	.o(\port_in_08[3]~input_o ));
// synopsys translate_off
defparam \port_in_08[3]~input .bus_hold = "false";
defparam \port_in_08[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~4 (
// Equation(s):
// \cpu0|datapath0|Mux12~4_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & ((\port_in_08[3]~input_o ))) # (!\cpu0|datapath0|MAR_out [3] & (\port_in_00[3]~input_o 
// ))))

	.dataa(\port_in_00[3]~input_o ),
	.datab(\port_in_08[3]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~4 .lut_mask = 16'hFC0A;
defparam \cpu0|datapath0|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~5 (
// Equation(s):
// \cpu0|datapath0|Mux12~5_combout  = (\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|Mux12~4_combout  & (\port_in_10[3]~input_o )) # (!\cpu0|datapath0|Mux12~4_combout  & ((\port_in_02[3]~input_o ))))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\cpu0|datapath0|Mux12~4_combout ))))

	.dataa(\port_in_10[3]~input_o ),
	.datab(\port_in_02[3]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|Mux12~4_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~5 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~6 (
// Equation(s):
// \cpu0|datapath0|Mux12~6_combout  = (\cpu0|datapath0|MAR_out [2] & (\cpu0|datapath0|MAR_out [0])) # (!\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|MAR_out [0] & (\cpu0|datapath0|Mux12~3_combout )) # (!\cpu0|datapath0|MAR_out [0] & 
// ((\cpu0|datapath0|Mux12~5_combout )))))

	.dataa(\cpu0|datapath0|MAR_out [2]),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\cpu0|datapath0|Mux12~3_combout ),
	.datad(\cpu0|datapath0|Mux12~5_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~6 .lut_mask = 16'hD9C8;
defparam \cpu0|datapath0|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~9 (
// Equation(s):
// \cpu0|datapath0|Mux12~9_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux12~6_combout  & ((\cpu0|datapath0|Mux12~8_combout ))) # (!\cpu0|datapath0|Mux12~6_combout  & (\cpu0|datapath0|Mux12~1_combout )))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux12~6_combout ))))

	.dataa(\cpu0|datapath0|Mux12~1_combout ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|Mux12~8_combout ),
	.datad(\cpu0|datapath0|Mux12~6_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~9 .lut_mask = 16'hF388;
defparam \cpu0|datapath0|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneiii_lcell_comb \memory0|ROM|Mux4~0 (
// Equation(s):
// \memory0|ROM|Mux4~0_combout  = (!\cpu0|datapath0|MAR_out [3] & (!\cpu0|datapath0|MAR_out [4] & (!\cpu0|datapath0|MAR_out [5] & !\cpu0|datapath0|MAR_out [6])))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|MAR_out [4]),
	.datac(\cpu0|datapath0|MAR_out [5]),
	.datad(\cpu0|datapath0|MAR_out [6]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux4~0 .lut_mask = 16'h0001;
defparam \memory0|ROM|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N22
cycloneiii_lcell_comb \memory0|ROM|Mux4~1 (
// Equation(s):
// \memory0|ROM|Mux4~1_combout  = (\cpu0|datapath0|MAR_out [0] & (!\cpu0|datapath0|MAR_out [1] & (!\cpu0|datapath0|MAR_out [2] & \memory0|ROM|Mux4~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\memory0|ROM|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|ROM|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux4~1 .lut_mask = 16'h0200;
defparam \memory0|ROM|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N23
dffeas \memory0|ROM|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|ROM|Mux4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu0|datapath0|MAR_out [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|ROM|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|ROM|data_out[3] .is_wysiwyg = "true";
defparam \memory0|ROM|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N8
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~10 (
// Equation(s):
// \cpu0|datapath0|Mux12~10_combout  = (\cpu0|datapath0|Mux11~1_combout  & (!\cpu0|control0|Bus2_Sel [0] & ((\memory0|ROM|data_out [3])))) # (!\cpu0|datapath0|Mux11~1_combout  & (((\cpu0|datapath0|ALU_MAP|Equal0~0_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datac(\memory0|ROM|data_out [3]),
	.datad(\cpu0|datapath0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~10 .lut_mask = 16'h50CC;
defparam \cpu0|datapath0|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~11 (
// Equation(s):
// \cpu0|datapath0|Mux12~11_combout  = (\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux11~1_combout )) # (!\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux12~10_combout  & ((\cpu0|datapath0|Mux11~1_combout ) # 
// (\cpu0|datapath0|ALU_MAP|Add0~6_combout ))))

	.dataa(\cpu0|datapath0|Mux11~0_combout ),
	.datab(\cpu0|datapath0|Mux11~1_combout ),
	.datac(\cpu0|datapath0|Mux12~10_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~6_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~11 .lut_mask = 16'hD8C8;
defparam \cpu0|datapath0|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N12
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~12 (
// Equation(s):
// \cpu0|datapath0|Mux12~12_combout  = (\cpu0|datapath0|Mux11~2_combout  & ((\cpu0|datapath0|Mux12~11_combout  & (\memory0|RW|data_out [3])) # (!\cpu0|datapath0|Mux12~11_combout  & ((\cpu0|datapath0|Mux12~9_combout ))))) # (!\cpu0|datapath0|Mux11~2_combout  
// & (((\cpu0|datapath0|Mux12~11_combout ))))

	.dataa(\cpu0|datapath0|Mux11~2_combout ),
	.datab(\memory0|RW|data_out [3]),
	.datac(\cpu0|datapath0|Mux12~9_combout ),
	.datad(\cpu0|datapath0|Mux12~11_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~12 .lut_mask = 16'hDDA0;
defparam \cpu0|datapath0|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N10
cycloneiii_lcell_comb \cpu0|datapath0|Mux12~13 (
// Equation(s):
// \cpu0|datapath0|Mux12~13_combout  = (\cpu0|control0|Bus2_Sel [0] & ((\cpu0|control0|Bus2_Sel [1] & ((\cpu0|datapath0|Mux12~12_combout ))) # (!\cpu0|control0|Bus2_Sel [1] & (\cpu0|datapath0|Mux4~0_combout )))) # (!\cpu0|control0|Bus2_Sel [0] & 
// (((\cpu0|datapath0|Mux12~12_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|control0|Bus2_Sel [1]),
	.datac(\cpu0|datapath0|Mux4~0_combout ),
	.datad(\cpu0|datapath0|Mux12~12_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux12~13 .lut_mask = 16'hFD20;
defparam \cpu0|datapath0|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N24
cycloneiii_lcell_comb \cpu0|datapath0|IR[3]~feeder (
// Equation(s):
// \cpu0|datapath0|IR[3]~feeder_combout  = \cpu0|datapath0|Mux12~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux12~13_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|IR[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|IR[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu0|datapath0|IR[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N25
dffeas \cpu0|datapath0|IR[3] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|IR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|IR[3] .is_wysiwyg = "true";
defparam \cpu0|datapath0|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N28
cycloneiii_lcell_comb \cpu0|control0|Equal7~0 (
// Equation(s):
// \cpu0|control0|Equal7~0_combout  = (\cpu0|datapath0|IR [0] & (!\cpu0|datapath0|IR [3] & \cpu0|control0|Equal6~0_combout ))

	.dataa(gnd),
	.datab(\cpu0|datapath0|IR [0]),
	.datac(\cpu0|datapath0|IR [3]),
	.datad(\cpu0|control0|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal7~0 .lut_mask = 16'h0C00;
defparam \cpu0|control0|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N14
cycloneiii_lcell_comb \cpu0|control0|OUTPUT_LOGIC~3 (
// Equation(s):
// \cpu0|control0|OUTPUT_LOGIC~3_combout  = (\cpu0|control0|Equal7~0_combout  & (\cpu0|datapath0|IR [2] & (\cpu0|datapath0|CCR_Result [1] & !\cpu0|datapath0|IR [1])))

	.dataa(\cpu0|control0|Equal7~0_combout ),
	.datab(\cpu0|datapath0|IR [2]),
	.datac(\cpu0|datapath0|CCR_Result [1]),
	.datad(\cpu0|datapath0|IR [1]),
	.cin(gnd),
	.combout(\cpu0|control0|OUTPUT_LOGIC~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|OUTPUT_LOGIC~3 .lut_mask = 16'h0080;
defparam \cpu0|control0|OUTPUT_LOGIC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N12
cycloneiii_lcell_comb \cpu0|control0|next_state.S_BVS_4~0 (
// Equation(s):
// \cpu0|control0|next_state.S_BVS_4~0_combout  = (\cpu0|control0|next_state.S_FETCH_0~9_combout  & \cpu0|control0|OUTPUT_LOGIC~3_combout )

	.dataa(\cpu0|control0|next_state.S_FETCH_0~9_combout ),
	.datab(gnd),
	.datac(\cpu0|control0|OUTPUT_LOGIC~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_BVS_4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_BVS_4~0 .lut_mask = 16'hA0A0;
defparam \cpu0|control0|next_state.S_BVS_4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y24_N13
dffeas \cpu0|control0|current_state.S_BVS_4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state.S_BVS_4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BVS_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BVS_4 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BVS_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N30
cycloneiii_lcell_comb \cpu0|control0|current_state.S_BVS_5~feeder (
// Equation(s):
// \cpu0|control0|current_state.S_BVS_5~feeder_combout  = \cpu0|control0|current_state.S_BVS_4~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|current_state.S_BVS_4~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_BVS_5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BVS_5~feeder .lut_mask = 16'hF0F0;
defparam \cpu0|control0|current_state.S_BVS_5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N31
dffeas \cpu0|control0|current_state.S_BVS_5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_BVS_5~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_BVS_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_BVS_5 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_BVS_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N6
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~2 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~2_combout  = (!\cpu0|control0|current_state.S_BVS_5~q  & (!\cpu0|control0|current_state.S_BCS_5~q  & (!\cpu0|control0|current_state.S_BEQ_5~q  & !\cpu0|control0|current_state.S_BMI_5~q )))

	.dataa(\cpu0|control0|current_state.S_BVS_5~q ),
	.datab(\cpu0|control0|current_state.S_BCS_5~q ),
	.datac(\cpu0|control0|current_state.S_BEQ_5~q ),
	.datad(\cpu0|control0|current_state.S_BMI_5~q ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~2 .lut_mask = 16'h0001;
defparam \cpu0|control0|next_state.S_FETCH_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N20
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~1 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~1_combout  = (!\cpu0|control0|current_state.S_STA_DIR_5~q  & (!\cpu0|control0|current_state.S_LDA_IMM_5~q  & (!\cpu0|control0|current_state.S_LDA_DIR_5~q  & !\cpu0|control0|current_state.S_BRA_5~q )))

	.dataa(\cpu0|control0|current_state.S_STA_DIR_5~q ),
	.datab(\cpu0|control0|current_state.S_LDA_IMM_5~q ),
	.datac(\cpu0|control0|current_state.S_LDA_DIR_5~q ),
	.datad(\cpu0|control0|current_state.S_BRA_5~q ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~1 .lut_mask = 16'h0001;
defparam \cpu0|control0|next_state.S_FETCH_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N4
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~3 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~3_combout  = (\cpu0|control0|next_state.S_FETCH_0~2_combout  & \cpu0|control0|next_state.S_FETCH_0~1_combout )

	.dataa(\cpu0|control0|next_state.S_FETCH_0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|control0|next_state.S_FETCH_0~1_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~3 .lut_mask = 16'hAA00;
defparam \cpu0|control0|next_state.S_FETCH_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N28
cycloneiii_lcell_comb \cpu0|control0|Selector5~0 (
// Equation(s):
// \cpu0|control0|Selector5~0_combout  = (((\cpu0|control0|current_state.S_DECODE_3~q  & !\cpu0|control0|CCR_Load~1_combout )) # (!\cpu0|control0|next_state.S_FETCH_0~3_combout )) # (!\cpu0|control0|next_state.S_FETCH_0~0_combout )

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|control0|next_state.S_FETCH_0~0_combout ),
	.datac(\cpu0|control0|next_state.S_FETCH_0~3_combout ),
	.datad(\cpu0|control0|CCR_Load~1_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector5~0 .lut_mask = 16'h3FBF;
defparam \cpu0|control0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N30
cycloneiii_lcell_comb \cpu0|control0|Bus2_Sel[0] (
// Equation(s):
// \cpu0|control0|Bus2_Sel [0] = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|Selector5~0_combout ))) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|Bus2_Sel [0]))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(gnd),
	.datac(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.datad(\cpu0|control0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Bus2_Sel [0]),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Bus2_Sel[0] .lut_mask = 16'hFA0A;
defparam \cpu0|control0|Bus2_Sel[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N20
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[18]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[18]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[18]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|RW|RW_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N21
dffeas \memory0|RW|RW_rtl_0_bypass[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N30
cycloneiii_lcell_comb \memory0|RW|RW~39 (
// Equation(s):
// \memory0|RW|RW~39_combout  = (\memory0|RW|RW~31_combout  & (((\memory0|RW|RW_rtl_0_bypass [18])))) # (!\memory0|RW|RW~31_combout  & (\memory0|RW|RW~17_q  & ((\memory0|RW|RW_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\memory0|RW|RW~17_q ),
	.datab(\memory0|RW|RW_rtl_0_bypass [18]),
	.datac(\memory0|RW|RW~31_combout ),
	.datad(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\memory0|RW|RW~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~39 .lut_mask = 16'hCAC0;
defparam \memory0|RW|RW~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N31
dffeas \memory0|RW|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|RW|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|data_out[1] .is_wysiwyg = "true";
defparam \memory0|RW|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneiii_io_ibuf \port_in_11[1]~input (
	.i(port_in_11[1]),
	.ibar(gnd),
	.o(\port_in_11[1]~input_o ));
// synopsys translate_off
defparam \port_in_11[1]~input .bus_hold = "false";
defparam \port_in_11[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cycloneiii_io_ibuf \port_in_03[1]~input (
	.i(port_in_03[1]),
	.ibar(gnd),
	.o(\port_in_03[1]~input_o ));
// synopsys translate_off
defparam \port_in_03[1]~input .bus_hold = "false";
defparam \port_in_03[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneiii_io_ibuf \port_in_01[1]~input (
	.i(port_in_01[1]),
	.ibar(gnd),
	.o(\port_in_01[1]~input_o ));
// synopsys translate_off
defparam \port_in_01[1]~input .bus_hold = "false";
defparam \port_in_01[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \port_in_09[1]~input (
	.i(port_in_09[1]),
	.ibar(gnd),
	.o(\port_in_09[1]~input_o ));
// synopsys translate_off
defparam \port_in_09[1]~input .bus_hold = "false";
defparam \port_in_09[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N28
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~0 (
// Equation(s):
// \cpu0|datapath0|Mux14~0_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & ((\port_in_09[1]~input_o ))) # (!\cpu0|datapath0|MAR_out [3] & (\port_in_01[1]~input_o 
// ))))

	.dataa(\port_in_01[1]~input_o ),
	.datab(\port_in_09[1]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~0 .lut_mask = 16'hFC0A;
defparam \cpu0|datapath0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N18
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~1 (
// Equation(s):
// \cpu0|datapath0|Mux14~1_combout  = (\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|Mux14~0_combout  & (\port_in_11[1]~input_o )) # (!\cpu0|datapath0|Mux14~0_combout  & ((\port_in_03[1]~input_o ))))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\cpu0|datapath0|Mux14~0_combout ))))

	.dataa(\port_in_11[1]~input_o ),
	.datab(\port_in_03[1]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~1 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y23_N8
cycloneiii_io_ibuf \port_in_07[1]~input (
	.i(port_in_07[1]),
	.ibar(gnd),
	.o(\port_in_07[1]~input_o ));
// synopsys translate_off
defparam \port_in_07[1]~input .bus_hold = "false";
defparam \port_in_07[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneiii_io_ibuf \port_in_15[1]~input (
	.i(port_in_15[1]),
	.ibar(gnd),
	.o(\port_in_15[1]~input_o ));
// synopsys translate_off
defparam \port_in_15[1]~input .bus_hold = "false";
defparam \port_in_15[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N15
cycloneiii_io_ibuf \port_in_13[1]~input (
	.i(port_in_13[1]),
	.ibar(gnd),
	.o(\port_in_13[1]~input_o ));
// synopsys translate_off
defparam \port_in_13[1]~input .bus_hold = "false";
defparam \port_in_13[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \port_in_05[1]~input (
	.i(port_in_05[1]),
	.ibar(gnd),
	.o(\port_in_05[1]~input_o ));
// synopsys translate_off
defparam \port_in_05[1]~input .bus_hold = "false";
defparam \port_in_05[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~7 (
// Equation(s):
// \cpu0|datapath0|Mux14~7_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & (\port_in_13[1]~input_o )) # (!\cpu0|datapath0|MAR_out [3] & ((\port_in_05[1]~input_o 
// )))))

	.dataa(\port_in_13[1]~input_o ),
	.datab(\port_in_05[1]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~7 .lut_mask = 16'hFA0C;
defparam \cpu0|datapath0|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~8 (
// Equation(s):
// \cpu0|datapath0|Mux14~8_combout  = (\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|Mux14~7_combout  & ((\port_in_15[1]~input_o ))) # (!\cpu0|datapath0|Mux14~7_combout  & (\port_in_07[1]~input_o )))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\cpu0|datapath0|Mux14~7_combout ))))

	.dataa(\port_in_07[1]~input_o ),
	.datab(\port_in_15[1]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|Mux14~7_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~8 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N8
cycloneiii_io_ibuf \port_in_02[1]~input (
	.i(port_in_02[1]),
	.ibar(gnd),
	.o(\port_in_02[1]~input_o ));
// synopsys translate_off
defparam \port_in_02[1]~input .bus_hold = "false";
defparam \port_in_02[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cycloneiii_io_ibuf \port_in_10[1]~input (
	.i(port_in_10[1]),
	.ibar(gnd),
	.o(\port_in_10[1]~input_o ));
// synopsys translate_off
defparam \port_in_10[1]~input .bus_hold = "false";
defparam \port_in_10[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y29_N22
cycloneiii_io_ibuf \port_in_08[1]~input (
	.i(port_in_08[1]),
	.ibar(gnd),
	.o(\port_in_08[1]~input_o ));
// synopsys translate_off
defparam \port_in_08[1]~input .bus_hold = "false";
defparam \port_in_08[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \port_in_00[1]~input (
	.i(port_in_00[1]),
	.ibar(gnd),
	.o(\port_in_00[1]~input_o ));
// synopsys translate_off
defparam \port_in_00[1]~input .bus_hold = "false";
defparam \port_in_00[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N24
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~4 (
// Equation(s):
// \cpu0|datapath0|Mux14~4_combout  = (\cpu0|datapath0|MAR_out [1] & (((\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|MAR_out [3] & (\port_in_08[1]~input_o )) # (!\cpu0|datapath0|MAR_out [3] & ((\port_in_00[1]~input_o 
// )))))

	.dataa(\port_in_08[1]~input_o ),
	.datab(\port_in_00[1]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~4 .lut_mask = 16'hFA0C;
defparam \cpu0|datapath0|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N14
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~5 (
// Equation(s):
// \cpu0|datapath0|Mux14~5_combout  = (\cpu0|datapath0|MAR_out [1] & ((\cpu0|datapath0|Mux14~4_combout  & ((\port_in_10[1]~input_o ))) # (!\cpu0|datapath0|Mux14~4_combout  & (\port_in_02[1]~input_o )))) # (!\cpu0|datapath0|MAR_out [1] & 
// (((\cpu0|datapath0|Mux14~4_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [1]),
	.datab(\port_in_02[1]~input_o ),
	.datac(\port_in_10[1]~input_o ),
	.datad(\cpu0|datapath0|Mux14~4_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~5 .lut_mask = 16'hF588;
defparam \cpu0|datapath0|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneiii_io_ibuf \port_in_12[1]~input (
	.i(port_in_12[1]),
	.ibar(gnd),
	.o(\port_in_12[1]~input_o ));
// synopsys translate_off
defparam \port_in_12[1]~input .bus_hold = "false";
defparam \port_in_12[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \port_in_14[1]~input (
	.i(port_in_14[1]),
	.ibar(gnd),
	.o(\port_in_14[1]~input_o ));
// synopsys translate_off
defparam \port_in_14[1]~input .bus_hold = "false";
defparam \port_in_14[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneiii_io_ibuf \port_in_04[1]~input (
	.i(port_in_04[1]),
	.ibar(gnd),
	.o(\port_in_04[1]~input_o ));
// synopsys translate_off
defparam \port_in_04[1]~input .bus_hold = "false";
defparam \port_in_04[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
cycloneiii_io_ibuf \port_in_06[1]~input (
	.i(port_in_06[1]),
	.ibar(gnd),
	.o(\port_in_06[1]~input_o ));
// synopsys translate_off
defparam \port_in_06[1]~input .bus_hold = "false";
defparam \port_in_06[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N12
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~2 (
// Equation(s):
// \cpu0|datapath0|Mux14~2_combout  = (\cpu0|datapath0|MAR_out [1] & (((\port_in_06[1]~input_o ) # (\cpu0|datapath0|MAR_out [3])))) # (!\cpu0|datapath0|MAR_out [1] & (\port_in_04[1]~input_o  & ((!\cpu0|datapath0|MAR_out [3]))))

	.dataa(\port_in_04[1]~input_o ),
	.datab(\port_in_06[1]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~2 .lut_mask = 16'hF0CA;
defparam \cpu0|datapath0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N10
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~3 (
// Equation(s):
// \cpu0|datapath0|Mux14~3_combout  = (\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|Mux14~2_combout  & ((\port_in_14[1]~input_o ))) # (!\cpu0|datapath0|Mux14~2_combout  & (\port_in_12[1]~input_o )))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\cpu0|datapath0|Mux14~2_combout ))))

	.dataa(\port_in_12[1]~input_o ),
	.datab(\port_in_14[1]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [3]),
	.datad(\cpu0|datapath0|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~3 .lut_mask = 16'hCFA0;
defparam \cpu0|datapath0|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N20
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~6 (
// Equation(s):
// \cpu0|datapath0|Mux14~6_combout  = (\cpu0|datapath0|MAR_out [0] & (\cpu0|datapath0|MAR_out [2])) # (!\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux14~3_combout ))) # (!\cpu0|datapath0|MAR_out [2] & 
// (\cpu0|datapath0|Mux14~5_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|Mux14~5_combout ),
	.datad(\cpu0|datapath0|Mux14~3_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~6 .lut_mask = 16'hDC98;
defparam \cpu0|datapath0|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y23_N22
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~9 (
// Equation(s):
// \cpu0|datapath0|Mux14~9_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux14~6_combout  & ((\cpu0|datapath0|Mux14~8_combout ))) # (!\cpu0|datapath0|Mux14~6_combout  & (\cpu0|datapath0|Mux14~1_combout )))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux14~6_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|Mux14~1_combout ),
	.datac(\cpu0|datapath0|Mux14~8_combout ),
	.datad(\cpu0|datapath0|Mux14~6_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~9 .lut_mask = 16'hF588;
defparam \cpu0|datapath0|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneiii_lcell_comb \memory0|ROM|Mux6~0 (
// Equation(s):
// \memory0|ROM|Mux6~0_combout  = (\cpu0|datapath0|MAR_out [3]) # ((\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|MAR_out [1]) # (\cpu0|datapath0|MAR_out [2]))) # (!\cpu0|datapath0|MAR_out [0] & (\cpu0|datapath0|MAR_out [1] & \cpu0|datapath0|MAR_out [2])))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux6~0 .lut_mask = 16'hFFE8;
defparam \memory0|ROM|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N26
cycloneiii_lcell_comb \memory0|ROM|Mux6~1 (
// Equation(s):
// \memory0|ROM|Mux6~1_combout  = (!\memory0|ROM|Mux6~0_combout  & (!\cpu0|datapath0|MAR_out [4] & (!\cpu0|datapath0|MAR_out [5] & !\cpu0|datapath0|MAR_out [6])))

	.dataa(\memory0|ROM|Mux6~0_combout ),
	.datab(\cpu0|datapath0|MAR_out [4]),
	.datac(\cpu0|datapath0|MAR_out [5]),
	.datad(\cpu0|datapath0|MAR_out [6]),
	.cin(gnd),
	.combout(\memory0|ROM|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux6~1 .lut_mask = 16'h0001;
defparam \memory0|ROM|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N27
dffeas \memory0|ROM|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|ROM|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu0|datapath0|MAR_out [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|ROM|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|ROM|data_out[1] .is_wysiwyg = "true";
defparam \memory0|ROM|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~10 (
// Equation(s):
// \cpu0|datapath0|Mux14~10_combout  = (\cpu0|datapath0|Mux11~1_combout  & (!\cpu0|control0|Bus2_Sel [0] & ((\memory0|ROM|data_out [1])))) # (!\cpu0|datapath0|Mux11~1_combout  & (((\cpu0|datapath0|ALU_MAP|Equal0~0_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datac(\memory0|ROM|data_out [1]),
	.datad(\cpu0|datapath0|Mux11~1_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~10 .lut_mask = 16'h50CC;
defparam \cpu0|datapath0|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N16
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~11 (
// Equation(s):
// \cpu0|datapath0|Mux14~11_combout  = (\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux11~1_combout )) # (!\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux14~10_combout  & ((\cpu0|datapath0|Mux11~1_combout ) # 
// (\cpu0|datapath0|ALU_MAP|Add0~2_combout ))))

	.dataa(\cpu0|datapath0|Mux11~0_combout ),
	.datab(\cpu0|datapath0|Mux11~1_combout ),
	.datac(\cpu0|datapath0|Mux14~10_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~2_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~11 .lut_mask = 16'hD8C8;
defparam \cpu0|datapath0|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~12 (
// Equation(s):
// \cpu0|datapath0|Mux14~12_combout  = (\cpu0|datapath0|Mux11~2_combout  & ((\cpu0|datapath0|Mux14~11_combout  & (\memory0|RW|data_out [1])) # (!\cpu0|datapath0|Mux14~11_combout  & ((\cpu0|datapath0|Mux14~9_combout ))))) # (!\cpu0|datapath0|Mux11~2_combout  
// & (((\cpu0|datapath0|Mux14~11_combout ))))

	.dataa(\memory0|RW|data_out [1]),
	.datab(\cpu0|datapath0|Mux14~9_combout ),
	.datac(\cpu0|datapath0|Mux11~2_combout ),
	.datad(\cpu0|datapath0|Mux14~11_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~12 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N26
cycloneiii_lcell_comb \cpu0|datapath0|Mux14~13 (
// Equation(s):
// \cpu0|datapath0|Mux14~13_combout  = (\cpu0|control0|Bus2_Sel [0] & ((\cpu0|control0|Bus2_Sel [1] & ((\cpu0|datapath0|Mux14~12_combout ))) # (!\cpu0|control0|Bus2_Sel [1] & (\cpu0|datapath0|Mux6~0_combout )))) # (!\cpu0|control0|Bus2_Sel [0] & 
// (((\cpu0|datapath0|Mux14~12_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\cpu0|control0|Bus2_Sel [1]),
	.datac(\cpu0|datapath0|Mux6~0_combout ),
	.datad(\cpu0|datapath0|Mux14~12_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux14~13 .lut_mask = 16'hFD20;
defparam \cpu0|datapath0|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N27
dffeas \cpu0|datapath0|IR[1] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|Mux14~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|IR[1] .is_wysiwyg = "true";
defparam \cpu0|datapath0|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N30
cycloneiii_lcell_comb \cpu0|control0|Equal11~2 (
// Equation(s):
// \cpu0|control0|Equal11~2_combout  = (\cpu0|datapath0|IR [1] & !\cpu0|datapath0|IR [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|IR [1]),
	.datad(\cpu0|datapath0|IR [3]),
	.cin(gnd),
	.combout(\cpu0|control0|Equal11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal11~2 .lut_mask = 16'h00F0;
defparam \cpu0|control0|Equal11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N30
cycloneiii_lcell_comb \cpu0|control0|Equal16~0 (
// Equation(s):
// \cpu0|control0|Equal16~0_combout  = (\cpu0|control0|Equal11~2_combout  & (!\cpu0|datapath0|IR [0] & (\cpu0|datapath0|IR [2] & \cpu0|control0|Equal11~3_combout )))

	.dataa(\cpu0|control0|Equal11~2_combout ),
	.datab(\cpu0|datapath0|IR [0]),
	.datac(\cpu0|datapath0|IR [2]),
	.datad(\cpu0|control0|Equal11~3_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Equal16~0 .lut_mask = 16'h2000;
defparam \cpu0|control0|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N18
cycloneiii_lcell_comb \cpu0|control0|Selector7~0 (
// Equation(s):
// \cpu0|control0|Selector7~0_combout  = (!\cpu0|control0|Equal16~0_combout  & \cpu0|control0|ALU_Sel[2]~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|control0|Equal16~0_combout ),
	.datad(\cpu0|control0|ALU_Sel[2]~11_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector7~0 .lut_mask = 16'h0F00;
defparam \cpu0|control0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y23_N24
cycloneiii_lcell_comb \cpu0|control0|Selector0~0 (
// Equation(s):
// \cpu0|control0|Selector0~0_combout  = (((\cpu0|control0|Equal18~0_combout ) # (\cpu0|control0|Equal17~0_combout )) # (!\cpu0|control0|Selector7~0_combout )) # (!\cpu0|control0|current_state.S_DECODE_3~q )

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|control0|Selector7~0_combout ),
	.datac(\cpu0|control0|Equal18~0_combout ),
	.datad(\cpu0|control0|Equal17~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Selector0~0 .lut_mask = 16'hFFF7;
defparam \cpu0|control0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneiii_clkctrl \cpu0|control0|Selector0~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu0|control0|Selector0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu0|control0|Selector0~0clkctrl_outclk ));
// synopsys translate_off
defparam \cpu0|control0|Selector0~0clkctrl .clock_type = "global clock";
defparam \cpu0|control0|Selector0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N0
cycloneiii_lcell_comb \cpu0|control0|IR_Load (
// Equation(s):
// \cpu0|control0|IR_Load~combout  = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|current_state.S_FETCH_2~q )) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|IR_Load~combout )))

	.dataa(\cpu0|control0|current_state.S_FETCH_2~q ),
	.datab(\cpu0|control0|IR_Load~combout ),
	.datac(gnd),
	.datad(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu0|control0|IR_Load~combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|IR_Load .lut_mask = 16'hAACC;
defparam \cpu0|control0|IR_Load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N7
dffeas \cpu0|datapath0|IR[0] (
	.clk(\clock~input_o ),
	.d(\cpu0|datapath0|Mux15~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu0|control0|IR_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|IR[0] .is_wysiwyg = "true";
defparam \cpu0|datapath0|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N16
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~9 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~9_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & (\cpu0|control0|ALU_Sel[2]~5_combout  & ((\cpu0|datapath0|IR [0]) # (!\cpu0|control0|Equal11~4_combout ))))

	.dataa(\cpu0|datapath0|IR [0]),
	.datab(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datac(\cpu0|control0|ALU_Sel[2]~5_combout ),
	.datad(\cpu0|control0|Equal11~4_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~9 .lut_mask = 16'h80C0;
defparam \cpu0|control0|next_state.S_FETCH_0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N24
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~6 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~6_combout  = (!\cpu0|control0|current_state.S_LDA_DIR_6~q  & (!\cpu0|control0|current_state.S_LDA_DIR_7~q  & (!\cpu0|control0|current_state.S_STA_DIR_6~q  & !\cpu0|control0|current_state.S_DECODE_3~q )))

	.dataa(\cpu0|control0|current_state.S_LDA_DIR_6~q ),
	.datab(\cpu0|control0|current_state.S_LDA_DIR_7~q ),
	.datac(\cpu0|control0|current_state.S_STA_DIR_6~q ),
	.datad(\cpu0|control0|current_state.S_DECODE_3~q ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~6 .lut_mask = 16'h0001;
defparam \cpu0|control0|next_state.S_FETCH_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N12
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~7 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~7_combout  = (!\cpu0|control0|current_state.S_STA_DIR_4~q  & (!\cpu0|control0|current_state.S_LDA_DIR_4~q  & (!\cpu0|control0|current_state.S_BRA_4~q  & !\cpu0|control0|current_state.S_LDA_IMM_4~q )))

	.dataa(\cpu0|control0|current_state.S_STA_DIR_4~q ),
	.datab(\cpu0|control0|current_state.S_LDA_DIR_4~q ),
	.datac(\cpu0|control0|current_state.S_BRA_4~q ),
	.datad(\cpu0|control0|current_state.S_LDA_IMM_4~q ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~7 .lut_mask = 16'h0001;
defparam \cpu0|control0|next_state.S_FETCH_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N16
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~5 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~5_combout  = (!\cpu0|control0|current_state.S_BMI_4~q  & (!\cpu0|control0|current_state.S_BEQ_4~q  & (!\cpu0|control0|current_state.S_BVS_4~q  & !\cpu0|control0|current_state.S_BCS_4~q )))

	.dataa(\cpu0|control0|current_state.S_BMI_4~q ),
	.datab(\cpu0|control0|current_state.S_BEQ_4~q ),
	.datac(\cpu0|control0|current_state.S_BVS_4~q ),
	.datad(\cpu0|control0|current_state.S_BCS_4~q ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~5 .lut_mask = 16'h0001;
defparam \cpu0|control0|next_state.S_FETCH_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N28
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~8 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~8_combout  = (\cpu0|control0|next_state.S_FETCH_0~3_combout  & (\cpu0|control0|next_state.S_FETCH_0~6_combout  & (\cpu0|control0|next_state.S_FETCH_0~7_combout  & \cpu0|control0|next_state.S_FETCH_0~5_combout )))

	.dataa(\cpu0|control0|next_state.S_FETCH_0~3_combout ),
	.datab(\cpu0|control0|next_state.S_FETCH_0~6_combout ),
	.datac(\cpu0|control0|next_state.S_FETCH_0~7_combout ),
	.datad(\cpu0|control0|next_state.S_FETCH_0~5_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~8 .lut_mask = 16'h8000;
defparam \cpu0|control0|next_state.S_FETCH_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N4
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~4 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~4_combout  = (!\cpu0|control0|current_state.S_FETCH_1~q  & (!\cpu0|control0|current_state.S_FETCH_2~q  & \cpu0|control0|current_state.S_FETCH_0~q ))

	.dataa(\cpu0|control0|current_state.S_FETCH_1~q ),
	.datab(\cpu0|control0|current_state.S_FETCH_2~q ),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_FETCH_0~q ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~4 .lut_mask = 16'h1100;
defparam \cpu0|control0|next_state.S_FETCH_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N10
cycloneiii_lcell_comb \cpu0|control0|next_state.S_FETCH_0~10 (
// Equation(s):
// \cpu0|control0|next_state.S_FETCH_0~10_combout  = ((!\cpu0|control0|next_state.S_FETCH_0~8_combout  & ((\cpu0|control0|Equal7~0_combout ) # (!\cpu0|control0|next_state.S_FETCH_0~9_combout )))) # (!\cpu0|control0|next_state.S_FETCH_0~4_combout )

	.dataa(\cpu0|control0|next_state.S_FETCH_0~9_combout ),
	.datab(\cpu0|control0|next_state.S_FETCH_0~8_combout ),
	.datac(\cpu0|control0|next_state.S_FETCH_0~4_combout ),
	.datad(\cpu0|control0|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|next_state.S_FETCH_0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state.S_FETCH_0~10 .lut_mask = 16'h3F1F;
defparam \cpu0|control0|next_state.S_FETCH_0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y24_N11
dffeas \cpu0|control0|current_state.S_FETCH_0 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state.S_FETCH_0~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_FETCH_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_FETCH_0 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_FETCH_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y24_N22
cycloneiii_lcell_comb \cpu0|control0|current_state.S_FETCH_1~0 (
// Equation(s):
// \cpu0|control0|current_state.S_FETCH_1~0_combout  = !\cpu0|control0|current_state.S_FETCH_0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_FETCH_0~q ),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_FETCH_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_FETCH_1~0 .lut_mask = 16'h00FF;
defparam \cpu0|control0|current_state.S_FETCH_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y24_N23
dffeas \cpu0|control0|current_state.S_FETCH_1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_FETCH_1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_FETCH_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_FETCH_1 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_FETCH_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y24_N25
dffeas \cpu0|control0|current_state.S_FETCH_2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_FETCH_1~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_FETCH_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_FETCH_2 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_FETCH_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y24_N31
dffeas \cpu0|control0|current_state.S_DECODE_3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_FETCH_2~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_DECODE_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_DECODE_3 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_DECODE_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N30
cycloneiii_lcell_comb \cpu0|control0|next_state~33 (
// Equation(s):
// \cpu0|control0|next_state~33_combout  = (\cpu0|control0|current_state.S_DECODE_3~q  & (\cpu0|control0|Equal0~4_combout  & (!\cpu0|datapath0|IR [0] & \cpu0|datapath0|IR [4])))

	.dataa(\cpu0|control0|current_state.S_DECODE_3~q ),
	.datab(\cpu0|control0|Equal0~4_combout ),
	.datac(\cpu0|datapath0|IR [0]),
	.datad(\cpu0|datapath0|IR [4]),
	.cin(gnd),
	.combout(\cpu0|control0|next_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|next_state~33 .lut_mask = 16'h0800;
defparam \cpu0|control0|next_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N31
dffeas \cpu0|control0|current_state.S_STA_DIR_4 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|next_state~33_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_STA_DIR_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_STA_DIR_4 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_STA_DIR_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y24_N7
dffeas \cpu0|control0|current_state.S_STA_DIR_5 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_STA_DIR_4~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_STA_DIR_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_STA_DIR_5 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_STA_DIR_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N0
cycloneiii_lcell_comb \cpu0|control0|current_state.S_STA_DIR_6~feeder (
// Equation(s):
// \cpu0|control0|current_state.S_STA_DIR_6~feeder_combout  = \cpu0|control0|current_state.S_STA_DIR_5~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|control0|current_state.S_STA_DIR_5~q ),
	.cin(gnd),
	.combout(\cpu0|control0|current_state.S_STA_DIR_6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|current_state.S_STA_DIR_6~feeder .lut_mask = 16'hFF00;
defparam \cpu0|control0|current_state.S_STA_DIR_6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y24_N1
dffeas \cpu0|control0|current_state.S_STA_DIR_6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|control0|current_state.S_STA_DIR_6~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_STA_DIR_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_STA_DIR_6 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_STA_DIR_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y24_N3
dffeas \cpu0|control0|current_state.S_STA_DIR_7 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|control0|current_state.S_STA_DIR_6~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|control0|current_state.S_STA_DIR_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|control0|current_state.S_STA_DIR_7 .is_wysiwyg = "true";
defparam \cpu0|control0|current_state.S_STA_DIR_7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N26
cycloneiii_lcell_comb \cpu0|control0|WideOr12~0 (
// Equation(s):
// \cpu0|control0|WideOr12~0_combout  = (\cpu0|control0|current_state.S_STA_DIR_6~q ) # ((\cpu0|control0|current_state.S_LDA_DIR_6~q ) # ((\cpu0|control0|current_state.S_LDA_DIR_7~q ) # (\cpu0|control0|current_state.S_FETCH_2~q )))

	.dataa(\cpu0|control0|current_state.S_STA_DIR_6~q ),
	.datab(\cpu0|control0|current_state.S_LDA_DIR_6~q ),
	.datac(\cpu0|control0|current_state.S_LDA_DIR_7~q ),
	.datad(\cpu0|control0|current_state.S_FETCH_2~q ),
	.cin(gnd),
	.combout(\cpu0|control0|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|WideOr12~0 .lut_mask = 16'hFFFE;
defparam \cpu0|control0|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N2
cycloneiii_lcell_comb \cpu0|control0|WideOr12~2 (
// Equation(s):
// \cpu0|control0|WideOr12~2_combout  = (\cpu0|control0|current_state.S_STA_DIR_7~q ) # (((\cpu0|control0|WideOr12~0_combout ) # (!\cpu0|control0|WideOr5~1_combout )) # (!\cpu0|control0|WideOr12~1_combout ))

	.dataa(\cpu0|control0|current_state.S_STA_DIR_7~q ),
	.datab(\cpu0|control0|WideOr12~1_combout ),
	.datac(\cpu0|control0|WideOr5~1_combout ),
	.datad(\cpu0|control0|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\cpu0|control0|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|WideOr12~2 .lut_mask = 16'hFFBF;
defparam \cpu0|control0|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N22
cycloneiii_lcell_comb \cpu0|control0|Bus2_Sel[1] (
// Equation(s):
// \cpu0|control0|Bus2_Sel [1] = (GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & ((\cpu0|control0|WideOr12~2_combout ))) # (!GLOBAL(\cpu0|control0|Selector0~0clkctrl_outclk ) & (\cpu0|control0|Bus2_Sel [1]))

	.dataa(\cpu0|control0|Bus2_Sel [1]),
	.datab(\cpu0|control0|WideOr12~2_combout ),
	.datac(gnd),
	.datad(\cpu0|control0|Selector0~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\cpu0|control0|Bus2_Sel [1]),
	.cout());
// synopsys translate_off
defparam \cpu0|control0|Bus2_Sel[1] .lut_mask = 16'hCCAA;
defparam \cpu0|control0|Bus2_Sel[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N12
cycloneiii_lcell_comb \memory0|RW|RW_rtl_0_bypass[17]~feeder (
// Equation(s):
// \memory0|RW|RW_rtl_0_bypass[17]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|RW|RW_rtl_0_bypass[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[17]~feeder .lut_mask = 16'hFF00;
defparam \memory0|RW|RW_rtl_0_bypass[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N13
dffeas \memory0|RW|RW_rtl_0_bypass[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|RW_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|RW_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \memory0|RW|RW_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N24
cycloneiii_lcell_comb \memory0|RW|RW~32 (
// Equation(s):
// \memory0|RW|RW~32_combout  = (\memory0|RW|RW~31_combout  & (((\memory0|RW|RW_rtl_0_bypass [17])))) # (!\memory0|RW|RW~31_combout  & (\memory0|RW|RW~17_q  & ((\memory0|RW|RW_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\memory0|RW|RW~17_q ),
	.datab(\memory0|RW|RW_rtl_0_bypass [17]),
	.datac(\memory0|RW|RW~31_combout ),
	.datad(\memory0|RW|RW_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\memory0|RW|RW~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|RW|RW~32 .lut_mask = 16'hCAC0;
defparam \memory0|RW|RW~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N25
dffeas \memory0|RW|data_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|RW|RW~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|RW|MEMORY~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|RW|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|RW|data_out[0] .is_wysiwyg = "true";
defparam \memory0|RW|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y19_N1
cycloneiii_io_ibuf \port_in_15[0]~input (
	.i(port_in_15[0]),
	.ibar(gnd),
	.o(\port_in_15[0]~input_o ));
// synopsys translate_off
defparam \port_in_15[0]~input .bus_hold = "false";
defparam \port_in_15[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N15
cycloneiii_io_ibuf \port_in_14[0]~input (
	.i(port_in_14[0]),
	.ibar(gnd),
	.o(\port_in_14[0]~input_o ));
// synopsys translate_off
defparam \port_in_14[0]~input .bus_hold = "false";
defparam \port_in_14[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneiii_io_ibuf \port_in_11[0]~input (
	.i(port_in_11[0]),
	.ibar(gnd),
	.o(\port_in_11[0]~input_o ));
// synopsys translate_off
defparam \port_in_11[0]~input .bus_hold = "false";
defparam \port_in_11[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneiii_io_ibuf \port_in_10[0]~input (
	.i(port_in_10[0]),
	.ibar(gnd),
	.o(\port_in_10[0]~input_o ));
// synopsys translate_off
defparam \port_in_10[0]~input .bus_hold = "false";
defparam \port_in_10[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~7 (
// Equation(s):
// \cpu0|datapath0|Mux15~7_combout  = (\cpu0|datapath0|MAR_out [0] & ((\port_in_11[0]~input_o ) # ((\cpu0|datapath0|MAR_out [2])))) # (!\cpu0|datapath0|MAR_out [0] & (((!\cpu0|datapath0|MAR_out [2] & \port_in_10[0]~input_o ))))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\port_in_11[0]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\port_in_10[0]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~7 .lut_mask = 16'hADA8;
defparam \cpu0|datapath0|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N28
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~8 (
// Equation(s):
// \cpu0|datapath0|Mux15~8_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux15~7_combout  & (\port_in_15[0]~input_o )) # (!\cpu0|datapath0|Mux15~7_combout  & ((\port_in_14[0]~input_o ))))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux15~7_combout ))))

	.dataa(\port_in_15[0]~input_o ),
	.datab(\port_in_14[0]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|Mux15~7_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~8 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N8
cycloneiii_io_ibuf \port_in_07[0]~input (
	.i(port_in_07[0]),
	.ibar(gnd),
	.o(\port_in_07[0]~input_o ));
// synopsys translate_off
defparam \port_in_07[0]~input .bus_hold = "false";
defparam \port_in_07[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneiii_io_ibuf \port_in_06[0]~input (
	.i(port_in_06[0]),
	.ibar(gnd),
	.o(\port_in_06[0]~input_o ));
// synopsys translate_off
defparam \port_in_06[0]~input .bus_hold = "false";
defparam \port_in_06[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y20_N1
cycloneiii_io_ibuf \port_in_03[0]~input (
	.i(port_in_03[0]),
	.ibar(gnd),
	.o(\port_in_03[0]~input_o ));
// synopsys translate_off
defparam \port_in_03[0]~input .bus_hold = "false";
defparam \port_in_03[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N29
cycloneiii_io_ibuf \port_in_02[0]~input (
	.i(port_in_02[0]),
	.ibar(gnd),
	.o(\port_in_02[0]~input_o ));
// synopsys translate_off
defparam \port_in_02[0]~input .bus_hold = "false";
defparam \port_in_02[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N22
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~2 (
// Equation(s):
// \cpu0|datapath0|Mux15~2_combout  = (\cpu0|datapath0|MAR_out [2] & (((\cpu0|datapath0|MAR_out [0])))) # (!\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|MAR_out [0] & (\port_in_03[0]~input_o )) # (!\cpu0|datapath0|MAR_out [0] & ((\port_in_02[0]~input_o 
// )))))

	.dataa(\port_in_03[0]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\port_in_02[0]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~2 .lut_mask = 16'hE3E0;
defparam \cpu0|datapath0|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~3 (
// Equation(s):
// \cpu0|datapath0|Mux15~3_combout  = (\cpu0|datapath0|MAR_out [2] & ((\cpu0|datapath0|Mux15~2_combout  & (\port_in_07[0]~input_o )) # (!\cpu0|datapath0|Mux15~2_combout  & ((\port_in_06[0]~input_o ))))) # (!\cpu0|datapath0|MAR_out [2] & 
// (((\cpu0|datapath0|Mux15~2_combout ))))

	.dataa(\port_in_07[0]~input_o ),
	.datab(\port_in_06[0]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~3 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneiii_io_ibuf \port_in_05[0]~input (
	.i(port_in_05[0]),
	.ibar(gnd),
	.o(\port_in_05[0]~input_o ));
// synopsys translate_off
defparam \port_in_05[0]~input .bus_hold = "false";
defparam \port_in_05[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
cycloneiii_io_ibuf \port_in_01[0]~input (
	.i(port_in_01[0]),
	.ibar(gnd),
	.o(\port_in_01[0]~input_o ));
// synopsys translate_off
defparam \port_in_01[0]~input .bus_hold = "false";
defparam \port_in_01[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X39_Y29_N22
cycloneiii_io_ibuf \port_in_00[0]~input (
	.i(port_in_00[0]),
	.ibar(gnd),
	.o(\port_in_00[0]~input_o ));
// synopsys translate_off
defparam \port_in_00[0]~input .bus_hold = "false";
defparam \port_in_00[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
cycloneiii_io_ibuf \port_in_04[0]~input (
	.i(port_in_04[0]),
	.ibar(gnd),
	.o(\port_in_04[0]~input_o ));
// synopsys translate_off
defparam \port_in_04[0]~input .bus_hold = "false";
defparam \port_in_04[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N18
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~4 (
// Equation(s):
// \cpu0|datapath0|Mux15~4_combout  = (\cpu0|datapath0|MAR_out [2] & (((\cpu0|datapath0|MAR_out [0]) # (\port_in_04[0]~input_o )))) # (!\cpu0|datapath0|MAR_out [2] & (\port_in_00[0]~input_o  & (!\cpu0|datapath0|MAR_out [0])))

	.dataa(\port_in_00[0]~input_o ),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\port_in_04[0]~input_o ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~4 .lut_mask = 16'hCEC2;
defparam \cpu0|datapath0|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N24
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~5 (
// Equation(s):
// \cpu0|datapath0|Mux15~5_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux15~4_combout  & (\port_in_05[0]~input_o )) # (!\cpu0|datapath0|Mux15~4_combout  & ((\port_in_01[0]~input_o ))))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux15~4_combout ))))

	.dataa(\port_in_05[0]~input_o ),
	.datab(\port_in_01[0]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\cpu0|datapath0|Mux15~4_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~5 .lut_mask = 16'hAFC0;
defparam \cpu0|datapath0|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N26
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~6 (
// Equation(s):
// \cpu0|datapath0|Mux15~6_combout  = (\cpu0|datapath0|MAR_out [3] & (\cpu0|datapath0|MAR_out [1])) # (!\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|MAR_out [1] & (\cpu0|datapath0|Mux15~3_combout )) # (!\cpu0|datapath0|MAR_out [1] & 
// ((\cpu0|datapath0|Mux15~5_combout )))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|Mux15~3_combout ),
	.datad(\cpu0|datapath0|Mux15~5_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~6 .lut_mask = 16'hD9C8;
defparam \cpu0|datapath0|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneiii_io_ibuf \port_in_13[0]~input (
	.i(port_in_13[0]),
	.ibar(gnd),
	.o(\port_in_13[0]~input_o ));
// synopsys translate_off
defparam \port_in_13[0]~input .bus_hold = "false";
defparam \port_in_13[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y29_N8
cycloneiii_io_ibuf \port_in_09[0]~input (
	.i(port_in_09[0]),
	.ibar(gnd),
	.o(\port_in_09[0]~input_o ));
// synopsys translate_off
defparam \port_in_09[0]~input .bus_hold = "false";
defparam \port_in_09[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneiii_io_ibuf \port_in_12[0]~input (
	.i(port_in_12[0]),
	.ibar(gnd),
	.o(\port_in_12[0]~input_o ));
// synopsys translate_off
defparam \port_in_12[0]~input .bus_hold = "false";
defparam \port_in_12[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
cycloneiii_io_ibuf \port_in_08[0]~input (
	.i(port_in_08[0]),
	.ibar(gnd),
	.o(\port_in_08[0]~input_o ));
// synopsys translate_off
defparam \port_in_08[0]~input .bus_hold = "false";
defparam \port_in_08[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N2
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~0 (
// Equation(s):
// \cpu0|datapath0|Mux15~0_combout  = (\cpu0|datapath0|MAR_out [2] & ((\port_in_12[0]~input_o ) # ((\cpu0|datapath0|MAR_out [0])))) # (!\cpu0|datapath0|MAR_out [2] & (((\port_in_08[0]~input_o  & !\cpu0|datapath0|MAR_out [0]))))

	.dataa(\port_in_12[0]~input_o ),
	.datab(\port_in_08[0]~input_o ),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|MAR_out [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~0 .lut_mask = 16'hF0AC;
defparam \cpu0|datapath0|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N16
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~1 (
// Equation(s):
// \cpu0|datapath0|Mux15~1_combout  = (\cpu0|datapath0|MAR_out [0] & ((\cpu0|datapath0|Mux15~0_combout  & (\port_in_13[0]~input_o )) # (!\cpu0|datapath0|Mux15~0_combout  & ((\port_in_09[0]~input_o ))))) # (!\cpu0|datapath0|MAR_out [0] & 
// (((\cpu0|datapath0|Mux15~0_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\port_in_13[0]~input_o ),
	.datac(\port_in_09[0]~input_o ),
	.datad(\cpu0|datapath0|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~1 .lut_mask = 16'hDDA0;
defparam \cpu0|datapath0|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N30
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~9 (
// Equation(s):
// \cpu0|datapath0|Mux15~9_combout  = (\cpu0|datapath0|MAR_out [3] & ((\cpu0|datapath0|Mux15~6_combout  & (\cpu0|datapath0|Mux15~8_combout )) # (!\cpu0|datapath0|Mux15~6_combout  & ((\cpu0|datapath0|Mux15~1_combout ))))) # (!\cpu0|datapath0|MAR_out [3] & 
// (((\cpu0|datapath0|Mux15~6_combout ))))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|Mux15~8_combout ),
	.datac(\cpu0|datapath0|Mux15~6_combout ),
	.datad(\cpu0|datapath0|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~9 .lut_mask = 16'hDAD0;
defparam \cpu0|datapath0|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
cycloneiii_lcell_comb \memory0|ROM|Mux7~2 (
// Equation(s):
// \memory0|ROM|Mux7~2_combout  = (!\cpu0|datapath0|MAR_out [0] & (\cpu0|datapath0|MAR_out [1] & (!\cpu0|datapath0|MAR_out [2] & \memory0|ROM|Mux4~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\memory0|ROM|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|ROM|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|ROM|Mux7~2 .lut_mask = 16'h0400;
defparam \memory0|ROM|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N1
dffeas \memory0|ROM|data_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|ROM|Mux7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu0|datapath0|MAR_out [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|ROM|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|ROM|data_out[0] .is_wysiwyg = "true";
defparam \memory0|ROM|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N12
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~10 (
// Equation(s):
// \cpu0|datapath0|Mux15~10_combout  = (\cpu0|datapath0|Mux11~1_combout  & (!\cpu0|control0|Bus2_Sel [0] & (\memory0|ROM|data_out [0]))) # (!\cpu0|datapath0|Mux11~1_combout  & (((\cpu0|datapath0|ALU_MAP|Add0~0_combout ))))

	.dataa(\cpu0|control0|Bus2_Sel [0]),
	.datab(\memory0|ROM|data_out [0]),
	.datac(\cpu0|datapath0|Mux11~1_combout ),
	.datad(\cpu0|datapath0|ALU_MAP|Add0~0_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~10 .lut_mask = 16'h4F40;
defparam \cpu0|datapath0|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N10
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~11 (
// Equation(s):
// \cpu0|datapath0|Mux15~11_combout  = (\cpu0|datapath0|Mux11~0_combout  & (((\cpu0|datapath0|Mux11~1_combout )))) # (!\cpu0|datapath0|Mux11~0_combout  & (\cpu0|datapath0|Mux15~10_combout  & ((\cpu0|datapath0|ALU_MAP|Equal0~0_combout ) # 
// (\cpu0|datapath0|Mux11~1_combout ))))

	.dataa(\cpu0|datapath0|ALU_MAP|Equal0~0_combout ),
	.datab(\cpu0|datapath0|Mux11~0_combout ),
	.datac(\cpu0|datapath0|Mux11~1_combout ),
	.datad(\cpu0|datapath0|Mux15~10_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~11 .lut_mask = 16'hF2C0;
defparam \cpu0|datapath0|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N16
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~12 (
// Equation(s):
// \cpu0|datapath0|Mux15~12_combout  = (\cpu0|datapath0|Mux11~2_combout  & ((\cpu0|datapath0|Mux15~11_combout  & (\memory0|RW|data_out [0])) # (!\cpu0|datapath0|Mux15~11_combout  & ((\cpu0|datapath0|Mux15~9_combout ))))) # (!\cpu0|datapath0|Mux11~2_combout  
// & (((\cpu0|datapath0|Mux15~11_combout ))))

	.dataa(\memory0|RW|data_out [0]),
	.datab(\cpu0|datapath0|Mux11~2_combout ),
	.datac(\cpu0|datapath0|Mux15~9_combout ),
	.datad(\cpu0|datapath0|Mux15~11_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~12 .lut_mask = 16'hBBC0;
defparam \cpu0|datapath0|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N6
cycloneiii_lcell_comb \cpu0|datapath0|Mux15~13 (
// Equation(s):
// \cpu0|datapath0|Mux15~13_combout  = (\cpu0|control0|Bus2_Sel [1] & (((\cpu0|datapath0|Mux15~12_combout )))) # (!\cpu0|control0|Bus2_Sel [1] & ((\cpu0|control0|Bus2_Sel [0] & (\cpu0|datapath0|Mux7~0_combout )) # (!\cpu0|control0|Bus2_Sel [0] & 
// ((\cpu0|datapath0|Mux15~12_combout )))))

	.dataa(\cpu0|control0|Bus2_Sel [1]),
	.datab(\cpu0|control0|Bus2_Sel [0]),
	.datac(\cpu0|datapath0|Mux7~0_combout ),
	.datad(\cpu0|datapath0|Mux15~12_combout ),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux15~13 .lut_mask = 16'hFB40;
defparam \cpu0|datapath0|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N11
dffeas \cpu0|datapath0|PC_uns[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\cpu0|datapath0|PC_uns[0]~8_combout ),
	.asdata(\cpu0|datapath0|Mux15~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu0|control0|PC_Load~combout ),
	.ena(\cpu0|datapath0|PC_uns[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|PC_uns [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|PC_uns[0] .is_wysiwyg = "true";
defparam \cpu0|datapath0|PC_uns[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N5
dffeas \cpu0|datapath0|A_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux15~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu0|control0|A_Load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu0|datapath0|A_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu0|datapath0|A_out[0] .is_wysiwyg = "true";
defparam \cpu0|datapath0|A_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N4
cycloneiii_lcell_comb \cpu0|datapath0|Mux7~0 (
// Equation(s):
// \cpu0|datapath0|Mux7~0_combout  = (\cpu0|control0|Bus1_Sel [0] & ((\cpu0|datapath0|A_out [0]))) # (!\cpu0|control0|Bus1_Sel [0] & (\cpu0|datapath0|PC_uns [0]))

	.dataa(gnd),
	.datab(\cpu0|datapath0|PC_uns [0]),
	.datac(\cpu0|datapath0|A_out [0]),
	.datad(\cpu0|control0|Bus1_Sel [0]),
	.cin(gnd),
	.combout(\cpu0|datapath0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu0|datapath0|Mux7~0 .lut_mask = 16'hF0CC;
defparam \cpu0|datapath0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N4
cycloneiii_lcell_comb \memory0|port_out_00[0]~feeder (
// Equation(s):
// \memory0|port_out_00[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_00[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_00[0]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_00[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N24
cycloneiii_lcell_comb \memory0|PORT0~0 (
// Equation(s):
// \memory0|PORT0~0_combout  = (!\cpu0|datapath0|MAR_out [4] & (\cpu0|datapath0|MAR_out [7] & (\cpu0|datapath0|Mux8~2_combout  & \cpu0|control0|writ~combout )))

	.dataa(\cpu0|datapath0|MAR_out [4]),
	.datab(\cpu0|datapath0|MAR_out [7]),
	.datac(\cpu0|datapath0|Mux8~2_combout ),
	.datad(\cpu0|control0|writ~combout ),
	.cin(gnd),
	.combout(\memory0|PORT0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT0~0 .lut_mask = 16'h4000;
defparam \memory0|PORT0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N20
cycloneiii_lcell_comb \memory0|PORT0~1 (
// Equation(s):
// \memory0|PORT0~1_combout  = (!\cpu0|datapath0|MAR_out [3] & \memory0|PORT0~0_combout )

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory0|PORT0~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT0~1 .lut_mask = 16'h5500;
defparam \memory0|PORT0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N20
cycloneiii_lcell_comb \memory0|PORT0~2 (
// Equation(s):
// \memory0|PORT0~2_combout  = (!\cpu0|datapath0|MAR_out [2] & (!\cpu0|datapath0|MAR_out [1] & (!\cpu0|datapath0|MAR_out [0] & \memory0|PORT0~1_combout )))

	.dataa(\cpu0|datapath0|MAR_out [2]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\memory0|PORT0~1_combout ),
	.cin(gnd),
	.combout(\memory0|PORT0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT0~2 .lut_mask = 16'h0100;
defparam \memory0|PORT0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N5
dffeas \memory0|port_out_00[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_00[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_00 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_00[0] .is_wysiwyg = "true";
defparam \memory0|port_out_00[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N18
cycloneiii_lcell_comb \memory0|port_out_00[1]~feeder (
// Equation(s):
// \memory0|port_out_00[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_00[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_00[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_00[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N19
dffeas \memory0|port_out_00[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_00[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_00 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_00[1] .is_wysiwyg = "true";
defparam \memory0|port_out_00[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N12
cycloneiii_lcell_comb \memory0|port_out_00[2]~feeder (
// Equation(s):
// \memory0|port_out_00[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_00[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_00[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_00[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N13
dffeas \memory0|port_out_00[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_00[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_00 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_00[2] .is_wysiwyg = "true";
defparam \memory0|port_out_00[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N14
cycloneiii_lcell_comb \memory0|port_out_00[3]~feeder (
// Equation(s):
// \memory0|port_out_00[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_00[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_00[3]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_00[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N15
dffeas \memory0|port_out_00[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_00[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_00 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_00[3] .is_wysiwyg = "true";
defparam \memory0|port_out_00[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N24
cycloneiii_lcell_comb \memory0|port_out_00[4]~feeder (
// Equation(s):
// \memory0|port_out_00[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_00[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_00[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_00[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N25
dffeas \memory0|port_out_00[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_00[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_00 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_00[4] .is_wysiwyg = "true";
defparam \memory0|port_out_00[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N10
cycloneiii_lcell_comb \memory0|port_out_00[5]~feeder (
// Equation(s):
// \memory0|port_out_00[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_00[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_00[5]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_00[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N11
dffeas \memory0|port_out_00[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_00[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_00 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_00[5] .is_wysiwyg = "true";
defparam \memory0|port_out_00[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N16
cycloneiii_lcell_comb \memory0|port_out_00[6]~feeder (
// Equation(s):
// \memory0|port_out_00[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_00[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_00[6]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_00[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N17
dffeas \memory0|port_out_00[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_00[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_00 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_00[6] .is_wysiwyg = "true";
defparam \memory0|port_out_00[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N22
cycloneiii_lcell_comb \memory0|port_out_00[7]~feeder (
// Equation(s):
// \memory0|port_out_00[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_00[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_00[7]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_00[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N23
dffeas \memory0|port_out_00[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_00[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_00 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_00[7] .is_wysiwyg = "true";
defparam \memory0|port_out_00[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N0
cycloneiii_lcell_comb \memory0|port_out_01[0]~feeder (
// Equation(s):
// \memory0|port_out_01[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_01[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_01[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_01[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N8
cycloneiii_lcell_comb \memory0|PORT1~0 (
// Equation(s):
// \memory0|PORT1~0_combout  = (\cpu0|datapath0|MAR_out [0] & (!\cpu0|datapath0|MAR_out [1] & (!\cpu0|datapath0|MAR_out [2] & \memory0|PORT0~1_combout )))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\memory0|PORT0~1_combout ),
	.cin(gnd),
	.combout(\memory0|PORT1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT1~0 .lut_mask = 16'h0200;
defparam \memory0|PORT1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N1
dffeas \memory0|port_out_01[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_01[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_01[0] .is_wysiwyg = "true";
defparam \memory0|port_out_01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N6
cycloneiii_lcell_comb \memory0|port_out_01[1]~feeder (
// Equation(s):
// \memory0|port_out_01[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_01[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_01[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_01[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N7
dffeas \memory0|port_out_01[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_01[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_01[1] .is_wysiwyg = "true";
defparam \memory0|port_out_01[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N24
cycloneiii_lcell_comb \memory0|port_out_01[2]~feeder (
// Equation(s):
// \memory0|port_out_01[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_01[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_01[2]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_01[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N25
dffeas \memory0|port_out_01[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_01[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_01[2] .is_wysiwyg = "true";
defparam \memory0|port_out_01[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N18
cycloneiii_lcell_comb \memory0|port_out_01[3]~feeder (
// Equation(s):
// \memory0|port_out_01[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_01[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_01[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_01[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N19
dffeas \memory0|port_out_01[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_01[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_01 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_01[3] .is_wysiwyg = "true";
defparam \memory0|port_out_01[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N28
cycloneiii_lcell_comb \memory0|port_out_01[4]~feeder (
// Equation(s):
// \memory0|port_out_01[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_01[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_01[4]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_01[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N29
dffeas \memory0|port_out_01[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_01[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_01 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_01[4] .is_wysiwyg = "true";
defparam \memory0|port_out_01[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N14
cycloneiii_lcell_comb \memory0|port_out_01[5]~feeder (
// Equation(s):
// \memory0|port_out_01[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_01[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_01[5]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_01[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N15
dffeas \memory0|port_out_01[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_01[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_01 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_01[5] .is_wysiwyg = "true";
defparam \memory0|port_out_01[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N20
cycloneiii_lcell_comb \memory0|port_out_01[6]~feeder (
// Equation(s):
// \memory0|port_out_01[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_01[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_01[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_01[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N21
dffeas \memory0|port_out_01[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_01[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_01 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_01[6] .is_wysiwyg = "true";
defparam \memory0|port_out_01[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N2
cycloneiii_lcell_comb \memory0|port_out_01[7]~feeder (
// Equation(s):
// \memory0|port_out_01[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_01[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_01[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_01[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N3
dffeas \memory0|port_out_01[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_01[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_01 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_01[7] .is_wysiwyg = "true";
defparam \memory0|port_out_01[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N22
cycloneiii_lcell_comb \memory0|PORT2~0 (
// Equation(s):
// \memory0|PORT2~0_combout  = (\cpu0|datapath0|MAR_out [1] & !\cpu0|datapath0|MAR_out [0])

	.dataa(\cpu0|datapath0|MAR_out [1]),
	.datab(gnd),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|PORT2~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT2~0 .lut_mask = 16'h0A0A;
defparam \memory0|PORT2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N30
cycloneiii_lcell_comb \memory0|PORT2~1 (
// Equation(s):
// \memory0|PORT2~1_combout  = (!\cpu0|datapath0|MAR_out [3] & (!\cpu0|datapath0|MAR_out [2] & (\memory0|PORT0~0_combout  & \memory0|PORT2~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [3]),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(\memory0|PORT0~0_combout ),
	.datad(\memory0|PORT2~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT2~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT2~1 .lut_mask = 16'h1000;
defparam \memory0|PORT2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N5
dffeas \memory0|port_out_02[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux7~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory0|PORT2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_02 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_02[0] .is_wysiwyg = "true";
defparam \memory0|port_out_02[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N12
cycloneiii_lcell_comb \memory0|port_out_02[1]~feeder (
// Equation(s):
// \memory0|port_out_02[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_02[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_02[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_02[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N13
dffeas \memory0|port_out_02[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_02[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_02 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_02[1] .is_wysiwyg = "true";
defparam \memory0|port_out_02[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N10
cycloneiii_lcell_comb \memory0|port_out_02[2]~feeder (
// Equation(s):
// \memory0|port_out_02[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_02[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_02[2]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_02[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N11
dffeas \memory0|port_out_02[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_02[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_02 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_02[2] .is_wysiwyg = "true";
defparam \memory0|port_out_02[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N4
cycloneiii_lcell_comb \memory0|port_out_02[3]~feeder (
// Equation(s):
// \memory0|port_out_02[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_02[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_02[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_02[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N5
dffeas \memory0|port_out_02[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_02[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_02 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_02[3] .is_wysiwyg = "true";
defparam \memory0|port_out_02[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N26
cycloneiii_lcell_comb \memory0|port_out_02[4]~feeder (
// Equation(s):
// \memory0|port_out_02[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_02[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_02[4]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_02[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N27
dffeas \memory0|port_out_02[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_02[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_02 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_02[4] .is_wysiwyg = "true";
defparam \memory0|port_out_02[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N22
cycloneiii_lcell_comb \memory0|port_out_02[5]~feeder (
// Equation(s):
// \memory0|port_out_02[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_02[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_02[5]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_02[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N23
dffeas \memory0|port_out_02[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_02[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_02 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_02[5] .is_wysiwyg = "true";
defparam \memory0|port_out_02[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N16
cycloneiii_lcell_comb \memory0|port_out_02[6]~feeder (
// Equation(s):
// \memory0|port_out_02[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_02[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_02[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_02[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N17
dffeas \memory0|port_out_02[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_02[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_02 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_02[6] .is_wysiwyg = "true";
defparam \memory0|port_out_02[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N22
cycloneiii_lcell_comb \memory0|port_out_02[7]~feeder (
// Equation(s):
// \memory0|port_out_02[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_02[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_02[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_02[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N23
dffeas \memory0|port_out_02[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_02[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_02 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_02[7] .is_wysiwyg = "true";
defparam \memory0|port_out_02[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cycloneiii_lcell_comb \memory0|port_out_03[0]~feeder (
// Equation(s):
// \memory0|port_out_03[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_03[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_03[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_03[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N8
cycloneiii_lcell_comb \memory0|PORT3~0 (
// Equation(s):
// \memory0|PORT3~0_combout  = (\cpu0|datapath0|MAR_out [0] & (\cpu0|datapath0|MAR_out [1] & (\memory0|PORT0~1_combout  & !\cpu0|datapath0|MAR_out [2])))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\memory0|PORT0~1_combout ),
	.datad(\cpu0|datapath0|MAR_out [2]),
	.cin(gnd),
	.combout(\memory0|PORT3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT3~0 .lut_mask = 16'h0080;
defparam \memory0|PORT3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N21
dffeas \memory0|port_out_03[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_03[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_03 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_03[0] .is_wysiwyg = "true";
defparam \memory0|port_out_03[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N6
cycloneiii_lcell_comb \memory0|port_out_03[1]~feeder (
// Equation(s):
// \memory0|port_out_03[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_03[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_03[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_03[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N7
dffeas \memory0|port_out_03[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_03[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_03 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_03[1] .is_wysiwyg = "true";
defparam \memory0|port_out_03[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cycloneiii_lcell_comb \memory0|port_out_03[2]~feeder (
// Equation(s):
// \memory0|port_out_03[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_03[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_03[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_03[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N1
dffeas \memory0|port_out_03[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_03[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_03 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_03[2] .is_wysiwyg = "true";
defparam \memory0|port_out_03[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N22
cycloneiii_lcell_comb \memory0|port_out_03[3]~feeder (
// Equation(s):
// \memory0|port_out_03[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_03[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_03[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_03[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N23
dffeas \memory0|port_out_03[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_03[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_03 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_03[3] .is_wysiwyg = "true";
defparam \memory0|port_out_03[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cycloneiii_lcell_comb \memory0|port_out_03[4]~feeder (
// Equation(s):
// \memory0|port_out_03[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_03[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_03[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_03[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N25
dffeas \memory0|port_out_03[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_03[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_03 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_03[4] .is_wysiwyg = "true";
defparam \memory0|port_out_03[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cycloneiii_lcell_comb \memory0|port_out_03[5]~feeder (
// Equation(s):
// \memory0|port_out_03[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_03[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_03[5]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_03[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N3
dffeas \memory0|port_out_03[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_03[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_03 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_03[5] .is_wysiwyg = "true";
defparam \memory0|port_out_03[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cycloneiii_lcell_comb \memory0|port_out_03[6]~feeder (
// Equation(s):
// \memory0|port_out_03[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_03[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_03[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_03[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N29
dffeas \memory0|port_out_03[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_03[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_03 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_03[6] .is_wysiwyg = "true";
defparam \memory0|port_out_03[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cycloneiii_lcell_comb \memory0|port_out_03[7]~feeder (
// Equation(s):
// \memory0|port_out_03[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_03[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_03[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_03[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N11
dffeas \memory0|port_out_03[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_03[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT3~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_03 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_03[7] .is_wysiwyg = "true";
defparam \memory0|port_out_03[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cycloneiii_lcell_comb \memory0|port_out_04[0]~feeder (
// Equation(s):
// \memory0|port_out_04[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_04[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_04[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_04[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cycloneiii_lcell_comb \memory0|PORT4~0 (
// Equation(s):
// \memory0|PORT4~0_combout  = (!\cpu0|datapath0|MAR_out [0] & (!\cpu0|datapath0|MAR_out [1] & (\memory0|PORT0~1_combout  & \cpu0|datapath0|MAR_out [2])))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\memory0|PORT0~1_combout ),
	.datad(\cpu0|datapath0|MAR_out [2]),
	.cin(gnd),
	.combout(\memory0|PORT4~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT4~0 .lut_mask = 16'h1000;
defparam \memory0|PORT4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N13
dffeas \memory0|port_out_04[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_04[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_04 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_04[0] .is_wysiwyg = "true";
defparam \memory0|port_out_04[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cycloneiii_lcell_comb \memory0|port_out_04[1]~feeder (
// Equation(s):
// \memory0|port_out_04[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_04[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_04[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_04[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N19
dffeas \memory0|port_out_04[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_04[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_04 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_04[1] .is_wysiwyg = "true";
defparam \memory0|port_out_04[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cycloneiii_lcell_comb \memory0|port_out_04[2]~feeder (
// Equation(s):
// \memory0|port_out_04[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_04[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_04[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_04[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N5
dffeas \memory0|port_out_04[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_04[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_04 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_04[2] .is_wysiwyg = "true";
defparam \memory0|port_out_04[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneiii_lcell_comb \memory0|port_out_04[3]~feeder (
// Equation(s):
// \memory0|port_out_04[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_04[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_04[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_04[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N13
dffeas \memory0|port_out_04[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_04[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_04 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_04[3] .is_wysiwyg = "true";
defparam \memory0|port_out_04[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N14
cycloneiii_lcell_comb \memory0|port_out_04[4]~feeder (
// Equation(s):
// \memory0|port_out_04[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_04[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_04[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_04[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N15
dffeas \memory0|port_out_04[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_04[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_04 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_04[4] .is_wysiwyg = "true";
defparam \memory0|port_out_04[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N16
cycloneiii_lcell_comb \memory0|port_out_04[5]~feeder (
// Equation(s):
// \memory0|port_out_04[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_04[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_04[5]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_04[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N17
dffeas \memory0|port_out_04[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_04[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_04 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_04[5] .is_wysiwyg = "true";
defparam \memory0|port_out_04[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cycloneiii_lcell_comb \memory0|port_out_04[6]~feeder (
// Equation(s):
// \memory0|port_out_04[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_04[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_04[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_04[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N27
dffeas \memory0|port_out_04[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_04[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_04 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_04[6] .is_wysiwyg = "true";
defparam \memory0|port_out_04[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneiii_lcell_comb \memory0|port_out_04[7]~feeder (
// Equation(s):
// \memory0|port_out_04[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_04[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_04[7]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_04[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N11
dffeas \memory0|port_out_04[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_04[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_04 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_04[7] .is_wysiwyg = "true";
defparam \memory0|port_out_04[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
cycloneiii_lcell_comb \memory0|PORT5~0 (
// Equation(s):
// \memory0|PORT5~0_combout  = (\cpu0|datapath0|MAR_out [2] & (!\cpu0|datapath0|MAR_out [1] & (\cpu0|datapath0|MAR_out [0] & \memory0|PORT0~1_combout )))

	.dataa(\cpu0|datapath0|MAR_out [2]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\memory0|PORT0~1_combout ),
	.cin(gnd),
	.combout(\memory0|PORT5~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT5~0 .lut_mask = 16'h2000;
defparam \memory0|PORT5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N25
dffeas \memory0|port_out_05[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu0|datapath0|Mux7~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory0|PORT5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_05 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_05[0] .is_wysiwyg = "true";
defparam \memory0|port_out_05[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneiii_lcell_comb \memory0|port_out_05[1]~feeder (
// Equation(s):
// \memory0|port_out_05[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_05[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_05[1]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_05[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N3
dffeas \memory0|port_out_05[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_05[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_05 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_05[1] .is_wysiwyg = "true";
defparam \memory0|port_out_05[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneiii_lcell_comb \memory0|port_out_05[2]~feeder (
// Equation(s):
// \memory0|port_out_05[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_05[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_05[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_05[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N1
dffeas \memory0|port_out_05[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_05[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_05 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_05[2] .is_wysiwyg = "true";
defparam \memory0|port_out_05[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N30
cycloneiii_lcell_comb \memory0|port_out_05[3]~feeder (
// Equation(s):
// \memory0|port_out_05[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_05[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_05[3]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_05[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N31
dffeas \memory0|port_out_05[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_05[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_05 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_05[3] .is_wysiwyg = "true";
defparam \memory0|port_out_05[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cycloneiii_lcell_comb \memory0|port_out_05[4]~feeder (
// Equation(s):
// \memory0|port_out_05[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_05[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_05[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_05[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N21
dffeas \memory0|port_out_05[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_05[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_05 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_05[4] .is_wysiwyg = "true";
defparam \memory0|port_out_05[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cycloneiii_lcell_comb \memory0|port_out_05[5]~feeder (
// Equation(s):
// \memory0|port_out_05[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_05[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_05[5]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_05[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N27
dffeas \memory0|port_out_05[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_05[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_05 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_05[5] .is_wysiwyg = "true";
defparam \memory0|port_out_05[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneiii_lcell_comb \memory0|port_out_05[6]~feeder (
// Equation(s):
// \memory0|port_out_05[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_05[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_05[6]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_05[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N9
dffeas \memory0|port_out_05[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_05[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_05 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_05[6] .is_wysiwyg = "true";
defparam \memory0|port_out_05[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneiii_lcell_comb \memory0|port_out_05[7]~feeder (
// Equation(s):
// \memory0|port_out_05[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_05[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_05[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_05[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N11
dffeas \memory0|port_out_05[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_05[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_05 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_05[7] .is_wysiwyg = "true";
defparam \memory0|port_out_05[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cycloneiii_lcell_comb \memory0|port_out_06[0]~feeder (
// Equation(s):
// \memory0|port_out_06[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_06[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_06[0]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_06[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cycloneiii_lcell_comb \memory0|PORT6~0 (
// Equation(s):
// \memory0|PORT6~0_combout  = (\memory0|PORT2~0_combout  & (!\cpu0|datapath0|MAR_out [3] & (\memory0|PORT0~0_combout  & \cpu0|datapath0|MAR_out [2])))

	.dataa(\memory0|PORT2~0_combout ),
	.datab(\cpu0|datapath0|MAR_out [3]),
	.datac(\memory0|PORT0~0_combout ),
	.datad(\cpu0|datapath0|MAR_out [2]),
	.cin(gnd),
	.combout(\memory0|PORT6~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT6~0 .lut_mask = 16'h2000;
defparam \memory0|PORT6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N29
dffeas \memory0|port_out_06[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_06[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_06 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_06[0] .is_wysiwyg = "true";
defparam \memory0|port_out_06[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneiii_lcell_comb \memory0|port_out_06[1]~feeder (
// Equation(s):
// \memory0|port_out_06[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_06[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_06[1]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_06[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N19
dffeas \memory0|port_out_06[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_06[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_06 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_06[1] .is_wysiwyg = "true";
defparam \memory0|port_out_06[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cycloneiii_lcell_comb \memory0|port_out_06[2]~feeder (
// Equation(s):
// \memory0|port_out_06[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_06[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_06[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_06[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N17
dffeas \memory0|port_out_06[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_06[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_06 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_06[2] .is_wysiwyg = "true";
defparam \memory0|port_out_06[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N4
cycloneiii_lcell_comb \memory0|port_out_06[3]~feeder (
// Equation(s):
// \memory0|port_out_06[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_06[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_06[3]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_06[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N5
dffeas \memory0|port_out_06[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_06[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_06 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_06[3] .is_wysiwyg = "true";
defparam \memory0|port_out_06[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cycloneiii_lcell_comb \memory0|port_out_06[4]~feeder (
// Equation(s):
// \memory0|port_out_06[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_06[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_06[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_06[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N23
dffeas \memory0|port_out_06[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_06[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_06 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_06[4] .is_wysiwyg = "true";
defparam \memory0|port_out_06[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneiii_lcell_comb \memory0|port_out_06[5]~feeder (
// Equation(s):
// \memory0|port_out_06[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_06[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_06[5]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_06[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N5
dffeas \memory0|port_out_06[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_06[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_06 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_06[5] .is_wysiwyg = "true";
defparam \memory0|port_out_06[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N28
cycloneiii_lcell_comb \memory0|port_out_06[6]~feeder (
// Equation(s):
// \memory0|port_out_06[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_06[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_06[6]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_06[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N29
dffeas \memory0|port_out_06[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_06[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_06 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_06[6] .is_wysiwyg = "true";
defparam \memory0|port_out_06[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneiii_lcell_comb \memory0|port_out_06[7]~feeder (
// Equation(s):
// \memory0|port_out_06[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_06[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_06[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_06[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N7
dffeas \memory0|port_out_06[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_06[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_06 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_06[7] .is_wysiwyg = "true";
defparam \memory0|port_out_06[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N12
cycloneiii_lcell_comb \memory0|port_out_07[0]~feeder (
// Equation(s):
// \memory0|port_out_07[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_07[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_07[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_07[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N24
cycloneiii_lcell_comb \memory0|PORT7~0 (
// Equation(s):
// \memory0|PORT7~0_combout  = (\memory0|PORT0~1_combout  & (\cpu0|datapath0|MAR_out [1] & (\cpu0|datapath0|MAR_out [0] & \cpu0|datapath0|MAR_out [2])))

	.dataa(\memory0|PORT0~1_combout ),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\cpu0|datapath0|MAR_out [2]),
	.cin(gnd),
	.combout(\memory0|PORT7~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT7~0 .lut_mask = 16'h8000;
defparam \memory0|PORT7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N13
dffeas \memory0|port_out_07[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_07[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_07 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_07[0] .is_wysiwyg = "true";
defparam \memory0|port_out_07[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N10
cycloneiii_lcell_comb \memory0|port_out_07[1]~feeder (
// Equation(s):
// \memory0|port_out_07[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_07[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_07[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_07[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N11
dffeas \memory0|port_out_07[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_07[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_07 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_07[1] .is_wysiwyg = "true";
defparam \memory0|port_out_07[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N8
cycloneiii_lcell_comb \memory0|port_out_07[2]~feeder (
// Equation(s):
// \memory0|port_out_07[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_07[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_07[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_07[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N9
dffeas \memory0|port_out_07[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_07[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_07 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_07[2] .is_wysiwyg = "true";
defparam \memory0|port_out_07[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N2
cycloneiii_lcell_comb \memory0|port_out_07[3]~feeder (
// Equation(s):
// \memory0|port_out_07[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_07[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_07[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_07[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N3
dffeas \memory0|port_out_07[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_07[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_07 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_07[3] .is_wysiwyg = "true";
defparam \memory0|port_out_07[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N0
cycloneiii_lcell_comb \memory0|port_out_07[4]~feeder (
// Equation(s):
// \memory0|port_out_07[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_07[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_07[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_07[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N1
dffeas \memory0|port_out_07[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_07[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_07 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_07[4] .is_wysiwyg = "true";
defparam \memory0|port_out_07[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N26
cycloneiii_lcell_comb \memory0|port_out_07[5]~feeder (
// Equation(s):
// \memory0|port_out_07[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_07[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_07[5]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_07[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N27
dffeas \memory0|port_out_07[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_07[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_07 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_07[5] .is_wysiwyg = "true";
defparam \memory0|port_out_07[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N20
cycloneiii_lcell_comb \memory0|port_out_07[6]~feeder (
// Equation(s):
// \memory0|port_out_07[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_07[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_07[6]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_07[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N21
dffeas \memory0|port_out_07[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_07[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_07 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_07[6] .is_wysiwyg = "true";
defparam \memory0|port_out_07[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N18
cycloneiii_lcell_comb \memory0|port_out_07[7]~feeder (
// Equation(s):
// \memory0|port_out_07[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_07[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_07[7]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_07[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N19
dffeas \memory0|port_out_07[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_07[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_07 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_07[7] .is_wysiwyg = "true";
defparam \memory0|port_out_07[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N16
cycloneiii_lcell_comb \memory0|port_out_08[0]~feeder (
// Equation(s):
// \memory0|port_out_08[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_08[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_08[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_08[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneiii_lcell_comb \memory0|PORT11~0 (
// Equation(s):
// \memory0|PORT11~0_combout  = (!\cpu0|datapath0|MAR_out [2] & \cpu0|datapath0|MAR_out [3])

	.dataa(gnd),
	.datab(\cpu0|datapath0|MAR_out [2]),
	.datac(gnd),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|PORT11~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT11~0 .lut_mask = 16'h3300;
defparam \memory0|PORT11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneiii_lcell_comb \memory0|PORT8~0 (
// Equation(s):
// \memory0|PORT8~0_combout  = (\memory0|PORT0~0_combout  & (!\cpu0|datapath0|MAR_out [0] & (!\cpu0|datapath0|MAR_out [1] & \memory0|PORT11~0_combout )))

	.dataa(\memory0|PORT0~0_combout ),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\cpu0|datapath0|MAR_out [1]),
	.datad(\memory0|PORT11~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT8~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT8~0 .lut_mask = 16'h0200;
defparam \memory0|PORT8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N17
dffeas \memory0|port_out_08[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_08[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_08 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_08[0] .is_wysiwyg = "true";
defparam \memory0|port_out_08[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N30
cycloneiii_lcell_comb \memory0|port_out_08[1]~feeder (
// Equation(s):
// \memory0|port_out_08[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_08[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_08[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_08[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N31
dffeas \memory0|port_out_08[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_08[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_08 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_08[1] .is_wysiwyg = "true";
defparam \memory0|port_out_08[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneiii_lcell_comb \memory0|port_out_08[2]~feeder (
// Equation(s):
// \memory0|port_out_08[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_08[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_08[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_08[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \memory0|port_out_08[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_08[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_08 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_08[2] .is_wysiwyg = "true";
defparam \memory0|port_out_08[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneiii_lcell_comb \memory0|port_out_08[3]~feeder (
// Equation(s):
// \memory0|port_out_08[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_08[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_08[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_08[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N11
dffeas \memory0|port_out_08[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_08[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_08 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_08[3] .is_wysiwyg = "true";
defparam \memory0|port_out_08[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneiii_lcell_comb \memory0|port_out_08[4]~feeder (
// Equation(s):
// \memory0|port_out_08[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_08[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_08[4]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_08[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N29
dffeas \memory0|port_out_08[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_08[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_08 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_08[4] .is_wysiwyg = "true";
defparam \memory0|port_out_08[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneiii_lcell_comb \memory0|port_out_08[5]~feeder (
// Equation(s):
// \memory0|port_out_08[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_08[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_08[5]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_08[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N15
dffeas \memory0|port_out_08[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_08[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_08 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_08[5] .is_wysiwyg = "true";
defparam \memory0|port_out_08[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N28
cycloneiii_lcell_comb \memory0|port_out_08[6]~feeder (
// Equation(s):
// \memory0|port_out_08[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_08[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_08[6]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_08[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y23_N29
dffeas \memory0|port_out_08[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_08[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_08 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_08[6] .is_wysiwyg = "true";
defparam \memory0|port_out_08[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneiii_lcell_comb \memory0|port_out_08[7]~feeder (
// Equation(s):
// \memory0|port_out_08[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_08[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_08[7]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_08[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \memory0|port_out_08[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_08[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT8~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_08 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_08[7] .is_wysiwyg = "true";
defparam \memory0|port_out_08[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneiii_lcell_comb \memory0|port_out_09[0]~feeder (
// Equation(s):
// \memory0|port_out_09[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_09[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_09[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_09[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneiii_lcell_comb \memory0|PORT9~0 (
// Equation(s):
// \memory0|PORT9~0_combout  = (\cpu0|datapath0|MAR_out [0] & (!\cpu0|datapath0|MAR_out [1] & (\memory0|PORT11~0_combout  & \memory0|PORT0~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\memory0|PORT11~0_combout ),
	.datad(\memory0|PORT0~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT9~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT9~0 .lut_mask = 16'h2000;
defparam \memory0|PORT9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N21
dffeas \memory0|port_out_09[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_09[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_09 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_09[0] .is_wysiwyg = "true";
defparam \memory0|port_out_09[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneiii_lcell_comb \memory0|port_out_09[1]~feeder (
// Equation(s):
// \memory0|port_out_09[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_09[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_09[1]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_09[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N7
dffeas \memory0|port_out_09[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_09[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_09 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_09[1] .is_wysiwyg = "true";
defparam \memory0|port_out_09[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneiii_lcell_comb \memory0|port_out_09[2]~feeder (
// Equation(s):
// \memory0|port_out_09[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_09[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_09[2]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_09[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \memory0|port_out_09[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_09[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_09 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_09[2] .is_wysiwyg = "true";
defparam \memory0|port_out_09[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneiii_lcell_comb \memory0|port_out_09[3]~feeder (
// Equation(s):
// \memory0|port_out_09[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_09[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_09[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_09[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N27
dffeas \memory0|port_out_09[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_09[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_09 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_09[3] .is_wysiwyg = "true";
defparam \memory0|port_out_09[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneiii_lcell_comb \memory0|port_out_09[4]~feeder (
// Equation(s):
// \memory0|port_out_09[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_09[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_09[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_09[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N29
dffeas \memory0|port_out_09[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_09[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_09 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_09[4] .is_wysiwyg = "true";
defparam \memory0|port_out_09[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneiii_lcell_comb \memory0|port_out_09[5]~feeder (
// Equation(s):
// \memory0|port_out_09[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_09[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_09[5]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_09[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N19
dffeas \memory0|port_out_09[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_09[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_09 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_09[5] .is_wysiwyg = "true";
defparam \memory0|port_out_09[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneiii_lcell_comb \memory0|port_out_09[6]~feeder (
// Equation(s):
// \memory0|port_out_09[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_09[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_09[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_09[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \memory0|port_out_09[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_09[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_09 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_09[6] .is_wysiwyg = "true";
defparam \memory0|port_out_09[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneiii_lcell_comb \memory0|port_out_09[7]~feeder (
// Equation(s):
// \memory0|port_out_09[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_09[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_09[7]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_09[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N11
dffeas \memory0|port_out_09[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_09[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_09 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_09[7] .is_wysiwyg = "true";
defparam \memory0|port_out_09[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneiii_lcell_comb \memory0|port_out_10[0]~feeder (
// Equation(s):
// \memory0|port_out_10[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_10[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_10[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_10[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneiii_lcell_comb \memory0|PORT10~4 (
// Equation(s):
// \memory0|PORT10~4_combout  = (\cpu0|datapath0|MAR_out [1] & (\memory0|PORT11~0_combout  & (!\cpu0|datapath0|MAR_out [0] & \memory0|PORT0~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [1]),
	.datab(\memory0|PORT11~0_combout ),
	.datac(\cpu0|datapath0|MAR_out [0]),
	.datad(\memory0|PORT0~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT10~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT10~4 .lut_mask = 16'h0800;
defparam \memory0|PORT10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \memory0|port_out_10[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_10[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT10~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_10 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_10[0] .is_wysiwyg = "true";
defparam \memory0|port_out_10[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneiii_lcell_comb \memory0|port_out_10[1]~feeder (
// Equation(s):
// \memory0|port_out_10[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_10[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_10[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_10[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \memory0|port_out_10[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_10[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT10~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_10 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_10[1] .is_wysiwyg = "true";
defparam \memory0|port_out_10[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneiii_lcell_comb \memory0|port_out_10[2]~feeder (
// Equation(s):
// \memory0|port_out_10[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_10[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_10[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_10[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \memory0|port_out_10[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_10[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT10~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_10 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_10[2] .is_wysiwyg = "true";
defparam \memory0|port_out_10[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneiii_lcell_comb \memory0|port_out_10[3]~feeder (
// Equation(s):
// \memory0|port_out_10[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_10[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_10[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_10[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \memory0|port_out_10[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_10[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT10~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_10 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_10[3] .is_wysiwyg = "true";
defparam \memory0|port_out_10[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneiii_lcell_comb \memory0|port_out_10[4]~feeder (
// Equation(s):
// \memory0|port_out_10[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_10[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_10[4]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_10[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \memory0|port_out_10[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_10[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT10~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_10 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_10[4] .is_wysiwyg = "true";
defparam \memory0|port_out_10[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneiii_lcell_comb \memory0|port_out_10[5]~feeder (
// Equation(s):
// \memory0|port_out_10[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_10[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_10[5]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_10[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \memory0|port_out_10[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_10[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT10~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_10 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_10[5] .is_wysiwyg = "true";
defparam \memory0|port_out_10[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneiii_lcell_comb \memory0|port_out_10[6]~feeder (
// Equation(s):
// \memory0|port_out_10[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_10[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_10[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_10[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N13
dffeas \memory0|port_out_10[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_10[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT10~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_10 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_10[6] .is_wysiwyg = "true";
defparam \memory0|port_out_10[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneiii_lcell_comb \memory0|port_out_10[7]~feeder (
// Equation(s):
// \memory0|port_out_10[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_10[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_10[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_10[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \memory0|port_out_10[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_10[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT10~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_10 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_10[7] .is_wysiwyg = "true";
defparam \memory0|port_out_10[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneiii_lcell_comb \memory0|port_out_11[0]~feeder (
// Equation(s):
// \memory0|port_out_11[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_11[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_11[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_11[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneiii_lcell_comb \memory0|PORT11~1 (
// Equation(s):
// \memory0|PORT11~1_combout  = (\cpu0|datapath0|MAR_out [1] & (\cpu0|datapath0|MAR_out [0] & (\memory0|PORT11~0_combout  & \memory0|PORT0~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [1]),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\memory0|PORT11~0_combout ),
	.datad(\memory0|PORT0~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT11~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT11~1 .lut_mask = 16'h8000;
defparam \memory0|PORT11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N13
dffeas \memory0|port_out_11[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_11[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_11 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_11[0] .is_wysiwyg = "true";
defparam \memory0|port_out_11[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneiii_lcell_comb \memory0|port_out_11[1]~feeder (
// Equation(s):
// \memory0|port_out_11[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_11[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_11[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_11[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N11
dffeas \memory0|port_out_11[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_11[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_11 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_11[1] .is_wysiwyg = "true";
defparam \memory0|port_out_11[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneiii_lcell_comb \memory0|port_out_11[2]~feeder (
// Equation(s):
// \memory0|port_out_11[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_11[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_11[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_11[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N5
dffeas \memory0|port_out_11[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_11[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_11 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_11[2] .is_wysiwyg = "true";
defparam \memory0|port_out_11[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneiii_lcell_comb \memory0|port_out_11[3]~feeder (
// Equation(s):
// \memory0|port_out_11[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_11[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_11[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_11[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \memory0|port_out_11[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_11[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_11 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_11[3] .is_wysiwyg = "true";
defparam \memory0|port_out_11[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneiii_lcell_comb \memory0|port_out_11[4]~feeder (
// Equation(s):
// \memory0|port_out_11[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_11[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_11[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_11[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \memory0|port_out_11[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_11[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_11 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_11[4] .is_wysiwyg = "true";
defparam \memory0|port_out_11[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneiii_lcell_comb \memory0|port_out_11[5]~feeder (
// Equation(s):
// \memory0|port_out_11[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_11[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_11[5]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_11[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N3
dffeas \memory0|port_out_11[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_11[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_11 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_11[5] .is_wysiwyg = "true";
defparam \memory0|port_out_11[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneiii_lcell_comb \memory0|port_out_11[6]~feeder (
// Equation(s):
// \memory0|port_out_11[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_11[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_11[6]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_11[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N1
dffeas \memory0|port_out_11[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_11[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_11 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_11[6] .is_wysiwyg = "true";
defparam \memory0|port_out_11[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N14
cycloneiii_lcell_comb \memory0|port_out_11[7]~feeder (
// Equation(s):
// \memory0|port_out_11[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_11[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_11[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_11[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N15
dffeas \memory0|port_out_11[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_11[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_11 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_11[7] .is_wysiwyg = "true";
defparam \memory0|port_out_11[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneiii_lcell_comb \memory0|port_out_12[0]~feeder (
// Equation(s):
// \memory0|port_out_12[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_12[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_12[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_12[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
cycloneiii_lcell_comb \memory0|PORT15~0 (
// Equation(s):
// \memory0|PORT15~0_combout  = (\cpu0|datapath0|MAR_out [2] & \cpu0|datapath0|MAR_out [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|MAR_out [2]),
	.datad(\cpu0|datapath0|MAR_out [3]),
	.cin(gnd),
	.combout(\memory0|PORT15~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT15~0 .lut_mask = 16'hF000;
defparam \memory0|PORT15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneiii_lcell_comb \memory0|PORT12~0 (
// Equation(s):
// \memory0|PORT12~0_combout  = (!\cpu0|datapath0|MAR_out [1] & (!\cpu0|datapath0|MAR_out [0] & (\memory0|PORT15~0_combout  & \memory0|PORT0~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [1]),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\memory0|PORT15~0_combout ),
	.datad(\memory0|PORT0~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT12~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT12~0 .lut_mask = 16'h1000;
defparam \memory0|PORT12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N25
dffeas \memory0|port_out_12[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_12[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_12 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_12[0] .is_wysiwyg = "true";
defparam \memory0|port_out_12[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N26
cycloneiii_lcell_comb \memory0|port_out_12[1]~feeder (
// Equation(s):
// \memory0|port_out_12[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_12[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_12[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_12[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N27
dffeas \memory0|port_out_12[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_12[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_12 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_12[1] .is_wysiwyg = "true";
defparam \memory0|port_out_12[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneiii_lcell_comb \memory0|port_out_12[2]~feeder (
// Equation(s):
// \memory0|port_out_12[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_12[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_12[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_12[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N23
dffeas \memory0|port_out_12[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_12[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_12 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_12[2] .is_wysiwyg = "true";
defparam \memory0|port_out_12[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneiii_lcell_comb \memory0|port_out_12[3]~feeder (
// Equation(s):
// \memory0|port_out_12[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_12[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_12[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_12[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \memory0|port_out_12[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_12[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_12 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_12[3] .is_wysiwyg = "true";
defparam \memory0|port_out_12[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneiii_lcell_comb \memory0|port_out_12[4]~feeder (
// Equation(s):
// \memory0|port_out_12[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_12[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_12[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_12[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \memory0|port_out_12[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_12[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_12 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_12[4] .is_wysiwyg = "true";
defparam \memory0|port_out_12[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneiii_lcell_comb \memory0|port_out_12[5]~feeder (
// Equation(s):
// \memory0|port_out_12[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_12[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_12[5]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_12[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N29
dffeas \memory0|port_out_12[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_12[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_12 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_12[5] .is_wysiwyg = "true";
defparam \memory0|port_out_12[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneiii_lcell_comb \memory0|port_out_12[6]~feeder (
// Equation(s):
// \memory0|port_out_12[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_12[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_12[6]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_12[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \memory0|port_out_12[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_12[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_12 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_12[6] .is_wysiwyg = "true";
defparam \memory0|port_out_12[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y22_N12
cycloneiii_lcell_comb \memory0|port_out_12[7]~feeder (
// Equation(s):
// \memory0|port_out_12[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_12[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_12[7]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_12[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y22_N13
dffeas \memory0|port_out_12[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_12[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_12 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_12[7] .is_wysiwyg = "true";
defparam \memory0|port_out_12[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cycloneiii_lcell_comb \memory0|port_out_13[0]~feeder (
// Equation(s):
// \memory0|port_out_13[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_13[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_13[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_13[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cycloneiii_lcell_comb \memory0|PORT13~0 (
// Equation(s):
// \memory0|PORT13~0_combout  = (!\cpu0|datapath0|MAR_out [1] & (\cpu0|datapath0|MAR_out [0] & (\memory0|PORT0~0_combout  & \memory0|PORT15~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [1]),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\memory0|PORT0~0_combout ),
	.datad(\memory0|PORT15~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT13~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT13~0 .lut_mask = 16'h4000;
defparam \memory0|PORT13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N9
dffeas \memory0|port_out_13[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_13[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_13 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_13[0] .is_wysiwyg = "true";
defparam \memory0|port_out_13[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cycloneiii_lcell_comb \memory0|port_out_13[1]~feeder (
// Equation(s):
// \memory0|port_out_13[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_13[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_13[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_13[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \memory0|port_out_13[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_13[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_13 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_13[1] .is_wysiwyg = "true";
defparam \memory0|port_out_13[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N22
cycloneiii_lcell_comb \memory0|port_out_13[2]~feeder (
// Equation(s):
// \memory0|port_out_13[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_13[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_13[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_13[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N23
dffeas \memory0|port_out_13[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_13[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_13 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_13[2] .is_wysiwyg = "true";
defparam \memory0|port_out_13[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N4
cycloneiii_lcell_comb \memory0|port_out_13[3]~feeder (
// Equation(s):
// \memory0|port_out_13[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_13[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_13[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_13[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N5
dffeas \memory0|port_out_13[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_13[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_13 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_13[3] .is_wysiwyg = "true";
defparam \memory0|port_out_13[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N18
cycloneiii_lcell_comb \memory0|port_out_13[4]~feeder (
// Equation(s):
// \memory0|port_out_13[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_13[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_13[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_13[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N19
dffeas \memory0|port_out_13[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_13[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_13 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_13[4] .is_wysiwyg = "true";
defparam \memory0|port_out_13[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cycloneiii_lcell_comb \memory0|port_out_13[5]~feeder (
// Equation(s):
// \memory0|port_out_13[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_13[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_13[5]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_13[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N25
dffeas \memory0|port_out_13[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_13[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_13 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_13[5] .is_wysiwyg = "true";
defparam \memory0|port_out_13[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N18
cycloneiii_lcell_comb \memory0|port_out_13[6]~feeder (
// Equation(s):
// \memory0|port_out_13[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_13[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_13[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_13[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N19
dffeas \memory0|port_out_13[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_13[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_13 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_13[6] .is_wysiwyg = "true";
defparam \memory0|port_out_13[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cycloneiii_lcell_comb \memory0|port_out_13[7]~feeder (
// Equation(s):
// \memory0|port_out_13[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_13[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_13[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_13[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N31
dffeas \memory0|port_out_13[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_13[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_13 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_13[7] .is_wysiwyg = "true";
defparam \memory0|port_out_13[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N16
cycloneiii_lcell_comb \memory0|port_out_14[0]~feeder (
// Equation(s):
// \memory0|port_out_14[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_14[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_14[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_14[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N2
cycloneiii_lcell_comb \memory0|PORT14~4 (
// Equation(s):
// \memory0|PORT14~4_combout  = (\cpu0|datapath0|MAR_out [1] & (!\cpu0|datapath0|MAR_out [0] & (\memory0|PORT0~0_combout  & \memory0|PORT15~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [1]),
	.datab(\cpu0|datapath0|MAR_out [0]),
	.datac(\memory0|PORT0~0_combout ),
	.datad(\memory0|PORT15~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT14~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT14~4 .lut_mask = 16'h2000;
defparam \memory0|PORT14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N17
dffeas \memory0|port_out_14[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_14[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT14~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_14 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_14[0] .is_wysiwyg = "true";
defparam \memory0|port_out_14[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cycloneiii_lcell_comb \memory0|port_out_14[1]~feeder (
// Equation(s):
// \memory0|port_out_14[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_14[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_14[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_14[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N7
dffeas \memory0|port_out_14[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_14[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT14~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_14 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_14[1] .is_wysiwyg = "true";
defparam \memory0|port_out_14[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N0
cycloneiii_lcell_comb \memory0|port_out_14[2]~feeder (
// Equation(s):
// \memory0|port_out_14[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_14[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_14[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_14[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N1
dffeas \memory0|port_out_14[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_14[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT14~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_14 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_14[2] .is_wysiwyg = "true";
defparam \memory0|port_out_14[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N26
cycloneiii_lcell_comb \memory0|port_out_14[3]~feeder (
// Equation(s):
// \memory0|port_out_14[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_14[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_14[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_14[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N27
dffeas \memory0|port_out_14[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_14[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT14~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_14 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_14[3] .is_wysiwyg = "true";
defparam \memory0|port_out_14[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N28
cycloneiii_lcell_comb \memory0|port_out_14[4]~feeder (
// Equation(s):
// \memory0|port_out_14[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux3~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_14[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_14[4]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_14[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \memory0|port_out_14[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_14[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT14~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_14 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_14[4] .is_wysiwyg = "true";
defparam \memory0|port_out_14[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cycloneiii_lcell_comb \memory0|port_out_14[5]~feeder (
// Equation(s):
// \memory0|port_out_14[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_14[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_14[5]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_14[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N15
dffeas \memory0|port_out_14[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_14[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT14~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_14 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_14[5] .is_wysiwyg = "true";
defparam \memory0|port_out_14[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N20
cycloneiii_lcell_comb \memory0|port_out_14[6]~feeder (
// Equation(s):
// \memory0|port_out_14[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_14[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_14[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_14[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N21
dffeas \memory0|port_out_14[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_14[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT14~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_14 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_14[6] .is_wysiwyg = "true";
defparam \memory0|port_out_14[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cycloneiii_lcell_comb \memory0|port_out_14[7]~feeder (
// Equation(s):
// \memory0|port_out_14[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_14[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_14[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_14[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N11
dffeas \memory0|port_out_14[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_14[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT14~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_14 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_14[7] .is_wysiwyg = "true";
defparam \memory0|port_out_14[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cycloneiii_lcell_comb \memory0|port_out_15[0]~feeder (
// Equation(s):
// \memory0|port_out_15[0]~feeder_combout  = \cpu0|datapath0|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux7~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_15[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_15[0]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_15[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cycloneiii_lcell_comb \memory0|PORT15~1 (
// Equation(s):
// \memory0|PORT15~1_combout  = (\cpu0|datapath0|MAR_out [0] & (\cpu0|datapath0|MAR_out [1] & (\memory0|PORT0~0_combout  & \memory0|PORT15~0_combout )))

	.dataa(\cpu0|datapath0|MAR_out [0]),
	.datab(\cpu0|datapath0|MAR_out [1]),
	.datac(\memory0|PORT0~0_combout ),
	.datad(\memory0|PORT15~0_combout ),
	.cin(gnd),
	.combout(\memory0|PORT15~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|PORT15~1 .lut_mask = 16'h8000;
defparam \memory0|PORT15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \memory0|port_out_15[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_15[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_15 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_15[0] .is_wysiwyg = "true";
defparam \memory0|port_out_15[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N2
cycloneiii_lcell_comb \memory0|port_out_15[1]~feeder (
// Equation(s):
// \memory0|port_out_15[1]~feeder_combout  = \cpu0|datapath0|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_15[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_15[1]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_15[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N3
dffeas \memory0|port_out_15[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_15[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_15 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_15[1] .is_wysiwyg = "true";
defparam \memory0|port_out_15[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N20
cycloneiii_lcell_comb \memory0|port_out_15[2]~feeder (
// Equation(s):
// \memory0|port_out_15[2]~feeder_combout  = \cpu0|datapath0|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_15[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_15[2]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_15[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N21
dffeas \memory0|port_out_15[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_15[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_15 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_15[2] .is_wysiwyg = "true";
defparam \memory0|port_out_15[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N10
cycloneiii_lcell_comb \memory0|port_out_15[3]~feeder (
// Equation(s):
// \memory0|port_out_15[3]~feeder_combout  = \cpu0|datapath0|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_15[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_15[3]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_15[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N11
dffeas \memory0|port_out_15[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_15[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_15 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_15[3] .is_wysiwyg = "true";
defparam \memory0|port_out_15[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N8
cycloneiii_lcell_comb \memory0|port_out_15[4]~feeder (
// Equation(s):
// \memory0|port_out_15[4]~feeder_combout  = \cpu0|datapath0|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_15[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_15[4]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_15[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N9
dffeas \memory0|port_out_15[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_15[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_15 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_15[4] .is_wysiwyg = "true";
defparam \memory0|port_out_15[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cycloneiii_lcell_comb \memory0|port_out_15[5]~feeder (
// Equation(s):
// \memory0|port_out_15[5]~feeder_combout  = \cpu0|datapath0|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu0|datapath0|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory0|port_out_15[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_15[5]~feeder .lut_mask = 16'hF0F0;
defparam \memory0|port_out_15[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N27
dffeas \memory0|port_out_15[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_15[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_15 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_15[5] .is_wysiwyg = "true";
defparam \memory0|port_out_15[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N4
cycloneiii_lcell_comb \memory0|port_out_15[6]~feeder (
// Equation(s):
// \memory0|port_out_15[6]~feeder_combout  = \cpu0|datapath0|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_15[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_15[6]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_15[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N5
dffeas \memory0|port_out_15[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_15[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_15 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_15[6] .is_wysiwyg = "true";
defparam \memory0|port_out_15[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N6
cycloneiii_lcell_comb \memory0|port_out_15[7]~feeder (
// Equation(s):
// \memory0|port_out_15[7]~feeder_combout  = \cpu0|datapath0|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu0|datapath0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\memory0|port_out_15[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory0|port_out_15[7]~feeder .lut_mask = 16'hFF00;
defparam \memory0|port_out_15[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N7
dffeas \memory0|port_out_15[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory0|port_out_15[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory0|PORT15~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory0|port_out_15 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory0|port_out_15[7] .is_wysiwyg = "true";
defparam \memory0|port_out_15[7] .power_up = "low";
// synopsys translate_on

assign port_out_00[0] = \port_out_00[0]~output_o ;

assign port_out_00[1] = \port_out_00[1]~output_o ;

assign port_out_00[2] = \port_out_00[2]~output_o ;

assign port_out_00[3] = \port_out_00[3]~output_o ;

assign port_out_00[4] = \port_out_00[4]~output_o ;

assign port_out_00[5] = \port_out_00[5]~output_o ;

assign port_out_00[6] = \port_out_00[6]~output_o ;

assign port_out_00[7] = \port_out_00[7]~output_o ;

assign port_out_01[0] = \port_out_01[0]~output_o ;

assign port_out_01[1] = \port_out_01[1]~output_o ;

assign port_out_01[2] = \port_out_01[2]~output_o ;

assign port_out_01[3] = \port_out_01[3]~output_o ;

assign port_out_01[4] = \port_out_01[4]~output_o ;

assign port_out_01[5] = \port_out_01[5]~output_o ;

assign port_out_01[6] = \port_out_01[6]~output_o ;

assign port_out_01[7] = \port_out_01[7]~output_o ;

assign port_out_02[0] = \port_out_02[0]~output_o ;

assign port_out_02[1] = \port_out_02[1]~output_o ;

assign port_out_02[2] = \port_out_02[2]~output_o ;

assign port_out_02[3] = \port_out_02[3]~output_o ;

assign port_out_02[4] = \port_out_02[4]~output_o ;

assign port_out_02[5] = \port_out_02[5]~output_o ;

assign port_out_02[6] = \port_out_02[6]~output_o ;

assign port_out_02[7] = \port_out_02[7]~output_o ;

assign port_out_03[0] = \port_out_03[0]~output_o ;

assign port_out_03[1] = \port_out_03[1]~output_o ;

assign port_out_03[2] = \port_out_03[2]~output_o ;

assign port_out_03[3] = \port_out_03[3]~output_o ;

assign port_out_03[4] = \port_out_03[4]~output_o ;

assign port_out_03[5] = \port_out_03[5]~output_o ;

assign port_out_03[6] = \port_out_03[6]~output_o ;

assign port_out_03[7] = \port_out_03[7]~output_o ;

assign port_out_04[0] = \port_out_04[0]~output_o ;

assign port_out_04[1] = \port_out_04[1]~output_o ;

assign port_out_04[2] = \port_out_04[2]~output_o ;

assign port_out_04[3] = \port_out_04[3]~output_o ;

assign port_out_04[4] = \port_out_04[4]~output_o ;

assign port_out_04[5] = \port_out_04[5]~output_o ;

assign port_out_04[6] = \port_out_04[6]~output_o ;

assign port_out_04[7] = \port_out_04[7]~output_o ;

assign port_out_05[0] = \port_out_05[0]~output_o ;

assign port_out_05[1] = \port_out_05[1]~output_o ;

assign port_out_05[2] = \port_out_05[2]~output_o ;

assign port_out_05[3] = \port_out_05[3]~output_o ;

assign port_out_05[4] = \port_out_05[4]~output_o ;

assign port_out_05[5] = \port_out_05[5]~output_o ;

assign port_out_05[6] = \port_out_05[6]~output_o ;

assign port_out_05[7] = \port_out_05[7]~output_o ;

assign port_out_06[0] = \port_out_06[0]~output_o ;

assign port_out_06[1] = \port_out_06[1]~output_o ;

assign port_out_06[2] = \port_out_06[2]~output_o ;

assign port_out_06[3] = \port_out_06[3]~output_o ;

assign port_out_06[4] = \port_out_06[4]~output_o ;

assign port_out_06[5] = \port_out_06[5]~output_o ;

assign port_out_06[6] = \port_out_06[6]~output_o ;

assign port_out_06[7] = \port_out_06[7]~output_o ;

assign port_out_07[0] = \port_out_07[0]~output_o ;

assign port_out_07[1] = \port_out_07[1]~output_o ;

assign port_out_07[2] = \port_out_07[2]~output_o ;

assign port_out_07[3] = \port_out_07[3]~output_o ;

assign port_out_07[4] = \port_out_07[4]~output_o ;

assign port_out_07[5] = \port_out_07[5]~output_o ;

assign port_out_07[6] = \port_out_07[6]~output_o ;

assign port_out_07[7] = \port_out_07[7]~output_o ;

assign port_out_08[0] = \port_out_08[0]~output_o ;

assign port_out_08[1] = \port_out_08[1]~output_o ;

assign port_out_08[2] = \port_out_08[2]~output_o ;

assign port_out_08[3] = \port_out_08[3]~output_o ;

assign port_out_08[4] = \port_out_08[4]~output_o ;

assign port_out_08[5] = \port_out_08[5]~output_o ;

assign port_out_08[6] = \port_out_08[6]~output_o ;

assign port_out_08[7] = \port_out_08[7]~output_o ;

assign port_out_09[0] = \port_out_09[0]~output_o ;

assign port_out_09[1] = \port_out_09[1]~output_o ;

assign port_out_09[2] = \port_out_09[2]~output_o ;

assign port_out_09[3] = \port_out_09[3]~output_o ;

assign port_out_09[4] = \port_out_09[4]~output_o ;

assign port_out_09[5] = \port_out_09[5]~output_o ;

assign port_out_09[6] = \port_out_09[6]~output_o ;

assign port_out_09[7] = \port_out_09[7]~output_o ;

assign port_out_10[0] = \port_out_10[0]~output_o ;

assign port_out_10[1] = \port_out_10[1]~output_o ;

assign port_out_10[2] = \port_out_10[2]~output_o ;

assign port_out_10[3] = \port_out_10[3]~output_o ;

assign port_out_10[4] = \port_out_10[4]~output_o ;

assign port_out_10[5] = \port_out_10[5]~output_o ;

assign port_out_10[6] = \port_out_10[6]~output_o ;

assign port_out_10[7] = \port_out_10[7]~output_o ;

assign port_out_11[0] = \port_out_11[0]~output_o ;

assign port_out_11[1] = \port_out_11[1]~output_o ;

assign port_out_11[2] = \port_out_11[2]~output_o ;

assign port_out_11[3] = \port_out_11[3]~output_o ;

assign port_out_11[4] = \port_out_11[4]~output_o ;

assign port_out_11[5] = \port_out_11[5]~output_o ;

assign port_out_11[6] = \port_out_11[6]~output_o ;

assign port_out_11[7] = \port_out_11[7]~output_o ;

assign port_out_12[0] = \port_out_12[0]~output_o ;

assign port_out_12[1] = \port_out_12[1]~output_o ;

assign port_out_12[2] = \port_out_12[2]~output_o ;

assign port_out_12[3] = \port_out_12[3]~output_o ;

assign port_out_12[4] = \port_out_12[4]~output_o ;

assign port_out_12[5] = \port_out_12[5]~output_o ;

assign port_out_12[6] = \port_out_12[6]~output_o ;

assign port_out_12[7] = \port_out_12[7]~output_o ;

assign port_out_13[0] = \port_out_13[0]~output_o ;

assign port_out_13[1] = \port_out_13[1]~output_o ;

assign port_out_13[2] = \port_out_13[2]~output_o ;

assign port_out_13[3] = \port_out_13[3]~output_o ;

assign port_out_13[4] = \port_out_13[4]~output_o ;

assign port_out_13[5] = \port_out_13[5]~output_o ;

assign port_out_13[6] = \port_out_13[6]~output_o ;

assign port_out_13[7] = \port_out_13[7]~output_o ;

assign port_out_14[0] = \port_out_14[0]~output_o ;

assign port_out_14[1] = \port_out_14[1]~output_o ;

assign port_out_14[2] = \port_out_14[2]~output_o ;

assign port_out_14[3] = \port_out_14[3]~output_o ;

assign port_out_14[4] = \port_out_14[4]~output_o ;

assign port_out_14[5] = \port_out_14[5]~output_o ;

assign port_out_14[6] = \port_out_14[6]~output_o ;

assign port_out_14[7] = \port_out_14[7]~output_o ;

assign port_out_15[0] = \port_out_15[0]~output_o ;

assign port_out_15[1] = \port_out_15[1]~output_o ;

assign port_out_15[2] = \port_out_15[2]~output_o ;

assign port_out_15[3] = \port_out_15[3]~output_o ;

assign port_out_15[4] = \port_out_15[4]~output_o ;

assign port_out_15[5] = \port_out_15[5]~output_o ;

assign port_out_15[6] = \port_out_15[6]~output_o ;

assign port_out_15[7] = \port_out_15[7]~output_o ;

endmodule
