Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Aug 11 16:32:09 2021
| Host         : RHIT-R90XZ2Q6 running 64-bit major release  (build 9200)
| Command      : report_drc -file UartTyperwriter2021summer_drc_routed.rpt -pb UartTyperwriter2021summer_drc_routed.pb
| Design       : UartTyperwriter2021summer
| Device       : xc7z010clg400-1
| Speed File   : -1
-----------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1

2. REPORT DETAILS
-----------------
ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


