module wideexpr_00555(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s1;
  assign y1 = (2'sb10)<<((s2)|(-((-({3{s1}}))<<((s4)>>>((ctrl[2]?s3:4'sb0001))))));
  assign y2 = (ctrl[3]?6'sb001010:+(((ctrl[7]?4'sb1000:+(s2)))|(((ctrl[7]?3'sb101:5'sb00010))>>((5'sb01010)&(s0)))));
  assign y3 = (+(-((ctrl[5]?((6'sb101100)<=({u3,u5,s6}))==((s7)>(3'sb001)):$signed((ctrl[4]?(2'b10)|(s5):(s0)!=(s1)))))))!=((+({s3,$unsigned(((u4)+(6'sb010101))&((3'b111)-(s3))),+(({1{s7}})^((u1)+(4'sb0111)))}))>>((((s2)<<(s0))<<((((s7)>(s5))<((s6)>>>(s5)))|({1{(ctrl[5]?s4:6'sb001001)}})))-(s1)));
  assign y4 = s3;
  assign y5 = s5;
  assign y6 = ($signed({2{((6'sb100010)<<<(s4))<<<(1'sb1)}}))^~((s6)|((-($signed($signed((s6)+((ctrl[4]?6'sb100001:3'sb010))))))>>>({4{+($signed(($unsigned(s6))<=($signed(2'sb00))))}})));
  assign y7 = 6'sb001100;
endmodule
