[submodule "libs/EXTERNAL/Surelog"]
	path = libs/EXTERNAL/Surelog
	url = https://github.com/chipsalliance/Surelog.git
[submodule "libs/EXTERNAL/yosys-f4pga-plugins"]
	path = libs/EXTERNAL/yosys-f4pga-plugins
	url = https://github.com/chipsalliance/yosys-f4pga-plugins.git
[submodule "vtr_flow/benchmarks/f4pga-examples"]
	path = vtr_flow/benchmarks/f4pga-examples
	url = https://github.com/chipsalliance/f4pga-examples.git
