#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
<<<<<<< HEAD
# Start of session at: Mon Nov 21 21:41:50 2016
# Process ID: 22250
# Current directory: /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1
=======
# Start of session at: Mon Nov 21 16:05:55 2016
# Process ID: 31064
# Current directory: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1
>>>>>>> origin/master
# Command line: vivado -log Oscilloscope_v1.vds -mode batch -messageDb vivado.pb -notrace -source Oscilloscope_v1.tcl
# Log file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/Oscilloscope_v1.vds
# Journal file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Oscilloscope_v1.tcl -notrace
Command: synth_design -top Oscilloscope_v1 -part xc7a100tcsg324-3 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
<<<<<<< HEAD
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22254 
WARNING: [Synth 8-992] isTriggered is already implicitly declared earlier [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:178]
WARNING: [Synth 8-992] drawStarting is already implicitly declared earlier [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:224]
WARNING: [Synth 8-992] curveAddressOut is already implicitly declared earlier [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:225]
WARNING: [Synth 8-992] curveAddressOut2 is already implicitly declared earlier [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:257]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1068.508 ; gain = 173.324 ; free physical = 2522 ; free virtual = 13870
=======
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/xadc_wiz_0/xadc_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/CharactersROM/CharactersROM.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31082 
WARNING: [Synth 8-992] isTriggered is already implicitly declared earlier [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:185]
WARNING: [Synth 8-992] drawStarting is already implicitly declared earlier [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:219]
WARNING: [Synth 8-992] curveAddressOut is already implicitly declared earlier [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:220]
WARNING: [Synth 8-992] curveAddressOut2 is already implicitly declared earlier [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:251]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1067.512 ; gain = 172.324 ; free physical = 1726 ; free virtual = 11004
>>>>>>> origin/master
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Oscilloscope_v1' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:24]
	Parameter DISPLAY_X_BITS bound to: 11 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 11 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter RGB_BITS bound to: 12 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ScopeSettings' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:23]
=======
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_4 bound to: 1088 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_4 bound to: 496 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_3 bound to: 1108 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_3 bound to: 496 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_2 bound to: 1128 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_2 bound to: 496 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_1 bound to: 1148 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_1 bound to: 496 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_0 bound to: 1168 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_0 bound to: 496 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_4 bound to: 700 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_4 bound to: 980 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_3 bound to: 720 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_3 bound to: 980 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_2 bound to: 740 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_2 bound to: 980 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_1 bound to: 760 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_1 bound to: 980 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_0 bound to: 780 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_0 bound to: 980 - type: integer 
	Parameter SELECT_CHARACTER_BITS bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ScopeSettings' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:23]
>>>>>>> origin/master
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter SAMPLE_PERIOD_BITS bound to: 6 - type: integer 
	Parameter SCALE_FACTOR_SIZE bound to: 10 - type: integer 
	Parameter TRIGGER_THRESHOLD_ADJUST bound to: 96 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:45]
INFO: [Synth 8-256] done synthesizing module 'ScopeSettings' (2#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:23]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:79]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/Downloads/debounce.v:4]
	Parameter DELAY bound to: 270000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/Downloads/debounce.v:4]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:80]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:81]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:82]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:84]
INFO: [Synth 8-638] synthesizing module 'ButtonSinglePulse' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ButtonSinglePulse.v:8]
INFO: [Synth 8-256] done synthesizing module 'ButtonSinglePulse' (4#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ButtonSinglePulse.v:8]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:85]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:86]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:87]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (5#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'xadc_wiz_0' requires 20 connections, but only 16 given [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:97]
INFO: [Synth 8-638] synthesizing module 'ADCController' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:25]
	Parameter IO_BITS bound to: 12 - type: integer 
	Parameter INPUT_OFFSET bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADCController' (6#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:25]
INFO: [Synth 8-638] synthesizing module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/tmp/EdgeTypeDetector.v:6]
	Parameter DATA_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EdgeTypeDetector' (7#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/tmp/EdgeTypeDetector.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'estimatedSlope' does not match port width (12) of module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:147]
INFO: [Synth 8-638] synthesizing module 'BufferSelector' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/BufferSelector.v:9]
INFO: [Synth 8-256] done synthesizing module 'BufferSelector' (8#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/BufferSelector.v:9]
INFO: [Synth 8-638] synthesizing module 'buffer' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:31]
	Parameter LOG_SAMPLES bound to: 12 - type: integer 
	Parameter SAMPLE_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'buffer' (10#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:31]
WARNING: [Synth 8-689] width (14) of port connection 'dataIn' does not match port width (12) of module 'buffer' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:167]
INFO: [Synth 8-638] synthesizing module 'TriggerRisingEdgeSteady2' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:83]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter TRIGGER_HOLDOFF bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net previousData in module/entity TriggerRisingEdgeSteady2 does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:94]
INFO: [Synth 8-256] done synthesizing module 'TriggerRisingEdgeSteady2' (11#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:83]
INFO: [Synth 8-638] synthesizing module 'MeasureSignal' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/MeasureSignal.v:5]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter MAX_MIN_RESET_DATA_CYCLES bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MeasureSignal' (12#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/MeasureSignal.v:5]
INFO: [Synth 8-638] synthesizing module 'xvga1280_1024' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/xvga.v:56]
INFO: [Synth 8-256] done synthesizing module 'xvga1280_1024' (13#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/xvga.v:56]
INFO: [Synth 8-638] synthesizing module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Grid.v:24]
=======
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:35]
INFO: [Synth 8-256] done synthesizing module 'ScopeSettings' (2#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:23]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:91]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/Downloads/debounce.v:4]
	Parameter DELAY bound to: 270000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/Downloads/debounce.v:4]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:92]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:93]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:95]
INFO: [Synth 8-638] synthesizing module 'ButtonSinglePulse' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ButtonSinglePulse.v:8]
INFO: [Synth 8-256] done synthesizing module 'ButtonSinglePulse' (4#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ButtonSinglePulse.v:8]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:96]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:97]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (5#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'XLXI_7' of module 'xadc_wiz_0' requires 21 connections, but only 17 given [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:109]
INFO: [Synth 8-638] synthesizing module 'ADCController' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:25]
	Parameter IO_BITS bound to: 12 - type: integer 
	Parameter INPUT_OFFSET bound to: 2048 - type: integer 
WARNING: [Synth 8-3848] Net requestConversion in module/entity ADCController does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:35]
INFO: [Synth 8-256] done synthesizing module 'ADCController' (6#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:25]
WARNING: [Synth 8-350] instance 'adcc' of module 'ADCController' requires 9 connections, but only 8 given [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:130]
INFO: [Synth 8-638] synthesizing module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/tmp/EdgeTypeDetector.v:6]
	Parameter DATA_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EdgeTypeDetector' (7#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/tmp/EdgeTypeDetector.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'estimatedSlope' does not match port width (12) of module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:154]
INFO: [Synth 8-638] synthesizing module 'BufferSelector' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/BufferSelector.v:9]
INFO: [Synth 8-256] done synthesizing module 'BufferSelector' (8#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/BufferSelector.v:9]
INFO: [Synth 8-638] synthesizing module 'buffer' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:31]
	Parameter LOG_SAMPLES bound to: 12 - type: integer 
	Parameter SAMPLE_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'buffer' (10#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:31]
WARNING: [Synth 8-689] width (14) of port connection 'dataIn' does not match port width (12) of module 'buffer' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:174]
INFO: [Synth 8-638] synthesizing module 'TriggerRisingEdgeSteady' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:42]
	Parameter DATA_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriggerRisingEdgeSteady' (11#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:42]
INFO: [Synth 8-638] synthesizing module 'xvga1280_1024' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/xvga.v:56]
INFO: [Synth 8-256] done synthesizing module 'xvga1280_1024' (12#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/xvga.v:56]
INFO: [Synth 8-638] synthesizing module 'Grid' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Grid.v:24]
>>>>>>> origin/master
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter GRID_COLOR bound to: 12'b110011001100 
	Parameter COLOR_PIXELS bound to: 100 - type: integer 
	Parameter ADDITIONAL_LINE_PIXELS bound to: 0 - type: integer 
	Parameter ADDITIONAL_ZERO_LINE_PIXELS bound to: 1 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-256] done synthesizing module 'Grid' (14#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Grid.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:220]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:220]
WARNING: [Synth 8-689] width (11) of port connection 'gridDisplayX' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:221]
WARNING: [Synth 8-689] width (11) of port connection 'gridDisplayY' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:221]
WARNING: [Synth 8-689] width (12) of port connection 'pixel' does not match port width (100) of module 'Grid' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:222]
INFO: [Synth 8-638] synthesizing module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
=======
INFO: [Synth 8-256] done synthesizing module 'Grid' (13#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Grid.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:215]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:215]
WARNING: [Synth 8-689] width (11) of port connection 'gridDisplayX' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:216]
WARNING: [Synth 8-689] width (11) of port connection 'gridDisplayY' does not match port width (12) of module 'Grid' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:216]
WARNING: [Synth 8-689] width (12) of port connection 'pixel' does not match port width (100) of module 'Grid' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:217]
INFO: [Synth 8-638] synthesizing module 'Curve' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
>>>>>>> origin/master
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter SCALE_FACTOR_BITS bound to: 10 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b111111110000 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter REAL_DISPLAY_WIDTH bound to: 1688 - type: integer 
	Parameter REAL_DISPLAY_HEIGHT bound to: 1066 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_WAVE_PIXELS bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-256] done synthesizing module 'Curve' (15#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:241]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:242]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayX' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:250]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayY' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:251]
INFO: [Synth 8-638] synthesizing module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
=======
INFO: [Synth 8-256] done synthesizing module 'Curve' (14#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:235]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:236]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayX' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:244]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayY' does not match port width (12) of module 'Curve' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:245]
INFO: [Synth 8-638] synthesizing module 'Curve__parameterized0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
>>>>>>> origin/master
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter SCALE_FACTOR_BITS bound to: 10 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b000011111111 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter REAL_DISPLAY_WIDTH bound to: 1688 - type: integer 
	Parameter REAL_DISPLAY_HEIGHT bound to: 1066 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_WAVE_PIXELS bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-256] done synthesizing module 'Curve__parameterized0' (15#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:272]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:273]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayX' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:281]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayY' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:282]
INFO: [Synth 8-638] synthesizing module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/TriggerLevelSprite.v:4]
=======
INFO: [Synth 8-256] done synthesizing module 'Curve__parameterized0' (14#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:267]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayX' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:275]
WARNING: [Synth 8-689] width (11) of port connection 'curveDisplayY' does not match port width (12) of module 'Curve__parameterized0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:276]
INFO: [Synth 8-638] synthesizing module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/TriggerLevelSprite.v:4]
>>>>>>> origin/master
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b111100000000 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_LINE_PIXELS bound to: 1 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-256] done synthesizing module 'HorizontalLineSprite' (16#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/TriggerLevelSprite.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'level' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:292]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:293]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:294]
WARNING: [Synth 8-3848] Net an in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:36]
WARNING: [Synth 8-3848] Net dp in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:37]
WARNING: [Synth 8-3848] Net seg in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:38]
INFO: [Synth 8-256] done synthesizing module 'Oscilloscope_v1' (17#1) [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:24]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[11]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[10]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[9]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[8]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[7]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[6]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[5]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[4]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[3]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[2]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[1]
WARNING: [Synth 8-3331] design HorizontalLineSprite has unconnected port displayX[0]
=======
INFO: [Synth 8-256] done synthesizing module 'HorizontalLineSprite' (15#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/TriggerLevelSprite.v:4]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:289]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:290]
WARNING: [Synth 8-689] width (11) of port connection 'spriteDisplayX' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:296]
WARNING: [Synth 8-689] width (11) of port connection 'spriteDisplayY' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:297]
INFO: [Synth 8-638] synthesizing module 'Text' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:23]
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 18 - type: integer 
	Parameter CHARACTER_WIDTH_BITS bound to: 5 - type: integer 
	Parameter CHARACTER_HEIGHT bound to: 32 - type: integer 
	Parameter CHARACTER_HEIGHT_BITS bound to: 5 - type: integer 
	Parameter SELECT_CHARACTER_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDRESS_BITS bound to: 17 - type: integer 
	Parameter CHARACTER_COLOR bound to: 12'b000011110000 
	Parameter COLOR_BITS bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CharactersROM' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/realtime/CharactersROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CharactersROM' (16#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/realtime/CharactersROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Text' (17#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'displayX' does not match port width (12) of module 'Text' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:338]
WARNING: [Synth 8-689] width (11) of port connection 'displayY' does not match port width (12) of module 'Text' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:338]
WARNING: [Synth 8-689] width (11) of port connection 'displayXOut' does not match port width (12) of module 'Text' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:340]
WARNING: [Synth 8-689] width (11) of port connection 'displayYOut' does not match port width (12) of module 'Text' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:340]
WARNING: [Synth 8-689] width (1) of port connection 'addressA' does not match port width (17) of module 'Text' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:341]
WARNING: [Synth 8-3848] Net an in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:57]
WARNING: [Synth 8-3848] Net dp in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:58]
WARNING: [Synth 8-3848] Net seg in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:59]
INFO: [Synth 8-256] done synthesizing module 'Oscilloscope_v1' (18#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:24]
WARNING: [Synth 8-3331] design ADCController has unconnected port requestConversion
>>>>>>> origin/master
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[7]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[6]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[5]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[4]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[3]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[15]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[14]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[13]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[12]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[11]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[10]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[7]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[6]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[5]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[4]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[3]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[1]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[0]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port dp
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[6]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[5]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[4]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[3]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[1]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[0]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port SW[5]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port SW[4]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port SW[3]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port SW[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port SW[1]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port SW[0]
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.766 ; gain = 203.582 ; free physical = 2490 ; free virtual = 13840
=======
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.770 ; gain = 205.582 ; free physical = 1690 ; free virtual = 10969
>>>>>>> origin/master
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.766 ; gain = 203.582 ; free physical = 2490 ; free virtual = 13840
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'Buffer/bram0'. 4 instances of this cell are unresolved black boxes. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:54]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'ClockDivider' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:50]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xadc_wiz_0' instantiated as 'XLXI_7' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:97]
=======
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.770 ; gain = 205.582 ; free physical = 1690 ; free virtual = 10969
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/xadc_wiz_0/xadc_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/CharactersROM/CharactersROM.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'CharactersROM' instantiated as 'myText/characterBRAM' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:278]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'Buffer/bram0'. 4 instances of this cell are unresolved black boxes. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:54]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'ClockDivider' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:71]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'xadc_wiz_0' instantiated as 'XLXI_7' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:109]
>>>>>>> origin/master
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< HEAD
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp_2/clk_wiz_0_in_context.xdc] for cell 'ClockDivider'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp_2/clk_wiz_0_in_context.xdc] for cell 'ClockDivider'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp_3/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp_3/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'vauxn3'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'vauxp3'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'vauxn10'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'vauxp10'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'vauxn2'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'vauxp2'. [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:149]
Finished Parsing XDC File [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Oscilloscope_v1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Oscilloscope_v1_propImpl.xdc].
=======
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp_2/clk_wiz_0_in_context.xdc] for cell 'ClockDivider'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp_2/clk_wiz_0_in_context.xdc] for cell 'ClockDivider'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp_3/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp_3/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp_4/CharactersROM_in_context.xdc] for cell 'myText/characterBRAM'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp_4/CharactersROM_in_context.xdc] for cell 'myText/characterBRAM'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'vauxn3'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'vauxp3'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'vauxn10'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'vauxp10'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'vauxn2'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'vauxp2'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:149]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Oscilloscope_v1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Oscilloscope_v1_propImpl.xdc].
>>>>>>> origin/master
Resolution: To avoid this warning, move constraints listed in [.Xil/Oscilloscope_v1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

<<<<<<< HEAD
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1470.457 ; gain = 0.004 ; free physical = 2262 ; free virtual = 13614
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer/bram0' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer/bram1' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2/bram0' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2/bram1' at clock pin 'clka' is different from the actual clock period '9.615', this can result in different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/xadc_wiz_0/xadc_wiz_0.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2261 ; free virtual = 13613
=======
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1471.445 ; gain = 0.004 ; free physical = 1413 ; free virtual = 10692
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer/bram0' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer/bram1' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2/bram0' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2/bram1' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'myText/characterBRAM' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/xadc_wiz_0/xadc_wiz_0.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/CharactersROM/CharactersROM.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1410 ; free virtual = 10689
>>>>>>> origin/master
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2261 ; free virtual = 13613
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1410 ; free virtual = 10689
>>>>>>> origin/master
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
<<<<<<< HEAD
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp_2/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-22250-eecs-digital-03/dcp_2/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2261 ; free virtual = 13613
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:56]
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ram1_din_reg[11:0]' into 'ram0_din_reg[11:0]' [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/d/d/ddr/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:84]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2266 ; free virtual = 13614
=======
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp_2/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-31064-eecs-digital-02/dcp_2/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1410 ; free virtual = 10689
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:46]
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ram1_din_reg[11:0]' into 'ram0_din_reg[11:0]' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:84]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:144]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:140]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:136]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:132]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:128]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:148]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:144]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:140]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:136]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:132]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:128]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:124]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:120]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:116]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1411 ; free virtual = 10690
>>>>>>> origin/master
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   5 Input     32 Bit       Adders := 1     
<<<<<<< HEAD
	   2 Input     13 Bit       Adders := 3     
=======
	   2 Input     32 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 23    
>>>>>>> origin/master
	   2 Input     12 Bit       Adders := 12    
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	              100 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 9     
<<<<<<< HEAD
	               12 Bit    Registers := 40    
=======
	               12 Bit    Registers := 54    
>>>>>>> origin/master
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
<<<<<<< HEAD
	                1 Bit    Registers := 47    
=======
	                1 Bit    Registers := 56    
>>>>>>> origin/master
+---Multipliers : 
	                 4x12  Multipliers := 1     
	                 3x12  Multipliers := 1     
	                 2x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 10    
	  24 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Oscilloscope_v1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ScopeSettings 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Multipliers : 
	                 2x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ButtonSinglePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ADCController 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EdgeTypeDetector 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 9     
	                5 Bit    Registers := 1     
+---Multipliers : 
	                 3x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BufferSelector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module TriggerRisingEdgeSteady2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MeasureSignal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
+---Multipliers : 
	                 4x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xvga1280_1024 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Grid 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  24 Input     12 Bit        Muxes := 1     
Module Curve 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Curve__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HorizontalLineSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module Text 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 20    
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 15    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
<<<<<<< HEAD
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2266 ; free virtual = 13614
=======
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1411 ; free virtual = 10690
>>>>>>> origin/master
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2266 ; free virtual = 13614
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2266 ; free virtual = 13614
=======
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1411 ; free virtual = 10690
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1411 ; free virtual = 10690
>>>>>>> origin/master

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'myed/intermediates_reg[4][0]' (FDE) to 'myed/intermediates_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'myed/intermediates_reg[4][12]' (FDE) to 'myed/intermediates_reg[4][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myed/\intermediates_reg[2][0] )
INFO: [Synth 8-3886] merging instance 'myed/intermediates_reg[2][12]' (FDE) to 'myed/intermediates_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'myed/estimatedSlope_reg[0]' (FDE) to 'myed/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'myed/estimatedSlope_reg[1]' (FDE) to 'myed/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'myed/estimatedSlope_reg[2]' (FDE) to 'myed/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'myed/estimatedSlope_reg[3]' (FDE) to 'myed/estimatedSlope_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myed/\estimatedSlope_reg[4] )
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[0]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[12]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[13]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[14]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[15]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[16]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[17]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[18]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[19]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[20]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[21]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[22]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[23]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[24]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[25]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[26]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[27]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[28]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[29]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[30]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[31]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[32]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[33]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[34]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[35]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[36]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[37]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[38]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[39]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[40]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[41]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[42]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[43]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[44]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[45]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[46]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[47]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[48]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[49]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[50]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[51]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[52]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[53]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[54]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[55]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[56]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[57]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[58]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[59]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[60]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[61]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[62]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[63]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[64]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[65]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[66]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[67]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[68]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[69]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[70]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[71]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[72]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[73]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[74]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[75]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[76]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[77]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[78]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[79]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[80]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[81]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[82]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[83]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[84]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[85]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[86]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[87]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[88]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[89]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[90]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[91]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[92]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[93]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[94]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[95]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[96]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[97]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[98]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[99]' (FDR) to 'myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[1]' (FDR) to 'myGrid/pixel_reg[4]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[2]' (FDS) to 'myGrid/pixel_reg[3]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[3]' (FDS) to 'myGrid/pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'myGrid/pixel_reg[4]' (FDR) to 'myGrid/pixel_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myGrid/\pixel_reg[9] )
<<<<<<< HEAD
=======
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myText/\displayX1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myText/\displayX1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myText/\displayX1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (myText/\displayX1_reg[11] )
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[0]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[1]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[2]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[3]) is unused and will be removed from module ScopeSettings.
WARNING: [Synth 8-3332] Sequential element (triggerThreshold_reg[4]) is unused and will be removed from module ScopeSettings.
>>>>>>> origin/master
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[4][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[2][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[4]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[3]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[2]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[1]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[0]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[2][0]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[4][0]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[12]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[13]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[14]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[15]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[16]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[17]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[18]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[19]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[20]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[21]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[22]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[23]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[24]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[25]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[26]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[27]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[28]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (triggerClock_reg[29]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[11]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[10]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[9]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[8]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[7]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[6]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[5]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[4]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[3]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[2]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[1]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (signalAverage_reg[0]) is unused and will be removed from module MeasureSignal.
WARNING: [Synth 8-3332] Sequential element (gridDisplayX_reg[11]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (gridDisplayY_reg[11]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[99]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[98]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[97]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[96]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[95]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[94]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[93]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[92]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[91]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[90]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[89]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[88]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[87]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[86]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[85]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[84]) is unused and will be removed from module Grid.
WARNING: [Synth 8-3332] Sequential element (pixel_reg[83]) is unused and will be removed from module Grid.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer2/\ram0_din_reg[4] )
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2263 ; free virtual = 13614
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2263 ; free virtual = 13614
=======
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1409 ; free virtual = 10688
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1409 ; free virtual = 10688
>>>>>>> origin/master

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ClockDivider/clk_out1' to pin 'ClockDivider/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1470.457 ; gain = 575.273 ; free physical = 2199 ; free virtual = 13550
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1404 ; free virtual = 10682
>>>>>>> origin/master
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1477.477 ; gain = 582.293 ; free physical = 2172 ; free virtual = 13520
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1477.477 ; gain = 582.293 ; free physical = 2172 ; free virtual = 13520
=======
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1405 ; free virtual = 10683
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1405 ; free virtual = 10683
>>>>>>> origin/master

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
<<<<<<< HEAD
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1477.477 ; gain = 582.293 ; free physical = 2172 ; free virtual = 13520
=======
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1405 ; free virtual = 10683
>>>>>>> origin/master
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin dwe_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin vn_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module characterBRAM has unconnected pin clkb
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.477 ; gain = 582.293 ; free physical = 2170 ; free virtual = 13520
=======
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1405 ; free virtual = 10684
>>>>>>> origin/master
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.477 ; gain = 582.293 ; free physical = 2170 ; free virtual = 13520
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1405 ; free virtual = 10684
>>>>>>> origin/master
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.477 ; gain = 582.293 ; free physical = 2170 ; free virtual = 13520
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1405 ; free virtual = 10684
>>>>>>> origin/master
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|EdgeTypeDetector | previousSmoothedSamples_reg[4][6] | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|Text             | displayX4_reg[10]                 | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|Text             | displayY4_reg[10]                 | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|Text             | blankOut_reg                      | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Text             | previousPixel4_reg[11]            | 4      | 6     | NO           | NO                 | NO                | 6      | 0       | 
+-----------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |xadc_wiz_0    |         1|
|3     |blk_mem_gen_0 |         4|
|4     |CharactersROM |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
<<<<<<< HEAD
|1     |blk_mem_gen_0    |     1|
|2     |blk_mem_gen_0__2 |     1|
|3     |blk_mem_gen_0__3 |     1|
|4     |blk_mem_gen_0__4 |     1|
|5     |clk_wiz_0        |     1|
|6     |xadc_wiz_0       |     1|
|7     |CARRY4           |   431|
|8     |DSP48E1          |     4|
|9     |DSP48E1_1        |     1|
|10    |LUT1             |   450|
|11    |LUT2             |   283|
|12    |LUT3             |   455|
|13    |LUT4             |   242|
|14    |LUT5             |    65|
|15    |LUT6             |   627|
|16    |SRL16E           |     7|
|17    |XORCY            |    10|
|18    |FDRE             |   799|
|19    |FDSE             |     3|
|20    |IBUF             |     8|
|21    |OBUF             |    24|
|22    |OBUFT            |    22|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         |  3558|
|2     |  myss           |ScopeSettings            |  1544|
|3     |  nolabel_line79 |debounce__1              |    53|
|4     |  nolabel_line80 |debounce__2              |    53|
|5     |  nolabel_line81 |debounce__3              |    53|
|6     |  nolabel_line82 |debounce                 |    53|
|7     |  nolabel_line84 |ButtonSinglePulse__1     |     3|
|8     |  nolabel_line85 |ButtonSinglePulse__2     |     3|
|9     |  nolabel_line86 |ButtonSinglePulse__3     |     3|
|10    |  nolabel_line87 |ButtonSinglePulse        |     3|
|11    |  adcc           |ADCController            |    84|
|12    |  myed           |EdgeTypeDetector         |   288|
|13    |  mybs           |BufferSelector           |     2|
|14    |  Buffer         |buffer__2                |   247|
|15    |  Buffer2        |buffer                   |   242|
|16    |  Trigger        |TriggerRisingEdgeSteady2 |    42|
|17    |  mymeas         |MeasureSignal            |   226|
|18    |  myXVGA         |xvga1280_1024            |    74|
|19    |  myGrid         |Grid                     |    49|
|20    |  myCurve        |Curve                    |   176|
|21    |  myCurve2       |Curve__parameterized0    |   160|
|22    |  mytls          |HorizontalLineSprite     |    91|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.477 ; gain = 582.293 ; free physical = 2170 ; free virtual = 13520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 67 critical warnings and 217 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1477.477 ; gain = 112.457 ; free physical = 2170 ; free virtual = 13520
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.484 ; gain = 582.301 ; free physical = 2170 ; free virtual = 13520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
=======
|1     |CharactersROM    |     1|
|2     |blk_mem_gen_0    |     1|
|3     |blk_mem_gen_0__2 |     1|
|4     |blk_mem_gen_0__3 |     1|
|5     |blk_mem_gen_0__4 |     1|
|6     |clk_wiz_0        |     1|
|7     |xadc_wiz_0       |     1|
|8     |CARRY4           |   351|
|9     |LUT1             |   518|
|10    |LUT2             |   960|
|11    |LUT3             |   114|
|12    |LUT4             |   191|
|13    |LUT5             |    56|
|14    |LUT6             |   151|
|15    |SRL16E           |    36|
|16    |XORCY            |     2|
|17    |FDRE             |   775|
|18    |FDSE             |     4|
|19    |IBUF             |     7|
|20    |OBUF             |    28|
|21    |OBUFT            |    18|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+------------------------+------+
|      |Instance         |Module                  |Cells |
+------+-----------------+------------------------+------+
|1     |top              |                        |  3340|
|2     |  myss           |ScopeSettings           |    42|
|3     |  nolabel_line91 |debounce__1             |    53|
|4     |  nolabel_line92 |debounce__2             |    53|
|5     |  nolabel_line93 |debounce                |    53|
|6     |  nolabel_line95 |ButtonSinglePulse__1    |     3|
|7     |  nolabel_line96 |ButtonSinglePulse__2    |     3|
|8     |  nolabel_line97 |ButtonSinglePulse       |     3|
|9     |  adcc           |ADCController           |    70|
|10    |  myed           |EdgeTypeDetector        |   288|
|11    |  mybs           |BufferSelector          |     2|
|12    |  Buffer         |buffer__2               |   247|
|13    |  Buffer2        |buffer                  |   242|
|14    |  Trigger        |TriggerRisingEdgeSteady |    49|
|15    |  myXVGA         |xvga1280_1024           |    73|
|16    |  myGrid         |Grid                    |    49|
|17    |  myCurve        |Curve                   |   260|
|18    |  myCurve2       |Curve__parameterized0   |   173|
|19    |  mytls          |HorizontalLineSprite    |   114|
|20    |  myText         |Text                    |  1434|
+------+-----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1405 ; free virtual = 10684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 68 critical warnings and 261 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1471.445 ; gain = 108.438 ; free physical = 1405 ; free virtual = 10684
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1471.445 ; gain = 576.258 ; free physical = 1405 ; free virtual = 10684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 360 Unisim elements for replacement
>>>>>>> origin/master
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
<<<<<<< HEAD
  A total of 10 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 199 Warnings, 67 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1509.496 ; gain = 528.750 ; free physical = 2170 ; free virtual = 13521
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1541.512 ; gain = 0.000 ; free physical = 2169 ; free virtual = 13521
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 21:42:19 2016...
=======
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
187 Infos, 190 Warnings, 68 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1471.445 ; gain = 491.695 ; free physical = 1407 ; free virtual = 10685
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1503.461 ; gain = 0.000 ; free physical = 1405 ; free virtual = 10684
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 16:06:24 2016...
>>>>>>> origin/master
