// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the Stout board
 *
 * Copyright (C) 2018 Marek Vasut <marek.vasut@gmail.com>
 */

/dts-v1/;
#include "r8a7790.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	model = "Stout";
	compatible = "renesas,stout", "renesas,r8a7790";

	aliases {
		serial0 = &scifa0;
	};

	chosen {
		bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
		stdout-path = "serial0:115200n8";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	leds {
		compatible = "gpio-leds";
		led1 {
			gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
		};
		led2 {
			gpios = <&gpio4 23 GPIO_ACTIVE_LOW>;
		};
		led3 {
			gpios = <&gpio5 17 GPIO_ACTIVE_LOW>;
		};
		led5 {
			gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
		};
	};

	fixedregulator3v3: regulator-3v3 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

	vcc_sdhi0: regulator-vcc-sdhi0 {
		compatible = "regulator-fixed";

		regulator-name = "SDHI0 Vcc";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;

		gpio = <&gpio5 24 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	hdmi-out {
		compatible = "hdmi-connector";
		type = "a";

		port {
			hdmi_con_out: endpoint {
				remote-endpoint = <&adv7511_out>;
			};
		};
	};

	osc1_clk: osc1-clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <148500000>;
	};

	osc4_clk: osc4-clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <12000000>;
	};
};

&du {
	pinctrl-0 = <&du_pins>;
	pinctrl-names = "default";
	status = "okay";

	clocks = <&cpg CPG_MOD 724>, <&cpg CPG_MOD 723>, <&cpg CPG_MOD 722>,
		 <&cpg CPG_MOD 726>, <&cpg CPG_MOD 725>,
		 <&osc1_clk>;
	clock-names = "du.0", "du.1", "du.2", "lvds.0", "lvds.1", "dclkin.0";

	ports {
		port@0 {
			endpoint {
				remote-endpoint = <&adv7511_in>;
			};
		};
		port@1 {
			lvds_connector0: endpoint {
			};
		};
		port@2 {
			lvds_connector1: endpoint {
			};
		};
	};
};

&extal_clk {
	clock-frequency = <20000000>;
};

&pfc {

	pinctrl-0 = <&scif_clk_pins>;
	pinctrl-nam