{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561039621368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561039621376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 11:07:01 2019 " "Processing started: Thu Jun 20 11:07:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561039621376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039621376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039621376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561039622541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561039622541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642133 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642142 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/registers/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/registers/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-RTL " "Found design unit 1: register_file-RTL" {  } { { "../../registers/register_file.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/registers/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642151 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../registers/register_file.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/registers/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/memory/imemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/memory/imemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imemory-RTL " "Found design unit 1: imemory-RTL" {  } { { "../../memory/imemory.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/memory/imemory.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642162 ""} { "Info" "ISGN_ENTITY_NAME" "1 imemory " "Found entity 1: imemory" {  } { { "../../memory/imemory.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/memory/imemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/memory/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/memory/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-RTL " "Found design unit 1: dmemory-RTL" {  } { { "../../memory/dmemory.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/memory/dmemory.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642170 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../../memory/dmemory.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/memory/dmemory.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/decoder/iregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/decoder/iregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iregister-RTL " "Found design unit 1: iregister-RTL" {  } { { "../../decoder/iregister.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/decoder/iregister.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642178 ""} { "Info" "ISGN_ENTITY_NAME" "1 iregister " "Found entity 1: iregister" {  } { { "../../decoder/iregister.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/decoder/iregister.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_types " "Found design unit 1: decoder_types" {  } { { "../../decoder/decoder_types.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder_types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642187 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_types-body " "Found design unit 2: decoder_types-body" {  } { { "../../decoder/decoder_types.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder_types.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-RTL " "Found design unit 1: decoder-RTL" {  } { { "../../decoder/decoder.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642198 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../../decoder/decoder.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/core/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/core/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core-RTL " "Found design unit 1: core-RTL" {  } { { "../../core/core.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/core/core.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642207 ""} { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../../core/core.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/core/core.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/alu/alu_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/alu/alu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_types " "Found design unit 1: alu_types" {  } { { "../../alu/alu_types.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/alu/alu_types.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642216 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_types-body " "Found design unit 2: alu_types-body" {  } { { "../../alu/alu_types.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/alu/alu_types.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-RTL " "Found design unit 1: ULA-RTL" {  } { { "../../alu/alu.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/alu/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642224 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../../alu/alu.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/sint/iram_quartus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/sint/iram_quartus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_quartus-SYN " "Found design unit 1: iram_quartus-SYN" {  } { { "../iram_quartus.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/iram_quartus.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642233 ""} { "Info" "ISGN_ENTITY_NAME" "1 iram_quartus " "Found entity 1: iram_quartus" {  } { { "../iram_quartus.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/iram_quartus.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cleissom/eclipse-workspace/riscv-multicycle/sint/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cleissom/eclipse-workspace/riscv-multicycle/sint/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "../pll.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642242 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../pll.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_lite " "Elaborating entity \"de0_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561039642383 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de0_lite.vhd(59) " "VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561039642385 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de0_lite.vhd(60) " "VHDL Signal Declaration warning at de0_lite.vhd(60): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561039642385 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de0_lite.vhd(61) " "VHDL Signal Declaration warning at de0_lite.vhd(61): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561039642385 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de0_lite.vhd(62) " "VHDL Signal Declaration warning at de0_lite.vhd(62): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561039642386 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de0_lite.vhd(63) " "VHDL Signal Declaration warning at de0_lite.vhd(63): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561039642386 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de0_lite.vhd(66) " "VHDL Signal Declaration warning at de0_lite.vhd(66): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561039642386 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de0_lite.vhd(68) " "VHDL Signal Declaration warning at de0_lite.vhd(68): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561039642386 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked_sig de0_lite.vhd(107) " "Verilog HDL or VHDL warning at de0_lite.vhd(107): object \"locked_sig\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039642386 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state de0_lite.vhd(110) " "Verilog HDL or VHDL warning at de0_lite.vhd(110): object \"state\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039642386 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "waitrequest de0_lite.vhd(115) " "Verilog HDL or VHDL warning at de0_lite.vhd(115): object \"waitrequest\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039642387 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DRAM_CLK_dummy de0_lite.vhd(117) " "Verilog HDL or VHDL warning at de0_lite.vhd(117): object \"DRAM_CLK_dummy\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039642387 "|de0_lite"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 de0_lite.vhd(209) " "VHDL Process Statement warning at de0_lite.vhd(209): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561039642391 "|de0_lite"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 de0_lite.vhd(209) " "VHDL Process Statement warning at de0_lite.vhd(209): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561039642391 "|de0_lite"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "input_in de0_lite.vhd(242) " "VHDL Process Statement warning at de0_lite.vhd(242): inferring latch(es) for signal or variable \"input_in\", which holds its previous value in one or more paths through the process" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1561039642391 "|de0_lite"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..5\] de0_lite.vhd(53) " "Using initial value X (don't care) for net \"LEDR\[8..5\]\" at de0_lite.vhd(53)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 53 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642395 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[5\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[5\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642396 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[6\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[6\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[7\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[7\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[8\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[8\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[9\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[9\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[10\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[10\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[11\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[11\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[12\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[12\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[13\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[13\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[14\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[14\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[15\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[15\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[16\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[16\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642397 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[17\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[17\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[18\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[18\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[19\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[19\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[20\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[20\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[21\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[21\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[22\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[22\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[23\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[23\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[24\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[24\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[25\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[25\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[26\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[26\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[27\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[27\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[28\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[28\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642398 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[29\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[29\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[30\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[30\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_in\[31\] de0_lite.vhd(242) " "Inferred latch for \"input_in\[31\]\" at de0_lite.vhd(242)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 242 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] de0_lite.vhd(209) " "Inferred latch for \"HEX5\[0\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] de0_lite.vhd(209) " "Inferred latch for \"HEX5\[1\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] de0_lite.vhd(209) " "Inferred latch for \"HEX5\[2\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] de0_lite.vhd(209) " "Inferred latch for \"HEX5\[3\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] de0_lite.vhd(209) " "Inferred latch for \"HEX5\[4\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] de0_lite.vhd(209) " "Inferred latch for \"HEX5\[5\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] de0_lite.vhd(209) " "Inferred latch for \"HEX5\[6\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[7\] de0_lite.vhd(209) " "Inferred latch for \"HEX5\[7\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] de0_lite.vhd(209) " "Inferred latch for \"HEX4\[0\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] de0_lite.vhd(209) " "Inferred latch for \"HEX4\[1\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642399 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] de0_lite.vhd(209) " "Inferred latch for \"HEX4\[2\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642400 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] de0_lite.vhd(209) " "Inferred latch for \"HEX4\[3\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642400 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] de0_lite.vhd(209) " "Inferred latch for \"HEX4\[4\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642400 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] de0_lite.vhd(209) " "Inferred latch for \"HEX4\[5\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642400 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] de0_lite.vhd(209) " "Inferred latch for \"HEX4\[6\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642400 "|de0_lite"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[7\] de0_lite.vhd(209) " "Inferred latch for \"HEX4\[7\]\" at de0_lite.vhd(209)" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 209 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642400 "|de0_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "de0_lite.vhd" "pll_inst" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039642481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../pll.vhd" "altpll_component" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039642656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "../pll.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039642678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039642679 ""}  } { { "../pll.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561039642679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039642789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039642789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039642793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram_quartus iram_quartus:iram_quartus_inst " "Elaborating entity \"iram_quartus\" for hierarchy \"iram_quartus:iram_quartus_inst\"" {  } { { "de0_lite.vhd" "iram_quartus_inst" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039642852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../iram_quartus.vhd" "altsyncram_component" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/iram_quartus.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039643045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\"" {  } { { "../iram_quartus.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/iram_quartus.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039643067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tests/quartus.hex " "Parameter \"init_file\" = \"tests/quartus.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643067 ""}  } { { "../iram_quartus.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/iram_quartus.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561039643067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6v3 " "Found entity 1: altsyncram_p6v3" {  } { { "db/altsyncram_p6v3.tdf" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/altsyncram_p6v3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039643169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039643169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6v3 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated " "Elaborating entity \"altsyncram_p6v3\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039643173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qls2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qls2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qls2 " "Found entity 1: altsyncram_qls2" {  } { { "db/altsyncram_qls2.tdf" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/altsyncram_qls2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039643284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039643284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qls2 iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|altsyncram_qls2:altsyncram1 " "Elaborating entity \"altsyncram_qls2\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|altsyncram_qls2:altsyncram1\"" {  } { { "db/altsyncram_p6v3.tdf" "altsyncram1" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/altsyncram_p6v3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039643289 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "tests/quartus.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File tests/quartus.hex -- setting all initial values to 0" {  } { { "../iram_quartus.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/iram_quartus.vhd" 62 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1561039643305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_p6v3.tdf" "mgl_prim2" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/altsyncram_p6v3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039643741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_p6v3.tdf" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/altsyncram_p6v3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039643770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039643770 ""}  } { { "db/altsyncram_p6v3.tdf" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/altsyncram_p6v3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561039643770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039643981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"iram_quartus:iram_quartus_inst\|altsyncram:altsyncram_component\|altsyncram_p6v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/17/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:dmem " "Elaborating entity \"dmemory\" for hierarchy \"dmemory:dmem\"" {  } { { "de0_lite.vhd" "dmem" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:myRisc " "Elaborating entity \"core\" for hierarchy \"core:myRisc\"" {  } { { "de0_lite.vhd" "myRisc" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iregister core:myRisc\|iregister:ins_register " "Elaborating entity \"iregister\" for hierarchy \"core:myRisc\|iregister:ins_register\"" {  } { { "../../core/core.vhd" "ins_register" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/core/core.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file core:myRisc\|register_file:registers " "Elaborating entity \"register_file\" for hierarchy \"core:myRisc\|register_file:registers\"" {  } { { "../../core/core.vhd" "registers" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/core/core.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:myRisc\|decoder:decoder0 " "Elaborating entity \"decoder\" for hierarchy \"core:myRisc\|decoder:decoder0\"" {  } { { "../../core/core.vhd" "decoder0" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/core/core.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644663 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dmemory.bus_lag decoder.vhd(14) " "Using initial value X (don't care) for net \"dmemory.bus_lag\" at decoder.vhd(14)" {  } { { "../../decoder/decoder.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/decoder/decoder.vhd" 14 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039644667 "|de0_lite|core:myRisc|decoder:decoder0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA core:myRisc\|ULA:alu_0 " "Elaborating entity \"ULA\" for hierarchy \"core:myRisc\|ULA:alu_0\"" {  } { { "../../core/core.vhd" "alu_0" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/core/core.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram_controller\"" {  } { { "de0_lite.vhd" "sdram_controller" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039644729 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK sdram_controller.vhd(73) " "VHDL Signal Declaration warning at sdram_controller.vhd(73): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561039644730 "|de0_lite|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byteenable_reg sdram_controller.vhd(95) " "Verilog HDL or VHDL warning at sdram_controller.vhd(95): object \"byteenable_reg\" assigned a value but never read" {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039644730 "|de0_lite|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "chip_en_reg sdram_controller.vhd(99) " "Verilog HDL or VHDL warning at sdram_controller.vhd(99): object \"chip_en_reg\" assigned a value but never read" {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039644730 "|de0_lite|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n sdram_controller.vhd(102) " "Verilog HDL or VHDL warning at sdram_controller.vhd(102): object \"reset_n\" assigned a value but never read" {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039644730 "|de0_lite|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr sdram_controller.vhd(103) " "Verilog HDL or VHDL warning at sdram_controller.vhd(103): object \"addr\" assigned a value but never read" {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039644730 "|de0_lite|sdram_controller:sdram_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd sdram_controller.vhd(104) " "Verilog HDL or VHDL warning at sdram_controller.vhd(104): object \"cmd\" assigned a value but never read" {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561039644730 "|de0_lite|sdram_controller:sdram_controller"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1561039645139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.06.20.11:07:33 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl " "2019.06.20.11:07:33 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039653308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039659305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039659558 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039666540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039666766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039666990 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039667249 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039667259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039667261 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1561039668035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/alt_sld_fab.v" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/ip/sldbdeafd9f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039668394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039668394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039668519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039668519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039668535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039668535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039668649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039668649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039668780 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039668780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039668780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039668894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039668894 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "core:myRisc\|register_file:registers\|ram_rtl_0 " "Inferred RAM node \"core:myRisc\|register_file:registers\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561039670894 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:myRisc\|register_file:registers\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:myRisc\|register_file:registers\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de0_lite.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/de0_lite.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:myRisc\|register_file:registers\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"core:myRisc\|register_file:registers\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/de0_lite.ram0_register_file_87c776fc.hdl.mif " "Parameter INIT_FILE set to db/de0_lite.ram0_register_file_87c776fc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dmemory:dmem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dmemory:dmem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561039671794 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561039671794 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561039671794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039671869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"core:myRisc\|register_file:registers\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/de0_lite.ram0_register_file_87c776fc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/de0_lite.ram0_register_file_87c776fc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039671869 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561039671869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2gl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2gl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2gl1 " "Found entity 1: altsyncram_2gl1" {  } { { "db/altsyncram_2gl1.tdf" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/altsyncram_2gl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039671969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039671969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmemory:dmem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"dmemory:dmem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561039672219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmemory:dmem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"dmemory:dmem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561039672220 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561039672220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ls31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ls31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ls31 " "Found entity 1: altsyncram_ls31" {  } { { "db/altsyncram_ls31.tdf" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/db/altsyncram_ls31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561039672311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039672311 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561039673235 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[0\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[0\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[1\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[1\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[4\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[4\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[5\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[5\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[6\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[6\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[8\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[8\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[9\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[9\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[14\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[14\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[15\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[15\]\" and its non-tri-state driver." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1561039673371 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1561039673371 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 69 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sint/de10_lite/de0_lite.vhd" 74 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1561039673372 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1561039673372 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[2\] node sdram_controller:sdram_controller\|readdata\[2\] " "Illegal directional connection from the pin \"DRAM_DQ\[2\]\" to the node \"sdram_controller:sdram_controller\|readdata\[2\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[1\] node sdram_controller:sdram_controller\|readdata\[1\] " "Illegal directional connection from the pin \"DRAM_DQ\[1\]\" to the node \"sdram_controller:sdram_controller\|readdata\[1\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[0\] node sdram_controller:sdram_controller\|readdata\[0\] " "Illegal directional connection from the pin \"DRAM_DQ\[0\]\" to the node \"sdram_controller:sdram_controller\|readdata\[0\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[11\] node sdram_controller:sdram_controller\|readdata\[11\] " "Illegal directional connection from the pin \"DRAM_DQ\[11\]\" to the node \"sdram_controller:sdram_controller\|readdata\[11\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[10\] node sdram_controller:sdram_controller\|readdata\[10\] " "Illegal directional connection from the pin \"DRAM_DQ\[10\]\" to the node \"sdram_controller:sdram_controller\|readdata\[10\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[9\] node sdram_controller:sdram_controller\|readdata\[9\] " "Illegal directional connection from the pin \"DRAM_DQ\[9\]\" to the node \"sdram_controller:sdram_controller\|readdata\[9\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[8\] node sdram_controller:sdram_controller\|readdata\[8\] " "Illegal directional connection from the pin \"DRAM_DQ\[8\]\" to the node \"sdram_controller:sdram_controller\|readdata\[8\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[7\] node sdram_controller:sdram_controller\|readdata\[7\] " "Illegal directional connection from the pin \"DRAM_DQ\[7\]\" to the node \"sdram_controller:sdram_controller\|readdata\[7\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[6\] node sdram_controller:sdram_controller\|readdata\[6\] " "Illegal directional connection from the pin \"DRAM_DQ\[6\]\" to the node \"sdram_controller:sdram_controller\|readdata\[6\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[5\] node sdram_controller:sdram_controller\|readdata\[5\] " "Illegal directional connection from the pin \"DRAM_DQ\[5\]\" to the node \"sdram_controller:sdram_controller\|readdata\[5\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[4\] node sdram_controller:sdram_controller\|readdata\[4\] " "Illegal directional connection from the pin \"DRAM_DQ\[4\]\" to the node \"sdram_controller:sdram_controller\|readdata\[4\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[3\] node sdram_controller:sdram_controller\|readdata\[3\] " "Illegal directional connection from the pin \"DRAM_DQ\[3\]\" to the node \"sdram_controller:sdram_controller\|readdata\[3\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[12\] node sdram_controller:sdram_controller\|readdata\[12\] " "Illegal directional connection from the pin \"DRAM_DQ\[12\]\" to the node \"sdram_controller:sdram_controller\|readdata\[12\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673377 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[13\] node sdram_controller:sdram_controller\|readdata\[13\] " "Illegal directional connection from the pin \"DRAM_DQ\[13\]\" to the node \"sdram_controller:sdram_controller\|readdata\[13\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673378 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[14\] node sdram_controller:sdram_controller\|readdata\[14\] " "Illegal directional connection from the pin \"DRAM_DQ\[14\]\" to the node \"sdram_controller:sdram_controller\|readdata\[14\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673378 ""}
{ "Error" "EMLS_OPT_ILLEGAL_DIRECTIONAL_CONNECTION" "pin DRAM_DQ\[15\] node sdram_controller:sdram_controller\|readdata\[15\] " "Illegal directional connection from the pin \"DRAM_DQ\[15\]\" to the node \"sdram_controller:sdram_controller\|readdata\[15\]\" " {  } { { "../../sdram/sdram_controller.vhd" "" { Text "C:/Users/Cleissom/eclipse-workspace/riscv-multicycle/sdram/sdram_controller.vhd" 352 -1 0 } }  } 0 13066 "Illegal directional connection from the %1!s! \"%2!s!\" to the %3!s! \"%4!s!\" " 0 0 "Analysis & Synthesis" 0 -1 1561039673378 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 63 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561039674764 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 20 11:07:54 2019 " "Processing ended: Thu Jun 20 11:07:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561039674764 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561039674764 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561039674764 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039674764 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 63 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 63 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561039675489 ""}
