# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1490 0.000128 512 240 370 140288 6.42938 3.50614 43.8278 104.601 158.54 158.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1370 3.2e-05 1024 150 660 579584 47.282 26.9143 459.928 837.756 1372.05 1372.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 0.000512 4096 135 3160 23808 5.77766 6.6201 279.894 209.183 501.548 501.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 350 0.000256 2048 60 820 43520 13.2813 7.0184 86.5924 209.029 316.052 316.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 0.000256 512 300 280 54272 3.65632 1.70128 9.76589 52.3931 67.6725 67.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1060 0.000256 1024 70 580 73600 2.91206 3.40992 39.6333 104.739 150.769 150.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 600 6.4e-05 512 225 800 122880 29.158 6.72714 58.5961 208.941 303.661 303.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 0.000512 1024 440 610 33792 1.43754 1.68218 19.9133 52.4002 75.5075 75.5767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000128 512 200 250 138240 6.14054 3.40803 21.2182 104.573 135.495 135.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 290 0.001024 4096 61 1630 7296 2.7216 43.2949 104.8 150.861 150.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1490 0.000128 512 240 370 139392 6.48512 3.51898 50.7498 104.52 165.451 165.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1370 3.2e-05 1024 150 660 579456 47.4097 26.9603 522.015 837.48 1434.03 1434.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 0.000512 4096 135 3160 23760 5.77536 6.6072 317.447 209.045 538.949 539.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 350 0.000256 2048 60 820 43200 13.3402 7.06634 97.6674 208.873 327.077 327.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 0.000256 512 300 280 52992 3.66285 1.69552 10.9511 51.9644 68.4264 68.5568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1060 0.000256 1024 70 580 73728 2.92454 3.42515 45.2992 104.881 156.603 156.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 600 6.4e-05 512 225 800 119808 28.5235 6.6007 67.0543 204.141 306.56 306.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 0.000512 1024 440 610 33840 1.44029 1.68125 22.9437 52.3644 78.5022 78.5696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000128 512 200 250 138240 6.14272 3.41824 24.2839 104.477 138.48 138.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 290 0.001024 4096 61 1630 7272 2.71565 49.0882 104.719 156.566 156.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1490 0.000128 512 240 370 140800 6.40515 3.52256 53.6618 104.973 168.732 168.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1370 3.2e-05 1024 150 660 579840 47.214 26.9821 546.08 837.911 1458.35 1458.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 0.000512 4096 135 3160 23680 5.76752 6.60298 330.535 209.13 552.109 552.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 350 0.000256 2048 60 820 42880 13.2769 6.97792 101.419 208.073 329.878 329.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 0.000256 512 300 280 52480 3.65091 1.68755 11.3832 51.7244 68.6012 68.7296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1060 0.000256 1024 70 580 73600 2.90995 3.41376 47.437 104.739 158.571 158.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 600 6.4e-05 512 225 800 122880 28.5813 6.6273 71.8958 206.246 313.593 313.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 0.000512 1024 440 610 33760 1.4408 1.68346 23.9076 52.3962 79.502 79.5696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000128 512 200 250 138240 6.1673 3.41802 25.3941 104.936 140.07 140.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 290 0.001024 4096 61 1630 7280 2.72 51.5071 104.821 159.093 159.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1490 0.000128 512 240 370 139776 6.39107 3.50877 49.6029 104.382 164.055 164.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1370 3.2e-05 1024 150 660 579072 47.0924 26.8799 508.893 837.255 1420.28 1420.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 0.000512 4096 135 3160 23616 5.74874 6.59638 308.632 208.873 529.924 529.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 350 0.000256 2048 60 820 43008 13.2835 6.99549 94.8669 208.714 323.994 324.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 0.000256 512 300 280 52224 3.66058 1.68451 10.5254 51.7796 67.8056 67.9345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1060 0.000256 1024 70 580 73536 2.90771 3.41152 44.2705 104.89 155.553 155.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 600 6.4e-05 512 225 800 122880 28.5536 6.62086 67.0877 206.424 308.924 309.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 0.000512 1024 440 610 33600 1.4351 1.67936 22.28 52.3214 77.7853 77.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000128 512 200 250 136704 6.14659 3.40525 23.3997 104.342 137.452 137.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 290 0.001024 4096 61 1630 7200 2.7136 47.5252 104.56 154.843 154.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1490 0.000128 512 240 370 139200 6.50966 3.51946 50.1159 104.423 164.746 164.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1370 3.2e-05 1024 150 660 579200 47.3628 26.9745 515.388 837.746 1427.64 1427.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 0.000512 4096 135 3160 23600 5.79789 6.59299 311.031 208.972 532.47 532.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 350 0.000256 2048 60 820 43200 13.3419 7.04118 96.9259 208.728 326.166 326.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 0.000256 512 300 280 52800 3.65571 1.69069 10.7999 51.7788 68.0798 68.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1060 0.000256 1024 70 580 73600 2.93194 3.42262 44.7782 104.955 156.162 156.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 600 6.4e-05 512 225 800 115200 29.3752 6.63347 63.4187 206.418 306.092 306.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 0.000512 1024 440 610 33600 1.44384 1.67526 22.5666 52.346 78.1034 78.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000128 512 200 250 137600 6.15667 3.41914 23.8563 104.387 137.971 138.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 290 0.001024 4096 61 1630 7200 2.71379 48.0471 104.581 155.387 155.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1490 0.000128 512 240 370 139776 6.47613 3.51174 51.3977 104.804 166.363 166.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1370 3.2e-05 1024 150 660 578816 47.1587 27.346 529.985 836.437 1441.09 1441.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 0.000512 4096 135 3160 23520 5.7583 6.57203 318.477 208.575 539.452 539.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 350 0.000256 2048 60 820 43008 13.4075 7.05427 99.1189 209.497 329.208 329.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 0.000256 512 300 280 51968 3.69526 1.69107 11.0162 51.9066 68.4648 68.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1060 0.000256 1024 70 580 73472 2.91213 3.41168 46.3208 104.806 157.522 157.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 600 6.4e-05 512 225 800 114688 28.5468 6.56634 65.3951 202.114 302.864 303.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 0.000512 1024 440 610 33600 1.43597 1.67312 23.3368 52.2446 78.7635 78.8327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000128 512 200 250 137984 6.16506 3.4137 24.7969 104.766 139.298 139.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 290 0.001024 4096 61 1630 7168 2.71155 49.5206 104.372 156.646 156.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1490 0.000128 512 240 370 140160 6.44832 3.51674 52.3195 104.552 167.014 167.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1370 3.2e-05 1024 150 660 579840 47.2602 26.9517 532.964 837.04 1444.38 1444.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 0.000512 4096 135 3160 23760 5.80506 6.61094 323.198 209.313 544.998 545.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 350 0.000256 2048 60 820 43200 13.3542 7.02822 99.6237 209.014 329.146 329.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 0.000256 512 300 280 51840 3.69142 1.69315 10.9685 51.742 68.2452 68.3804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1060 0.000256 1024 70 580 73680 2.92208 3.4263 46.3391 104.881 157.642 157.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 600 6.4e-05 512 225 800 122880 28.6215 6.62733 70.1689 206.233 311.893 312.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 0.000512 1024 440 610 33840 1.44454 1.68755 23.51 52.4387 79.1519 79.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000128 512 200 250 138240 6.14502 3.42016 24.8917 104.515 139.131 139.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 290 0.001024 4096 61 1630 7200 2.7136 49.5638 104.589 156.912 156.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1490 0.000128 512 240 370 139264 6.46067 3.51277 50.7475 104.719 165.613 165.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1370 3.2e-05 1024 150 660 579584 47.1958 26.9046 514.906 838.44 1427.61 1427.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 0.000512 4096 135 3160 23808 5.79997 6.6295 313.44 209.676 535.618 535.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 350 0.000256 2048 60 820 43008 13.3674 7.04624 95.9515 209.351 325.847 325.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 0.000256 512 300 280 53248 3.68902 1.70394 10.9274 52.4698 68.948 69.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1060 0.000256 1024 70 580 73472 2.90611 3.40928 44.6739 104.732 155.792 155.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 600 6.4e-05 512 225 800 114688 29.9181 6.71027 63.3188 209.142 309.331 309.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 0.000512 1024 440 610 33792 1.44115 1.6896 22.7016 52.5213 78.4254 78.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000128 512 200 250 137216 6.17341 3.40797 23.9082 104.683 138.329 138.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 290 0.001024 4096 61 1630 7168 2.70902 47.6717 104.532 154.957 155.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1490 0.000128 512 240 370 138240 6.36099 3.49795 49.9787 104.322 164.334 164.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1370 3.2e-05 1024 150 660 577536 47.3493 26.8884 515.745 844.762 1434.9 1435.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 0.000512 4096 135 3160 23424 5.77101 6.61398 311.708 211.24 535.412 535.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 350 0.000256 2048 60 820 41472 13.2956 6.9337 93.4481 208.652 322.461 322.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 0.000256 512 300 280 52224 3.67501 1.6855 10.8354 52.2965 68.6451 68.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1060 0.000256 1024 70 580 72960 2.90067 3.40218 44.8559 105.425 156.656 156.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 600 6.4e-05 512 225 800 98304 29.2269 6.53859 54.8892 199.991 290.889 291.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 0.000512 1024 440 610 33408 1.43661 1.68755 22.6717 52.9126 78.7813 78.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.000128 512 200 250 135168 6.10762 3.4008 23.8124 104.286 137.763 137.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 290 0.001024 4096 61 1630 7104 2.71466 47.4376 105.484 155.677 155.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1490 0.000128 512 240 370 137600 6.42358 3.49789 53.4021 103.289 166.79 166.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1370 3.2e-05 1024 150 660 579200 47.3049 26.9526 552.758 836.885 1464.07 1464.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 0.000512 4096 135 3160 23600 5.79898 6.61709 333.578 209.256 555.321 555.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 350 0.000256 2048 60 820 41600 13.3292 6.94582 100.483 206.599 327.489 327.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 0.000256 512 300 280 51200 3.71776 1.68829 11.4329 51.7839 68.7788 68.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1060 0.000256 1024 70 580 73200 2.90611 3.41363 48.2517 104.427 159.069 159.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 600 6.4e-05 512 225 800 102400 30.5904 6.63542 61.9151 206.242 305.63 305.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 0.000512 1024 440 610 33600 1.44317 1.68326 24.4645 52.423 80.0878 80.1567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.000128 512 200 250 134400 6.16166 3.40406 25.3957 103.284 138.398 138.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 290 0.001024 4096 61 1630 7000 2.69862 49.7971 103.915 156.453 156.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1490 0.000128 512 240 370 139264 6.40317 3.51267 60.7214 104.721 175.529 175.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1370 3.2e-05 1024 150 660 577536 47.0343 26.85 649.878 835.274 1559.2 1559.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 0.000512 4096 135 3160 23040 5.72595 6.53702 383.813 207.462 603.61 603.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 350 0.000256 2048 60 820 43008 13.3994 7.04102 121.545 209.539 351.657 351.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 0.000256 512 300 280 53248 3.69952 1.70768 13.8136 52.5196 71.8965 72.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1060 0.000256 1024 70 580 73216 2.90554 3.41213 56.7081 104.826 167.923 167.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 600 6.4e-05 512 225 800 98304 29.221 6.53664 69.1595 198.096 303.252 303.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 0.000512 1024 440 610 33280 1.42902 1.66298 28.5264 51.9678 83.6579 83.7221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000128 512 200 250 135168 6.27402 3.41101 30.0987 104.693 144.625 144.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 290 0.001024 4096 61 1630 6912 2.6961 55.1889 103.772 161.698 161.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1490 0.000128 512 240 375 140288 6.45571 3.51434 43.3159 105 158.455 158.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1370 3.2e-05 1024 150 660 579584 47.3878 29.1834 552.347 838.339 1467.42 1467.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 550 0.000512 4096 135 3165 23808 5.79142 6.61683 275.806 209.502 497.79 497.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 350 0.000256 2048 60 825 44032 13.3162 7.04662 165.084 209.783 395.363 395.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 960 0.000256 512 300 285 53760 3.66784 1.72272 15.3726 52.4106 73.3295 73.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1060 0.000256 1024 70 585 73728 2.91882 3.41728 74.7683 104.946 186.125 186.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 600 6.4e-05 512 225 795 114688 29.8851 6.7113 54.0378 209.072 299.947 300.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1780 0.000512 1024 440 615 33920 1.43907 1.66912 20.6619 52.4799 76.3201 76.3971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 0.000128 512 200 255 136704 6.24832 3.41197 39.3907 104.962 154.171 154.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 290 0.001024 4096 61 1635 7296 2.72518 80.8468 104.912 188.529 188.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1490 0.000128 512 240 375 140160 6.51197 3.5223 43.8455 105.015 159.066 159.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1370 3.2e-05 1024 150 660 579200 47.5554 26.9686 519.074 838.446 1432.2 1432.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 0.000512 4096 135 3165 23760 5.80198 6.60685 275.137 209.488 497.107 497.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 350 0.000256 2048 60 825 43840 13.4218 7.17027 172.959 209.826 403.509 403.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 0.000256 512 300 285 53760 3.69424 1.71133 9.57226 52.5937 67.725 67.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1060 0.000256 1024 70 585 73760 2.93085 3.42301 38.8287 104.971 150.226 150.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 600 6.4e-05 512 225 795 117760 29.8113 6.73286 56.3825 209.794 302.958 303.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1780 0.000512 1024 440 615 33840 1.44237 1.66298 20.9492 52.4829 76.6077 76.6894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1300 0.000128 512 200 255 136960 6.23898 3.42221 21.8536 105.014 136.681 136.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 290 0.001024 4096 61 1635 7280 2.72221 42.4141 104.885 150.066 150.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1490 0.000128 512 240 375 139776 6.47539 3.51274 43.8268 104.836 158.827 158.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1370 3.2e-05 1024 150 660 579072 47.3964 26.9321 452.127 837.969 1364.59 1364.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 0.000512 4096 135 3165 23808 5.79795 6.60778 275.007 209.591 497.077 497.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 350 0.000256 2048 60 825 43776 13.3356 7.05267 167.944 209.479 397.945 398.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 0.000256 512 300 285 52992 3.6792 1.69642 9.40509 52.2504 67.1869 67.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1060 0.000256 1024 70 585 73728 2.91402 3.41466 38.6317 104.926 149.957 150.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 600 6.4e-05 512 225 795 110592 29.7576 6.62467 52.9642 206.412 296.004 296.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 0.000512 1024 440 615 33888 1.43962 1.66739 19.6799 52.4987 75.357 75.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.000128 512 200 255 136704 6.21216 4.31923 21.6221 104.806 137.119 137.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 290 0.001024 4096 61 1635 7248 2.7167 41.6609 104.741 149.162 149.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1490 0.000128 512 240 375 139776 6.51613 3.52032 44.3522 104.853 159.413 159.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1370 3.2e-05 1024 150 660 578816 47.5548 26.9779 464.158 838.264 1377.12 1377.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 0.000512 4096 135 3165 23744 5.812 6.61318 280.443 209.648 502.59 502.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 350 0.000256 2048 60 825 43904 13.3415 7.04109 88.8801 209.525 318.918 319.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 0.000256 512 300 285 53760 3.69302 1.71226 9.85664 52.5178 67.9363 68.0615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1060 0.000256 1024 70 585 73696 2.9265 3.42675 40.3198 105.027 151.772 151.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 600 6.4e-05 512 225 795 114688 29.5446 6.64605 56.1416 207.049 299.626 299.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 0.000512 1024 440 615 33824 1.44614 1.68646 20.2214 52.5148 75.9407 76.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000128 512 200 255 136192 6.26448 3.41606 21.4044 104.827 136.066 136.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 290 0.001024 4096 61 1635 7280 2.71978 43.3773 104.967 151.109 151.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1490 0.000128 512 240 375 139264 6.47808 3.5113 46.7325 104.769 161.665 161.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1370 3.2e-05 1024 150 660 579584 47.2418 27.5968 475.144 838.569 1388.71 1388.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 0.000512 4096 135 3165 23680 5.78451 6.61485 285.762 209.38 507.618 507.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 350 0.000256 2048 60 825 43520 13.2889 7.01795 89.7298 209.232 319.396 319.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 0.000256 512 300 285 53248 3.69366 1.70362 10.0268 52.4401 68.0139 68.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1060 0.000256 1024 70 585 73600 2.90816 3.41066 41.3 104.843 152.531 152.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 600 6.4e-05 512 225 795 114688 29.9087 6.70659 56.4943 209.146 302.498 302.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 0.000512 1024 440 615 33792 1.4377 1.68592 20.7994 52.4486 76.4447 76.5112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000128 512 200 255 136192 6.21648 3.41162 21.9388 104.67 136.388 136.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 290 0.001024 4096 61 1635 7232 2.71814 44.3467 104.767 151.875 151.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1490 0.000128 512 240 375 139392 6.48598 3.52061 52.1236 104.535 166.841 166.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1370 3.2e-05 1024 150 660 579456 47.3509 26.958 536.812 837.586 1448.87 1448.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 0.000512 4096 135 3165 23616 5.78966 6.60202 322.694 209.078 544.236 544.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 350 0.000256 2048 60 825 43776 13.2551 7.02669 101.543 208.915 330.873 330.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 0.000256 512 300 285 52992 3.66592 1.69392 11.3304 51.9772 68.823 68.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1060 0.000256 1024 70 585 73728 2.9225 3.42621 47.0026 104.903 158.324 158.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 600 6.4e-05 512 225 795 110592 29.3986 6.57923 63.3237 204.181 303.719 303.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 0.000512 1024 440 615 33696 1.43984 1.68125 23.6728 52.3794 79.2468 79.3129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000128 512 200 255 135936 6.23178 3.41987 24.9664 104.5 139.274 139.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 290 0.001024 4096 61 1635 7200 2.70941 50.2129 104.55 157.515 157.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1490 0.000128 512 240 375 139520 6.49485 3.51674 51.4761 105.027 166.688 166.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1370 3.2e-05 1024 150 660 578560 47.3319 26.9476 525.031 838.372 1437.84 1437.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 0.000512 4096 135 3165 23680 5.76528 6.61251 316.671 209.246 538.364 538.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 350 0.000256 2048 60 825 42880 13.2719 6.97968 97.5742 208.188 326.143 326.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 0.000256 512 300 285 52480 3.65034 1.68739 11.0374 51.752 68.2777 68.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1060 0.000256 1024 70 585 73600 2.90851 3.41296 45.9387 104.794 157.127 157.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 600 6.4e-05 512 225 795 112640 29.529 6.62528 62.9534 206.358 305.7 305.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 0.000512 1024 440 615 33760 1.43443 1.68445 23.2385 52.4129 78.8426 78.9126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000128 512 200 255 136960 6.22573 3.41811 24.6212 104.991 139.412 139.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 290 0.001024 4096 61 1635 7200 2.7095 49.2761 104.655 156.681 156.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1490 0.000128 512 240 375 138240 6.4681 3.50589 54.0774 104.366 168.591 168.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1370 3.2e-05 1024 150 660 577536 47.2421 26.8895 560.585 837.135 1472.01 1472.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 0.000512 4096 135 3165 23616 5.75238 6.58637 336.361 208.839 557.61 557.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 350 0.000256 2048 60 825 43008 13.272 6.99187 104.657 208.602 333.652 333.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 0.000256 512 300 285 52224 3.66042 1.68342 11.6665 51.7708 68.9376 69.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1060 0.000256 1024 70 585 73536 2.90611 3.40954 49.2609 104.872 160.52 160.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 600 6.4e-05 512 225 795 110592 29.6916 6.62102 66.3833 206.394 309.332 309.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 0.000512 1024 440 615 33600 1.43459 1.68179 24.8068 52.3132 80.3122 80.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.000128 512 200 255 135168 6.20467 3.40496 26.0789 104.329 140.176 140.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 290 0.001024 4096 61 1635 7200 2.71302 52.6067 104.756 160.12 160.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1490 0.000128 512 240 375 139200 6.51168 3.51936 55.3704 104.329 169.907 170.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1370 3.2e-05 1024 150 660 577600 47.5593 26.9766 555.759 836.973 1467.43 1467.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 0.000512 4096 135 3165 23600 5.78941 6.58246 333.006 208.772 554.225 554.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 350 0.000256 2048 60 825 43200 13.338 7.04474 103.933 208.524 332.971 333.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 0.000256 512 300 285 51200 3.71021 1.68966 11.4183 51.7266 68.7009 68.8333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1060 0.000256 1024 70 585 73600 2.9223 3.4225 48.7425 104.854 160.017 160.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 600 6.4e-05 512 225 795 102400 30.5769 6.63437 60.8921 206.226 304.567 304.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 0.000512 1024 440 615 33600 1.44589 1.67526 24.5267 52.3009 80.0206 80.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.000128 512 200 255 136000 6.22045 3.42154 25.9926 104.285 140.081 140.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 290 0.001024 4096 61 1635 7200 2.71379 52.1318 104.684 159.578 159.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1490 0.000128 512 240 375 139776 6.46861 3.51232 55.0025 104.805 169.962 170.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1370 3.2e-05 1024 150 660 577024 47.3759 26.923 558.801 836.448 1469.71 1469.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 0.000512 4096 135 3165 23520 5.74653 6.56678 334.699 208.579 555.669 555.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 350 0.000256 2048 60 825 43904 13.2888 7.05587 106.599 209.501 336.576 336.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 0.000256 512 300 285 51968 3.69373 1.6896 11.6332 51.9119 69.0837 69.2131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1060 0.000256 1024 70 585 73472 2.91424 3.41405 49.0703 104.808 160.279 160.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 600 6.4e-05 512 225 795 100352 29.9083 6.57014 60.0297 202.109 298.858 299.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 0.000512 1024 440 615 33600 1.43386 1.67184 24.7316 52.2503 80.1623 80.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000128 512 200 255 136192 6.25018 3.41402 26.2085 104.769 140.796 140.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 290 0.001024 4096 61 1635 7168 2.71322 51.9231 104.578 159.256 159.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1490 0.000128 512 240 375 138240 6.52854 3.51533 54.1677 104.566 168.948 169.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1370 3.2e-05 1024 150 660 577920 47.4488 26.9575 547.542 837.105 1459.22 1459.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 0.000512 4096 135 3165 23520 5.80253 6.6089 330.801 209.42 552.705 552.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 350 0.000256 2048 60 825 43200 13.3624 7.044 102.979 209.034 332.548 332.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 0.000256 512 300 285 51840 3.68634 1.68538 11.4393 51.7469 68.7132 68.8435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1060 0.000256 1024 70 585 73680 2.92243 3.42269 48.2477 104.898 159.562 159.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 600 6.4e-05 512 225 795 107520 30.1176 6.62912 63.1758 206.26 306.424 306.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 0.000512 1024 440 615 33600 1.44384 1.68282 24.281 52.4352 79.9135 79.9826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.000128 512 200 255 136320 6.2129 3.42016 25.7802 104.528 140.1 140.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 290 0.001024 4096 61 1635 7200 2.71981 51.5915 104.81 159.163 159.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1490 0.000128 512 240 375 139264 6.50131 3.51037 52.0166 104.633 166.837 166.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1370 3.2e-05 1024 150 660 579584 47.1658 26.9066 527.676 837.743 1439.66 1439.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 0.000512 4096 135 3165 23552 5.79174 6.6273 317.051 209.498 539.042 539.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 350 0.000256 2048 60 825 43008 13.3645 7.02054 98.397 209.178 328.089 328.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 0.000256 512 300 285 53248 3.69075 1.70285 11.2371 52.429 69.2157 69.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1060 0.000256 1024 70 585 73472 2.90138 3.40787 46.0651 104.647 157.094 157.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 600 6.4e-05 512 225 795 114688 29.9017 6.7072 64.5039 208.957 310.311 310.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 0.000512 1024 440 615 33792 1.44256 1.68701 23.4147 52.4885 79.1023 79.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.000128 512 200 255 135168 6.26842 3.40637 24.446 104.595 138.876 139.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 290 0.001024 4096 61 1635 7168 2.71418 49.3672 104.653 156.779 156.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1490 0.000128 512 240 375 135168 6.48893 3.48784 55.6333 103.402 169.182 169.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1370 3.2e-05 1024 150 660 577536 47.3089 26.8861 617.236 837.255 1528.85 1528.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 0.000512 4096 135 3165 23424 5.77536 6.61094 367.463 209.361 589.284 589.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 350 0.000256 2048 60 825 41472 13.3053 6.92963 111.046 206.797 338.204 338.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 0.000256 512 300 285 52224 3.66947 1.6855 12.9306 51.8304 70.2665 70.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1060 0.000256 1024 70 585 72960 2.8936 3.40576 53.77 104.484 164.624 164.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 600 6.4e-05 512 225 795 98304 29.2204 6.53693 65.1198 198.216 299.329 299.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 0.000512 1024 440 615 33408 1.4377 1.68842 27.1458 52.4423 82.7869 82.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 0.000128 512 200 255 132096 6.22829 3.3992 28.2538 103.361 141.393 141.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 290 0.001024 4096 61 1635 7104 2.71504 56.3405 104.749 163.846 163.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1490 0.000128 512 240 375 137600 6.37939 3.50208 58.8938 103.311 172.263 172.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1370 3.2e-05 1024 150 660 576000 47.598 26.9721 614.349 837.074 1526.16 1526.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 0.000512 4096 135 3165 23600 5.80198 6.60963 371.297 209.31 593.094 593.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 350 0.000256 2048 60 825 41600 13.3361 6.95286 111.597 206.645 338.662 338.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 0.000256 512 300 285 51200 3.72445 1.69088 12.8724 51.7952 70.2349 70.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1060 0.000256 1024 70 585 73200 2.90605 3.41402 54.0412 104.451 164.885 164.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 600 6.4e-05 512 225 795 102400 30.607 6.63706 68.6418 206.291 312.419 312.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 0.000512 1024 440 615 33600 1.44179 1.68464 27.4069 52.4328 83.0387 83.1058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.000128 512 200 255 134400 6.15421 3.40259 28.8551 103.282 141.851 141.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 290 0.001024 4096 61 1635 7000 2.70573 55.9515 104.151 162.853 162.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1490 0.000128 512 240 375 139264 6.46698 3.51437 55.5177 104.796 170.466 170.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1370 3.2e-05 1024 150 660 577536 47.0484 26.8804 562.867 835.824 1472.78 1472.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 0.000512 4096 135 3165 23040 5.72688 6.53574 332.662 207.596 552.595 552.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 350 0.000256 2048 60 825 43008 13.3965 7.03501 105.29 209.678 335.527 335.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 0.000256 512 300 285 53248 3.70384 1.70608 12.1714 52.5535 70.2887 70.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1060 0.000256 1024 70 585 73216 2.90589 3.40784 49.2874 104.893 160.567 160.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 600 6.4e-05 512 225 795 98304 29.2283 6.53875 59.5978 198.22 293.822 293.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 0.000512 1024 440 615 33280 1.42746 1.66298 24.7253 52.0103 79.8976 79.9664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 0.000128 512 200 255 135168 6.27856 3.41811 26.3342 104.757 140.945 141.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 290 0.001024 4096 61 1635 6912 2.70131 49.0238 104.045 155.815 155.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1490 0.000128 512 240 380 140288 6.46256 3.51232 41.8154 105.023 156.99 157.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1370 3.2e-05 1024 150 660 580096 47.2719 26.9066 529.451 838.516 1442.32 1442.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 0.000512 4096 135 3160 23744 5.79584 6.61504 257.624 209.554 479.663 479.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 350 0.000256 2048 60 820 43520 13.3929 7.09133 157.191 209.835 387.645 387.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 960 0.000256 512 300 280 53248 3.68429 1.70154 14.4164 52.4231 72.3993 72.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1060 0.000256 1024 70 580 73664 2.9143 3.41862 37.0115 104.973 148.392 148.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 600 6.4e-05 512 225 800 122880 29.1289 6.7127 55.2716 209.125 300.48 300.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1780 0.000512 1024 440 620 33728 1.43974 1.66298 19.8839 52.4868 75.545 75.6243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1300 0.000128 512 200 260 137728 6.17498 3.4119 34.5328 104.986 149.27 149.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 290 0.001024 4096 61 1640 7264 2.72179 78.5993 104.96 186.327 186.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1490 0.000128 512 240 380 140160 6.50243 3.52458 47.2302 104.946 162.375 162.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1370 3.2e-05 1024 150 660 579840 47.3886 26.9681 481.17 837.925 1393.62 1393.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 0.000512 4096 135 3160 23760 5.81222 6.61299 289.798 209.341 511.64 511.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 350 0.000256 2048 60 820 43520 13.4369 7.04922 176.153 209.685 406.456 406.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 0.000256 512 300 280 53760 3.70054 1.71062 10.3245 52.5572 68.446 68.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1060 0.000256 1024 70 580 73600 2.92077 3.4232 41.4593 104.896 152.773 152.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 600 6.4e-05 512 225 800 122880 29.3838 6.73267 62.6535 209.647 308.662 308.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1780 0.000512 1024 440 620 33680 1.44378 1.66298 22.6045 52.4476 78.2311 78.3093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 0.000128 512 200 260 137600 6.20275 3.42 24.0947 104.905 138.781 138.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 290 0.001024 4096 61 1640 7240 2.7201 44.9024 104.794 152.461 152.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1490 0.000128 512 240 380 139776 6.47027 3.51715 44.3073 104.833 159.299 159.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1370 3.2e-05 1024 150 660 579840 47.3172 26.9271 448.275 837.926 1360.61 1360.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 0.000512 4096 135 3160 23712 5.79792 6.61094 269.575 209.566 491.626 491.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 350 0.000256 2048 60 820 43392 13.3803 7.03763 149.145 209.459 379.155 379.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 0.000256 512 300 280 52992 3.68544 1.69987 9.47366 52.2436 67.2613 67.3915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1060 0.000256 1024 70 580 73632 2.91808 3.41616 38.4113 104.916 149.735 149.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 600 6.4e-05 512 225 800 116736 29.2219 6.63146 55.5521 206.32 297.966 298.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 0.000512 1024 440 620 33696 1.44179 1.68755 19.7547 52.4944 75.4505 75.5165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.000128 512 200 260 137472 6.18502 3.41562 21.4737 104.797 136.024 136.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 290 0.001024 4096 61 1640 7248 2.72416 41.6925 104.929 149.391 149.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1490 0.000128 512 240 380 139776 6.50656 3.52051 45.1241 104.843 160.166 160.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1370 3.2e-05 1024 150 660 579712 47.3998 26.9757 457.952 838.174 1370.67 1370.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 0.000512 4096 135 3160 23744 5.80608 6.60938 274.374 209.63 496.499 496.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 350 0.000256 2048 60 820 43456 13.385 7.04141 86.496 209.499 316.554 316.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 0.000256 512 300 280 53760 3.68982 1.71008 9.92426 52.5107 67.9889 68.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1060 0.000256 1024 70 580 73584 2.92554 3.42832 39.8418 104.953 151.222 151.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 600 6.4e-05 512 225 800 121856 28.875 6.65392 59.123 207.031 301.923 302.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 0.000512 1024 440 620 33712 1.44253 1.6855 20.3557 52.5107 76.0669 76.1317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000128 512 200 260 137088 6.2127 3.42003 22.1884 104.809 136.781 136.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 290 0.001024 4096 61 1640 7224 2.71808 42.8667 104.854 150.482 150.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1490 0.000128 512 240 380 139264 6.4897 3.50851 45.3881 104.599 160.163 160.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1370 3.2e-05 1024 150 660 579584 47.2191 26.9025 462.606 837.756 1374.65 1374.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 0.000512 4096 135 3160 23680 5.7815 6.61718 276.369 209.182 498.025 498.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 350 0.000256 2048 60 820 43008 13.3479 7.0153 86.4419 209.032 315.966 316.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 0.000256 512 300 280 53248 3.69424 1.70611 9.8937 52.3916 67.8416 67.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1060 0.000256 1024 70 580 73472 2.90646 3.40992 40.2229 104.743 151.357 151.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 600 6.4e-05 512 225 800 122880 29.1438 6.7072 58.8044 208.943 303.839 304.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 0.000512 1024 440 620 33664 1.43904 1.68912 20.4744 52.3981 76.0705 76.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000128 512 200 260 137216 6.16646 3.41197 22.2682 104.57 136.571 136.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 290 0.001024 4096 61 1640 7232 2.72358 43.2326 104.938 150.938 150.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1490 0.000128 512 240 380 139392 6.46301 3.51827 56.1577 104.604 170.911 171.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1370 3.2e-05 1024 150 660 579456 47.3266 26.9602 568.979 838.135 1481.56 1481.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 0.000512 4096 135 3160 23616 5.79814 6.60454 338.624 209.231 560.328 560.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 350 0.000256 2048 60 820 43200 13.3505 7.02464 105.87 209.054 335.424 335.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 0.000256 512 300 280 52992 3.6616 1.69779 12.107 52.0104 69.6329 69.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1060 0.000256 1024 70 580 73584 2.92646 3.42662 49.7021 104.97 161.095 161.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 600 6.4e-05 512 225 800 110592 29.4088 6.58102 67.0951 204.319 307.637 307.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 0.000512 1024 440 620 33552 1.44384 1.68166 25.3809 52.4102 80.9894 81.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000128 512 200 260 137088 6.17917 3.41757 27.5799 104.568 141.899 142.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 290 0.001024 4096 61 1640 7200 2.7143 53.0635 104.82 160.642 160.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1490 0.000128 512 240 380 138240 6.39923 3.50957 39.9828 103.872 153.936 154.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1370 3.2e-05 1024 150 660 578304 47.3387 26.9373 395.77 838.197 1308.4 1308.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 0.000512 4096 135 3160 23616 5.7881 6.60989 236.421 209.587 458.478 458.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 350 0.000256 2048 60 820 42624 13.2331 6.96374 73.4937 207.676 301.498 301.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 0.000256 512 300 280 50688 3.67107 1.67334 8.3025 51.2784 65.0817 65.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1060 0.000256 1024 70 580 73152 2.90906 3.40797 34.5867 104.669 145.645 145.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 600 6.4e-05 512 225 800 92160 29.8373 6.54243 39.4205 198.158 274.194 274.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 0.000512 1024 440 620 33408 1.44294 1.68826 17.7257 52.5021 73.4277 73.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.000128 512 200 260 135936 6.1287 3.41152 19.3243 103.832 132.851 132.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 290 0.001024 4096 61 1640 7056 2.71082 36.4147 104.436 143.603 143.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1490 0.000128 512 240 380 139520 6.49312 3.5184 56.1054 104.953 171.238 171.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1370 3.2e-05 1024 150 660 579840 47.1638 26.9476 544.805 837.857 1456.94 1457.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 0.000512 4096 135 3160 23680 5.76182 6.60586 326.624 209.094 548.161 548.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 350 0.000256 2048 60 820 42880 13.2813 6.98294 100.464 208.046 328.904 329.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 0.000256 512 300 280 52480 3.64986 1.68611 11.5443 51.7158 68.7527 68.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1060 0.000256 1024 70 580 73440 2.9073 3.41395 47.443 104.72 158.556 158.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 600 6.4e-05 512 225 800 112640 29.5336 6.61933 65.6482 206.212 308.259 308.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 0.000512 1024 440 620 33600 1.43974 1.68362 24.2955 52.3848 79.8793 79.9472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000128 512 200 260 136960 6.23174 3.4183 26.4708 104.919 141.196 141.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 290 0.001024 4096 61 1640 7200 2.71946 51.0239 104.781 158.568 158.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1490 0.000128 512 240 380 135680 6.45018 3.49603 38.1034 103.368 151.59 151.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1370 3.2e-05 1024 150 660 578560 47.2327 26.9071 383.059 838.505 1295.86 1295.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 0.000512 4096 135 3160 23360 5.75024 6.59046 227.304 208.818 448.537 448.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 350 0.000256 2048 60 820 42240 13.1772 6.93382 70.0747 206.693 297.005 297.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 0.000256 512 300 280 51200 3.70064 1.68371 8.14496 51.8097 65.4937 65.6214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1060 0.000256 1024 70 580 73280 2.90096 3.40992 33.5015 104.688 144.575 144.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 600 6.4e-05 512 225 800 102400 30.5074 6.6216 42.3684 206.411 286.149 286.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 0.000512 1024 440 620 33280 1.43254 1.68099 17.0405 52.3034 72.5325 72.5995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.000128 512 200 260 133120 6.1777 3.39747 18.3665 103.324 131.419 131.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 290 0.001024 4096 61 1640 7040 2.70746 35.0351 104.432 142.218 142.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1490 0.000128 512 240 380 138240 6.4727 3.50659 51.3742 104.273 165.806 165.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1370 3.2e-05 1024 150 660 579072 47.0264 26.88 509.631 836.431 1420.12 1420.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 0.000512 4096 135 3160 23424 5.73821 6.58867 304.313 208.664 525.373 525.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 350 0.000256 2048 60 820 43008 13.2676 6.98573 94.8338 208.419 323.636 323.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 0.000256 512 300 280 52224 3.65894 1.68406 10.7644 51.7268 67.9876 68.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1060 0.000256 1024 70 580 73536 2.90461 3.40957 44.5738 104.785 155.745 155.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 600 6.4e-05 512 225 800 110592 29.684 6.62243 60.4392 206.226 303.203 303.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 0.000512 1024 440 620 33408 1.4336 1.6769 22.6011 52.2688 78.0495 78.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.000128 512 200 260 136704 6.14678 3.40394 24.8101 104.238 138.753 138.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 290 0.001024 4096 61 1640 7200 2.72253 47.837 104.862 155.465 155.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1490 0.000128 512 240 380 135168 6.49757 3.49632 35.7739 103.313 149.262 149.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1370 3.2e-05 1024 150 660 577536 47.2973 26.9169 366.182 836.553 1277.11 1277.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 0.000512 4096 135 3160 23424 5.77453 6.61942 218.697 209.182 440.347 440.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 350 0.000256 2048 60 820 41472 13.3035 6.92912 66.3546 206.621 293.335 293.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 0.000256 512 300 280 52224 3.67136 1.68346 7.86998 51.7898 65.1725 65.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1060 0.000256 1024 70 580 72960 2.89405 3.40378 32.0407 104.397 142.809 142.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 600 6.4e-05 512 225 800 98304 29.2233 6.53926 39.1198 198.048 273.172 273.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 0.000512 1024 440 620 33408 1.4391 1.6896 16.4505 52.3959 72.0477 72.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.000128 512 200 260 135168 6.10592 3.39898 17.7898 103.276 130.725 130.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 290 0.001024 4096 61 1640 7104 2.7201 33.7332 104.862 141.363 141.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1490 0.000128 512 240 380 139200 6.50531 3.52438 53.1621 104.336 167.709 167.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1370 3.2e-05 1024 150 660 579200 47.3203 27.0576 535.319 837.072 1446.93 1447.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 0.000512 4096 135 3160 23600 5.7879 6.58842 319.29 208.796 540.533 540.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 350 0.000256 2048 60 820 43200 13.3301 7.01514 100.224 208.55 329.248 329.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 0.000256 512 300 280 51200 3.70877 1.68957 11.1614 51.7346 68.4506 68.5779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1060 0.000256 1024 70 580 73400 2.9184 3.42054 46.6736 104.866 157.951 158.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 600 6.4e-05 512 225 800 115200 29.3576 6.63315 65.7386 206.252 308.226 308.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 0.000512 1024 440 620 33400 1.44378 1.67875 23.8674 52.3072 79.3699 79.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.000128 512 200 260 136000 6.22285 3.41664 25.8409 104.3 139.934 140.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 290 0.001024 4096 61 1640 7200 2.72211 50.1184 104.897 157.781 157.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1490 0.000128 512 240 380 137600 6.41523 3.50003 37.5729 103.398 151.056 151.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1370 3.2e-05 1024 150 660 579200 47.2896 26.9578 378.964 837.712 1291.09 1291.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 0.000512 4096 135 3160 23600 5.8007 6.61517 226.337 209.466 448.294 448.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 350 0.000256 2048 60 820 41600 13.3342 6.94925 68.3876 206.798 295.6 295.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 0.000256 512 300 280 51200 3.72093 1.6896 8.04432 51.8338 65.4439 65.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1060 0.000256 1024 70 580 72800 2.90624 3.41936 32.9413 104.53 143.866 143.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 600 6.4e-05 512 225 800 102400 30.584 6.63405 41.8289 206.444 285.729 285.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 0.000512 1024 440 620 33200 1.44179 1.68685 16.8837 52.4695 72.5564 72.6238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.000128 512 200 260 134400 6.16029 3.40586 18.2751 103.359 131.36 131.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 290 0.001024 4096 61 1640 7000 2.70989 34.5953 104.43 141.779 141.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1490 0.000128 512 240 380 139776 6.27552 3.51574 64.186 104.89 179.037 179.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1370 3.2e-05 1024 150 660 578816 47.1522 26.9169 684.384 837.153 1595.77 1595.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 0.000512 4096 135 3160 23520 5.75693 6.57408 407.982 208.751 629.137 629.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 350 0.000256 2048 60 820 43008 13.4049 7.04566 127.221 209.672 357.474 357.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 0.000256 512 300 280 51968 3.69184 1.6936 14.465 51.9515 71.9535 72.0814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1060 0.000256 1024 70 580 73472 2.91027 3.41626 59.7831 104.893 171.078 171.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 600 6.4e-05 512 225 800 114688 28.5552 6.56842 84.0307 202.293 321.7 321.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 0.000512 1024 440 620 33376 1.43523 1.6793 30.4484 52.2911 85.9242 85.9898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.000128 512 200 260 136192 6.24653 3.41558 33.2629 104.851 147.938 148.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 290 0.001024 4096 61 1640 7168 2.71565 63.7051 104.866 171.331 171.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1490 0.000128 512 240 380 136192 6.47571 3.49798 42.6718 103.682 156.501 156.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1370 3.2e-05 1024 150 660 577024 47.3426 27.0239 443.87 836.609 1355.01 1355.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 0.000512 4096 135 3160 23296 5.74246 6.55741 265.349 207.988 485.71 485.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 350 0.000256 2048 60 820 41216 13.3493 7.03075 79.6994 207.406 307.617 307.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 0.000256 512 300 280 50176 3.63117 1.65658 9.3919 50.7835 65.6146 65.7481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1060 0.000256 1024 70 580 73024 2.89168 3.40694 38.8866 104.357 149.614 149.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 600 6.4e-05 512 225 800 86016 29.3252 6.43072 41.893 192.579 270.47 270.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 0.000512 1024 440 620 33152 1.43238 1.66877 19.9557 52.0972 75.2298 75.3002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.000128 512 200 260 132608 6.24627 3.39786 21.5518 103.642 134.998 135.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 290 0.001024 4096 61 1640 6944 2.70435 38.1788 104.174 145.101 145.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1490 0.000128 512 240 380 138240 6.44304 3.51824 63.1174 104.621 177.872 178.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1370 3.2e-05 1024 150 660 577920 47.4257 26.95 651.851 837.721 1564.11 1564.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 0.000512 4096 135 3160 23520 5.79846 6.60851 390.35 209.463 612.292 612.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 350 0.000256 2048 60 820 43200 13.364 7.02874 122.068 209.156 351.748 351.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 0.000256 512 300 280 51840 3.68787 1.6855 13.8911 51.7791 71.1942 71.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1060 0.000256 1024 70 580 73440 2.9184 3.42221 56.9723 104.962 168.347 168.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 600 6.4e-05 512 225 800 107520 30.1123 6.63357 75.597 206.394 318.976 319.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 0.000512 1024 440 620 33600 1.44192 1.68144 29.2578 52.4698 84.9251 84.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.000128 512 200 260 136320 6.21408 3.41811 31.9916 104.589 146.366 146.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 290 0.001024 4096 61 1640 7080 2.7095 59.5222 104.421 166.695 166.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1490 0.000128 512 240 380 134400 6.51066 3.4937 42.7472 103.355 156.282 156.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1370 3.2e-05 1024 150 660 576000 47.224 26.8636 441.287 834.638 1350.17 1350.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 0.000512 4096 135 3160 23040 5.71802 6.53078 259.831 207.392 479.543 479.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 350 0.000256 2048 60 820 42240 13.2158 6.94707 81.927 206.771 308.988 309.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 0.000256 512 300 280 49920 3.75949 1.69123 9.28506 51.8259 66.7171 66.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1060 0.000256 1024 70 580 72960 2.90102 3.41677 38.6899 104.731 149.811 149.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 600 6.4e-05 512 225 800 92160 31.4172 6.62867 44.1954 206.336 288.822 289.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 0.000512 1024 440 620 33120 1.42829 1.65683 19.965 51.9515 75.0722 75.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.000128 512 200 260 134400 6.1488 3.39997 21.5864 103.316 134.606 134.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 290 0.001024 4096 61 1640 6960 2.70787 38.8608 104.352 145.963 146.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1490 0.000128 512 240 380 139264 6.3928 3.51155 61.3755 104.731 176.18 176.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1370 3.2e-05 1024 150 660 579584 47.1679 26.9044 632.423 838.558 1545.22 1545.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 0.000512 4096 135 3160 23552 5.79789 6.6281 380.235 209.703 602.436 602.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 350 0.000256 2048 60 820 43008 13.3683 7.0535 118.121 209.38 348.055 348.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 0.000256 512 300 280 53248 3.6912 1.70352 13.8388 52.479 71.8649 71.9954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1060 0.000256 1024 70 580 73216 2.90349 3.41059 55.1142 104.747 166.246 166.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 600 6.4e-05 512 225 800 114688 29.896 6.71376 78.2836 209.222 324.352 324.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 0.000512 1024 440 620 33536 1.43974 1.69165 28.299 52.5305 84.0328 84.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.000128 512 200 260 137216 6.16864 3.41069 31.1908 104.696 145.623 145.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 290 0.001024 4096 61 1640 7168 2.72227 57.8908 104.953 165.608 165.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1490 0.000128 512 240 380 139264 6.49453 3.5129 43.133 104.733 158.044 158.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1370 3.2e-05 1024 150 660 577536 47.062 26.8411 426.464 835.285 1335.81 1335.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 0.000512 4096 135 3160 23040 5.7303 6.53846 252.437 207.466 472.246 472.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 350 0.000256 2048 60 820 43008 13.413 7.02848 81.1097 209.541 311.222 311.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 0.000256 512 300 280 53248 3.70538 1.70666 9.55315 52.5221 67.6406 67.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1060 0.000256 1024 70 580 73216 2.90406 3.41197 37.5903 104.83 148.808 148.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 600 6.4e-05 512 225 800 98304 29.2486 6.53517 45.4252 198.094 279.546 279.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 0.000512 1024 440 620 32768 1.42541 1.66298 18.9091 51.9678 74.0364 74.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.000128 512 200 260 135168 6.27008 3.41197 20.8054 104.693 135.338 135.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 290 0.001024 4096 61 1640 6912 2.70746 37.9268 104.182 144.858 144.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1490 0.000128 512 240 380 135168 6.50291 3.4983 54.2991 103.399 167.874 168.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1370 3.2e-05 1024 150 660 577536 47.3073 26.882 550.417 837.254 1462.02 1462.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 0.000512 4096 135 3160 23424 5.77648 6.61837 330.668 209.352 552.488 552.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 350 0.000256 2048 60 820 41472 13.295 6.93248 99.5625 206.797 326.714 326.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 0.000256 512 300 280 52224 3.67258 1.68346 11.779 51.8342 69.1242 69.2495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1060 0.000256 1024 70 580 72960 2.89622 3.40752 47.8387 104.48 158.693 158.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 600 6.4e-05 512 225 800 98304 29.2211 6.53834 58.6861 198.206 292.887 293.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 0.000512 1024 440 620 33408 1.44115 1.68685 24.635 52.4446 80.2771 80.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.000128 512 200 260 135168 6.10918 3.39968 26.727 103.359 139.752 139.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 290 0.001024 4096 61 1640 7104 2.72067 49.8278 105.026 157.618 157.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1490 0.000128 512 240 380 135168 6.50186 3.49389 38.0152 103.542 151.728 151.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1370 3.2e-05 1024 150 660 571392 47.3127 26.7858 386.001 833.483 1293.75 1293.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 0.000512 4096 135 3160 23040 5.74566 6.56384 228.37 208.346 449.097 449.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 350 0.000256 2048 60 820 39936 13.465 6.94528 67.4613 207.336 295.34 295.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 0.000256 512 300 280 49152 3.57562 1.62589 8.10822 49.981 63.4441 63.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1060 0.000256 1024 70 580 72960 2.90445 3.40813 34.2254 104.757 145.368 145.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 600 6.4e-05 512 225 800 98304 29.2699 6.54099 41.7762 198.363 276.185 276.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 0.000512 1024 440 620 33024 1.4336 1.67117 17.6674 52.1915 73.036 73.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.000128 512 200 260 135168 6.12278 3.39558 18.9841 103.506 132.162 132.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 290 0.001024 4096 61 1640 6912 2.73104 34.3012 104.99 142.063 142.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1490 0.000128 512 240 380 137600 6.42058 3.50208 57.1712 103.402 170.67 170.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1370 3.2e-05 1024 150 660 579200 47.2903 26.9537 575.48 837.779 1487.67 1487.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 0.000512 4096 135 3160 23600 5.79894 6.61482 343.89 209.483 565.859 565.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 350 0.000256 2048 60 820 41600 13.3369 6.94762 103.638 206.826 330.877 330.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 0.000256 512 300 280 51200 3.71866 1.68813 12.1394 51.8387 69.5384 69.6681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1060 0.000256 1024 70 580 72800 2.90877 3.41008 49.9104 104.539 160.841 160.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 600 6.4e-05 512 225 800 102400 30.5667 6.62288 63.9018 206.462 307.799 307.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 0.000512 1024 440 620 33200 1.44406 1.68186 25.6036 52.475 81.276 81.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.000128 512 200 260 134400 6.15402 3.40618 27.7035 103.369 140.789 140.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 290 0.001024 4096 61 1640 7000 2.70931 52.4964 104.432 159.682 159.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1490 0.000128 512 240 380 134400 6.51293 3.49344 40.7301 103.539 154.448 154.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1370 3.2e-05 1024 150 660 576000 46.9805 26.8055 405.108 833.848 1312.9 1313.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 0.000512 4096 135 3160 23200 5.74797 6.55555 239.665 208.408 460.449 460.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 350 0.000256 2048 60 820 41600 13.33 6.94922 73.5796 207.355 301.345 301.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 0.000256 512 300 280 51200 3.72576 1.68963 8.79626 51.9735 66.3385 66.4597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1060 0.000256 1024 70 580 72800 2.90426 3.41178 35.5321 104.811 146.731 146.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 600 6.4e-05 512 225 800 102400 30.5391 6.62864 46.5613 206.604 290.569 290.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 0.000512 1024 440 620 32800 1.43296 1.66381 18.1705 52.2047 73.5445 73.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.000128 512 200 260 134400 6.15142 3.3992 19.9489 103.501 133.153 133.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 290 0.001024 4096 61 1640 6800 2.70867 36.3132 104.445 143.507 143.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1490 0.000128 512 240 384 139776 6.47338 3.51142 41.7877 105 156.948 157.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1370 3.2e-05 1024 150 672 579072 47.3548 26.9051 483.838 838.59 1396.85 1396.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 0.000512 4096 135 3168 23808 5.78765 6.61094 255.529 209.505 477.506 477.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 350 0.000256 2048 60 840 44032 13.3154 7.0615 157.369 209.792 387.669 387.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 960 0.000256 512 300 288 53248 3.68301 1.70189 14.5887 52.4102 72.5365 72.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1060 0.000256 1024 70 576 73536 2.91258 3.41402 36.4509 104.954 147.803 147.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 600 6.4e-05 512 225 816 118784 29.5342 6.70912 53.9541 209.082 299.52 299.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1780 0.000512 1024 440 624 33728 1.43974 1.66707 19.7113 52.4771 75.3677 75.4393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1300 0.000128 512 200 264 137216 6.20611 3.41123 34.2757 104.97 149.024 149.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 290 0.001024 4096 61 1632 7328 2.72589 77.0345 104.959 184.763 184.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1490 0.000128 512 240 384 139520 6.52285 3.52256 44.0353 105.016 159.273 159.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1370 3.2e-05 1024 150 672 579200 47.4643 26.964 452.886 838.43 1365.91 1366.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 0.000512 4096 135 3168 23760 5.80403 6.60262 270.018 209.486 491.987 492.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 350 0.000256 2048 60 840 43840 13.4373 7.05126 159.06 209.825 389.508 389.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 0.000256 512 300 288 53760 3.70042 1.71011 9.8457 52.5923 68.0049 68.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1060 0.000256 1024 70 576 73520 2.92454 3.428 38.4206 104.969 149.819 149.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 600 6.4e-05 512 225 816 117760 29.8063 6.72931 56.5775 209.792 303.152 303.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 0.000512 1024 440 624 33680 1.44384 1.66298 19.7515 52.4731 75.4053 75.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 0.000128 512 200 264 136960 6.23418 3.416 22.2513 104.986 137.044 137.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 290 0.001024 4096 61 1632 7320 2.72179 42.1806 104.968 149.915 149.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1490 0.000128 512 240 384 139008 6.4952 3.51261 43.4047 104.775 158.359 158.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1370 3.2e-05 1024 150 672 578304 47.4103 26.9337 448.023 837.531 1360.06 1360.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 0.000512 4096 135 3168 23808 5.78131 6.6121 266.992 209.471 488.93 488.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 350 0.000256 2048 60 840 43776 13.285 7.03898 85.614 209.356 315.423 315.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 0.000256 512 300 288 52992 3.67862 1.6953 9.68678 52.2188 67.4346 67.5627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1060 0.000256 1024 70 576 73536 2.91226 3.41606 38.2813 104.868 149.549 149.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 600 6.4e-05 512 225 816 116736 29.232 6.62733 56.144 206.216 298.461 298.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 0.000512 1024 440 624 33696 1.44179 1.68595 19.756 52.4712 75.4277 75.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000128 512 200 264 136704 6.21075 3.41782 21.4443 104.741 135.968 136.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 290 0.001024 4096 61 1632 7296 2.72179 41.6051 104.814 149.185 149.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1490 0.000128 512 240 384 138240 6.47578 3.64339 28.8152 104.295 143.4 143.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1370 3.2e-05 1024 150 672 577536 47.3277 26.8773 367.791 836.555 1278.71 1278.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 0.000512 4096 135 3168 23616 5.74509 6.58835 170.281 208.696 391.385 391.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 350 0.000256 2048 60 840 43008 13.309 6.99002 158.62 208.458 387.505 387.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 0.000256 512 300 288 52224 3.6609 1.68278 6.24957 51.738 63.4818 63.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1060 0.000256 1024 70 576 73344 2.89782 3.40992 24.8284 104.8 136.008 136.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 600 6.4e-05 512 225 816 110592 29.7169 6.61504 34.6153 206.251 277.434 277.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1780 0.000512 1024 440 624 33408 1.43197 1.65971 14.4711 52.274 69.9097 69.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 0.000128 512 200 264 135168 6.21562 3.40602 15.0243 104.259 129.064 129.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 290 0.001024 4096 61 1632 7200 2.71155 26.4765 104.567 133.797 133.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1490 0.000128 512 240 384 138880 6.54419 3.52038 49.8982 104.783 164.919 165.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1370 3.2e-05 1024 150 672 578816 47.434 26.9681 515.874 837.727 1428.17 1428.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 0.000512 4096 135 3168 23744 5.81222 6.61709 308.373 209.514 530.388 530.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 350 0.000256 2048 60 840 43904 13.3202 7.11322 98.8088 209.38 328.752 328.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 0.000256 512 300 288 53760 3.68755 1.70922 11.4398 52.4776 69.4667 69.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1060 0.000256 1024 70 576 73472 2.91811 3.42198 44.5848 104.9 155.896 155.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 600 6.4e-05 512 225 816 114688 29.5227 6.64861 63.9132 206.914 307.244 307.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 0.000512 1024 440 624 33712 1.44371 1.68624 22.8669 52.4805 78.551 78.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000128 512 200 264 136192 6.25667 3.41562 25.0053 104.751 139.585 139.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 290 0.001024 4096 61 1632 7280 2.71261 48.2238 104.772 155.749 155.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1490 0.000128 512 240 384 137984 6.5383 3.51232 32.7554 104.82 147.8 147.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1370 3.2e-05 1024 150 672 577024 47.3928 26.9196 329.11 836.57 1240.15 1240.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 0.000512 4096 135 3168 23520 5.75011 6.56998 193.177 208.609 414.176 414.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 350 0.000256 2048 60 840 43904 13.2892 7.04128 195.82 209.531 425.813 425.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 0.000256 512 300 288 51968 3.6977 1.69027 7.17098 51.9139 64.6257 64.7615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1060 0.000256 1024 70 576 73248 2.90496 3.41437 28.6051 104.819 139.817 139.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 600 6.4e-05 512 225 816 100352 29.9058 6.56384 35.7271 202.14 274.566 274.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 0.000512 1024 440 624 33376 1.43507 1.65456 14.5301 52.2524 69.9443 70.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.000128 512 200 264 136192 6.24659 3.41606 16.2033 104.78 130.8 130.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 290 0.001024 4096 61 1632 7168 2.70746 30.1114 104.475 137.335 137.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1490 0.000128 512 240 384 139264 6.49142 3.51091 48.8568 104.704 163.728 163.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1370 3.2e-05 1024 150 672 578560 47.2615 26.9172 500.423 838.577 1413.33 1413.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 0.000512 4096 135 3168 23680 5.77542 6.61478 297.148 209.39 518.999 519.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 350 0.000256 2048 60 840 43520 13.2885 7.01235 95.3986 209.234 325.059 325.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 0.000256 512 300 288 53248 3.6879 1.70186 10.8976 52.4439 68.8906 69.0217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1060 0.000256 1024 70 576 73344 2.9089 3.41197 43.4775 104.843 154.713 154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 600 6.4e-05 512 225 816 114688 29.8922 6.7031 60.4617 209.153 306.445 306.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 0.000512 1024 440 624 33664 1.4385 1.69165 22.0741 52.4479 77.7239 77.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000128 512 200 264 136192 6.21146 3.40976 24.2565 104.671 138.706 138.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 290 0.001024 4096 61 1632 7296 2.72589 47.0505 104.988 154.807 154.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1490 0.000128 512 240 384 139264 6.49434 3.51027 33.2295 104.625 148.033 148.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1370 3.2e-05 1024 150 672 577536 47.313 26.9264 336.107 837.71 1248.22 1248.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 0.000512 4096 135 3168 23552 5.7897 6.6247 196.822 209.49 418.797 418.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 350 0.000256 2048 60 840 43008 13.3612 7.02054 63.8646 209.171 293.547 293.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 0.000256 512 300 288 53248 3.6969 1.70598 7.49933 52.4247 65.4819 65.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1060 0.000256 1024 70 576 73216 2.90346 3.4096 29.3908 104.639 140.414 140.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 600 6.4e-05 512 225 816 114688 29.8906 6.70723 40.0882 208.956 285.88 286.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 0.000512 1024 440 624 33536 1.44214 1.68755 14.8995 52.4772 70.578 70.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.000128 512 200 264 135168 6.2712 3.41197 16.3486 104.591 130.778 130.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 290 0.001024 4096 61 1632 7168 2.7169 30.9985 104.525 138.285 138.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1490 0.000128 512 240 384 138240 6.53238 3.52256 53.6694 104.586 168.486 168.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1370 3.2e-05 1024 150 672 578304 47.4664 26.9616 548.12 837.959 1460.68 1460.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 0.000512 4096 135 3168 23616 5.77946 6.60106 324.792 209.186 546.434 546.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 350 0.000256 2048 60 840 43200 13.3395 7.01533 102.842 209.011 332.342 332.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 0.000256 512 300 288 52992 3.66106 1.69242 11.9034 52.0029 69.4208 69.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1060 0.000256 1024 70 576 73440 2.92205 3.42582 47.1859 104.948 158.555 158.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 600 6.4e-05 512 225 816 110592 29.4079 6.58022 65.3076 204.273 305.816 306.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 0.000512 1024 440 624 33552 1.44176 1.68346 24.269 52.4065 79.8732 79.9396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000128 512 200 264 135936 6.23085 3.42067 26.3003 104.546 140.656 140.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 290 0.001024 4096 61 1632 7272 2.7177 51.3425 104.864 158.968 159.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1490 0.000128 512 240 384 135936 6.49533 3.50618 37.8976 103.789 151.86 151.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1370 3.2e-05 1024 150 672 578304 47.345 26.9418 385.516 837.517 1297.48 1297.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 0.000512 4096 135 3168 23616 5.7864 6.61453 228.774 209.412 450.663 450.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 350 0.000256 2048 60 840 42624 13.2145 6.9569 71.851 207.51 299.659 299.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 0.000256 512 300 288 50688 3.67046 1.67322 8.15213 51.2399 64.8887 65.0172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1060 0.000256 1024 70 576 73152 2.90634 3.40787 33.2349 104.583 144.205 144.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 600 6.4e-05 512 225 816 92160 29.833 6.54214 38.6722 197.992 273.28 273.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 0.000512 1024 440 624 33408 1.44179 1.68723 17.0136 52.4565 72.6692 72.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.000128 512 200 264 133632 6.22986 3.40928 18.4224 103.749 131.963 132.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 290 0.001024 4096 61 1632 7200 2.71939 35.7343 104.796 143.291 143.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1490 0.000128 512 240 384 139520 6.49325 3.5177 52.2849 105.046 167.515 167.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1370 3.2e-05 1024 150 672 578560 47.3183 26.9419 519.779 837.912 1432.11 1432.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 0.000512 4096 135 3168 23680 5.76307 6.6073 310.343 209.134 531.92 531.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 350 0.000256 2048 60 840 42880 13.2718 7.01398 96.4189 208.075 324.91 325.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 0.000256 512 300 288 52480 3.64563 1.68909 11.2242 51.7244 68.4361 68.5609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1060 0.000256 1024 70 576 73280 2.90851 3.41814 44.7259 104.733 155.859 155.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 600 6.4e-05 512 225 816 112640 29.5468 6.62573 63.1257 206.247 305.783 305.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 0.000512 1024 440 624 33600 1.43626 1.68368 23.0249 52.3895 78.6079 78.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000128 512 200 264 136960 6.22826 3.41933 25.1533 104.933 139.886 140.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 290 0.001024 4096 61 1632 7280 2.72179 48.6461 104.899 156.31 156.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1490 0.000128 512 240 384 135680 6.45002 3.49184 36.1088 103.379 149.601 149.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1370 3.2e-05 1024 150 672 578560 47.2409 26.907 374.929 838.586 1287.82 1287.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 0.000512 4096 135 3168 23360 5.7487 6.59251 220.013 208.835 441.26 441.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 350 0.000256 2048 60 840 42240 13.1604 6.92838 69.0869 206.709 296.012 296.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 0.000256 512 300 288 51200 3.70182 1.68352 8.08544 51.8129 65.4362 65.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1060 0.000256 1024 70 576 72960 2.89936 3.40861 32.3113 104.699 143.39 143.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 600 6.4e-05 512 225 816 102400 30.5041 6.6169 41.7611 206.431 285.545 285.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 0.000512 1024 440 624 33280 1.43558 1.67731 16.6022 52.3104 72.0975 72.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.000128 512 200 264 133120 6.17248 3.39763 17.8133 103.342 130.883 131.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 290 0.001024 4096 61 1632 7200 2.72582 34.8531 104.978 142.601 142.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1490 0.000128 512 240 384 138240 6.37341 3.50822 62.3651 104.348 176.764 176.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1370 3.2e-05 1024 150 672 577536 47.2268 26.8759 672.389 837.039 1583.69 1583.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 0.000512 4096 135 3168 23616 5.75325 6.59251 396.548 208.819 617.789 617.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 350 0.000256 2048 60 840 43008 13.2687 6.9983 125.26 208.577 354.229 354.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 0.000256 512 300 288 52224 3.65549 1.68899 14.3376 51.7597 71.5922 71.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1060 0.000256 1024 70 576 73344 2.8985 3.41072 57.9975 104.86 169.237 169.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 600 6.4e-05 512 225 816 110592 29.7009 6.62253 79.8492 206.375 322.788 322.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 0.000512 1024 440 624 33408 1.43565 1.68067 29.7369 52.3072 85.2281 85.2951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.000128 512 200 264 135168 6.21072 3.40669 32.0588 104.315 146.145 146.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 290 0.001024 4096 61 1632 7200 2.71357 61.9684 104.618 169.342 169.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1490 0.000128 512 240 384 135168 6.4993 3.49635 40.9924 103.403 154.563 154.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1370 3.2e-05 1024 150 672 577536 47.3244 26.8923 429.202 837.335 1340.91 1341.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 0.000512 4096 135 3168 23424 5.77565 6.61622 253.58 209.36 475.405 475.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 350 0.000256 2048 60 840 41472 13.2923 6.9615 77.2097 206.797 304.388 304.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 0.000256 512 300 288 52224 3.66851 1.68509 9.43645 51.8329 66.7741 66.9021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1060 0.000256 1024 70 576 72960 2.89382 3.40582 36.9121 104.487 147.77 147.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 600 6.4e-05 512 225 816 98304 29.2258 6.53674 46.7006 198.218 280.919 281.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 0.000512 1024 440 624 33408 1.43811 1.68694 19.0806 52.4464 74.725 74.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.000128 512 200 264 132096 6.23517 3.39914 20.5935 103.364 133.744 133.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 290 0.001024 4096 61 1632 7104 2.71565 38.0018 104.639 145.398 145.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1490 0.000128 512 240 384 137600 6.35322 3.51987 61.2423 104.339 175.621 175.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1370 3.2e-05 1024 150 672 577600 47.5572 26.977 657.734 837.072 1569.5 1569.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 0.000512 4096 135 3168 23600 5.79098 6.59053 390.631 208.806 611.89 611.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 350 0.000256 2048 60 840 43200 13.3389 7.02653 123.515 208.559 352.568 352.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 0.000256 512 300 288 51200 3.71485 1.68998 13.9129 51.7354 71.2037 71.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1060 0.000256 1024 70 576 73400 2.92304 3.41773 56.781 104.868 168.061 168.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 600 6.4e-05 512 225 816 115200 29.344 6.63728 82.1047 206.258 324.585 324.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 0.000512 1024 440 624 33400 1.44218 1.67731 29.0435 52.3029 84.5381 84.6066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.000128 512 200 264 136000 6.2168 3.41606 31.9377 104.299 146.024 146.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 290 0.001024 4096 61 1632 7200 2.70976 60.805 104.576 168.135 168.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1490 0.000128 512 240 384 134400 6.55382 3.50016 42.0849 103.412 155.725 155.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1370 3.2e-05 1024 150 672 576000 47.5864 26.9539 445.581 837.863 1358.14 1358.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 0.000512 4096 135 3168 23600 5.79789 6.60685 265.729 209.506 487.715 487.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 350 0.000256 2048 60 840 41600 13.3326 6.94477 81.5276 206.84 308.772 308.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 0.000256 512 300 288 51200 3.71878 1.68806 9.6313 51.8425 67.0332 67.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1060 0.000256 1024 70 576 72800 2.90784 3.41606 38.5118 104.548 149.452 149.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 600 6.4e-05 512 225 816 102400 30.5812 6.63296 49.7747 206.482 293.707 293.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 0.000512 1024 440 624 33200 1.44563 1.68032 19.7412 52.4825 75.4202 75.4886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.000128 512 200 264 134400 6.15984 3.40403 21.5305 103.375 134.622 134.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 290 0.001024 4096 61 1632 7000 2.70166 39.914 104.126 146.783 146.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1490 0.000128 512 240 384 137984 6.44266 3.51046 60.5019 104.8 175.421 175.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1370 3.2e-05 1024 150 672 577024 47.3939 26.9165 642.394 836.459 1553.33 1553.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 0.000512 4096 135 3168 23520 5.76339 6.57197 382.074 208.585 603.069 603.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 350 0.000256 2048 60 840 43904 13.2729 7.03693 123.312 209.503 353.251 353.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 0.000256 512 300 288 51968 3.69232 1.69165 13.8734 51.9103 71.3208 71.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1060 0.000256 1024 70 576 73248 2.91126 3.41376 55.4385 104.808 166.643 166.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 600 6.4e-05 512 225 816 100352 29.9087 6.56496 70.0874 202.121 308.919 309.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 0.000512 1024 440 624 33376 1.43552 1.67232 28.4438 52.2486 83.871 83.9369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000128 512 200 264 136192 6.24608 3.41811 31.3301 104.766 145.917 146.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 290 0.001024 4096 61 1632 7168 2.70886 58.3634 104.456 165.57 165.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1490 0.000128 512 240 384 136192 6.47526 3.49184 40.6988 103.667 154.506 154.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1370 3.2e-05 1024 150 672 577024 47.3269 26.8897 427.484 836.564 1338.43 1338.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 0.000512 4096 135 3168 23296 5.73635 6.55312 250.385 207.954 470.703 470.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 350 0.000256 2048 60 840 43008 13.1825 6.95075 80.39 207.378 308.03 308.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 0.000256 512 300 288 50176 3.6313 1.65341 8.91213 50.7748 65.1236 65.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1060 0.000256 1024 70 576 72576 2.89587 3.40582 36.6285 104.34 147.341 147.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 600 6.4e-05 512 225 816 86016 29.3243 6.43562 40.1174 192.552 268.665 268.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 0.000512 1024 440 624 33152 1.4329 1.66912 18.9469 52.0895 74.2063 74.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.000128 512 200 264 132608 6.24691 3.39981 20.3162 103.625 133.744 133.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 290 0.001024 4096 61 1632 6944 2.70326 37.2123 104.02 143.978 144.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1490 0.000128 512 240 384 138240 6.49635 3.51584 57.5027 104.566 172.246 172.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1370 3.2e-05 1024 150 672 577920 47.4456 27.2937 627.942 837.102 1539.94 1540.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 0.000512 4096 135 3168 23520 5.79994 6.60787 368.533 209.341 590.355 590.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 350 0.000256 2048 60 840 43200 13.3657 7.02854 117.534 209.035 347.094 347.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 0.000256 512 300 288 51840 3.69085 1.68896 13.451 51.7478 70.7301 70.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1060 0.000256 1024 70 576 73440 2.92266 3.4239 54.279 104.897 165.597 165.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 600 6.4e-05 512 225 816 107520 30.1049 6.63085 73.1898 206.269 316.435 316.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 0.000512 1024 440 624 33600 1.44403 1.68515 28.0078 52.4367 83.6465 83.7109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.000128 512 200 264 136320 6.21766 3.42221 30.4707 104.531 144.795 144.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 290 0.001024 4096 61 1632 7200 2.71718 57.1146 104.686 164.56 164.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1490 0.000128 512 240 384 134400 6.51699 3.49594 39.6287 103.44 153.256 153.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1370 3.2e-05 1024 150 672 576000 47.2314 26.8588 405.92 835.366 1315.54 1315.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 0.000512 4096 135 3168 23040 5.71187 6.52611 234.463 207.573 454.344 454.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 350 0.000256 2048 60 840 42240 13.215 6.97139 74.9139 206.948 302.182 302.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 0.000256 512 300 288 49920 3.76355 1.68861 8.53869 51.872 66.0147 66.1449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1060 0.000256 1024 70 576 72960 2.90611 3.41478 35.0884 104.821 146.303 146.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 600 6.4e-05 512 225 816 92160 31.423 6.62918 40.9932 206.615 285.901 286.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 0.000512 1024 440 624 33120 1.42573 1.6608 18.018 51.996 73.1739 73.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.000128 512 200 264 134400 6.14637 3.40221 19.7685 103.41 132.883 133.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 290 0.001024 4096 61 1632 6960 2.70365 35.7706 104.131 142.65 142.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1490 0.000128 512 240 384 139264 6.39546 3.51222 55.2252 104.743 170.043 170.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1370 3.2e-05 1024 150 672 577536 47.3312 26.9007 601.011 838.637 1514.04 1514.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 0.000512 4096 135 3168 23552 5.77744 6.6281 354.451 209.72 576.649 576.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 350 0.000256 2048 60 840 43008 13.3661 7.03306 112.048 209.538 342.113 342.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 0.000256 512 300 288 53248 3.69488 1.70803 13.3126 52.488 71.3564 71.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1060 0.000256 1024 70 576 73216 2.90192 3.4088 51.6299 104.753 162.766 162.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 600 6.4e-05 512 225 816 114688 29.9002 6.70925 74.5137 209.181 320.54 320.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 0.000512 1024 440 624 33536 1.44586 1.69178 26.682 52.532 82.4245 82.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.000128 512 200 264 135168 6.26784 3.40992 28.8388 104.707 143.373 143.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 290 0.001024 4096 61 1632 7168 2.71277 54.4333 104.641 161.83 161.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1490 0.000128 512 240 384 139264 6.4952 3.51277 40.111 104.731 155.025 155.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1370 3.2e-05 1024 150 672 573440 47.463 26.8439 401.703 835.262 1311.43 1311.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 0.000512 4096 135 3168 23040 5.72211 6.53472 233.826 207.462 453.616 453.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 350 0.000256 2048 60 840 43008 13.4174 7.02874 75.7829 209.54 305.897 306.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 0.000256 512 300 288 53248 3.71014 1.70461 9.03261 52.5193 67.1215 67.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1060 0.000256 1024 70 576 73216 2.90589 3.41037 35.0564 104.827 146.273 146.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 600 6.4e-05 512 225 816 98304 29.2269 6.54336 43.5512 198.086 277.645 277.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 0.000512 1024 440 624 32768 1.42432 1.66298 17.5481 51.9683 72.6761 72.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.000128 512 200 264 135168 6.27843 3.41197 19.5951 104.688 134.127 134.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 290 0.001024 4096 61 1632 6912 2.69814 34.4433 103.859 141.046 141.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1490 0.000128 512 240 375 139776 6.47174 3.51267 46.2813 104.921 161.367 161.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1370 3.2e-05 1024 150 675 577024 47.452 26.9014 554.493 837.717 1466.73 1466.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 0.000512 4096 135 3175 23744 5.78134 6.61504 288.387 209.351 510.212 510.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 350 0.000256 2048 60 825 43008 13.4451 7.0544 170.775 209.636 401.046 401.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 960 0.000256 512 300 275 53760 3.66755 1.70323 16.0664 52.3719 73.9601 74.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1060 0.000256 1024 70 575 73536 2.91078 3.41974 41.6835 104.87 152.959 153.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 600 6.4e-05 512 225 800 114688 29.8539 6.71341 58.2692 208.983 304.067 304.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1780 0.000512 1024 440 625 33664 1.43846 1.67117 22.5279 52.4406 78.1491 78.2251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1300 0.000128 512 200 250 136192 6.25488 3.41014 36.9622 104.887 151.675 151.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 290 0.001024 4096 61 1650 7168 2.72317 85.6475 104.747 193.16 193.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1490 0.000128 512 240 375 140160 6.49709 3.52074 41.9953 105.027 157.217 157.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1370 3.2e-05 1024 150 675 577280 47.6274 26.9602 440.597 838.506 1353.85 1353.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 0.000512 4096 135 3175 23760 5.80944 6.60774 260.302 209.503 482.295 482.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 350 0.000256 2048 60 825 42880 13.5403 7.05536 149.687 209.877 380.29 380.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 0.000256 512 300 275 53760 3.70358 1.70928 9.21568 52.5993 67.3776 67.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1060 0.000256 1024 70 575 73520 2.92426 3.42221 37.026 104.98 148.421 148.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 600 6.4e-05 512 225 800 117760 29.8161 6.73133 53.8859 209.809 300.484 300.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 0.000512 1024 440 625 33680 1.44387 1.66298 19.0968 52.4803 74.7538 74.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 0.000128 512 200 250 136320 6.2657 3.42221 20.7709 104.996 135.607 135.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 290 0.001024 4096 61 1650 7160 2.71824 39.8989 104.848 147.508 147.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1490 0.000128 512 240 375 139520 6.47754 3.51786 27.6202 104.951 142.741 142.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1370 3.2e-05 1024 150 675 577280 47.5635 27.0459 361.318 837.844 1273.94 1274.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 0.000512 4096 135 3175 23680 5.77107 6.60573 167.924 209.091 389.464 389.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 350 0.000256 2048 60 825 42240 13.4069 6.97917 146.128 208.119 374.765 374.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 960 0.000256 512 300 275 52480 3.6553 1.68461 12.9877 51.7216 70.2028 70.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1060 0.000256 1024 70 575 73280 2.90816 3.41603 24.1759 104.716 135.287 135.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 600 6.4e-05 512 225 800 112640 29.5427 6.62646 33.796 206.201 276.408 276.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1780 0.000512 1024 440 625 33600 1.43578 1.66854 14.1291 52.3798 69.6847 69.7617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1300 0.000128 512 200 250 135680 6.30186 3.41754 30.6242 104.914 145.417 145.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 290 0.001024 4096 61 1650 7120 2.7183 74.0286 104.753 181.545 181.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1490 0.000128 512 240 375 139776 6.47334 3.51658 44.9661 104.867 159.995 160.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1370 3.2e-05 1024 150 675 576768 47.5308 26.9368 467.891 838.254 1380.78 1380.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 0.000512 4096 135 3175 23712 5.78509 6.61341 275.804 209.633 497.911 497.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 350 0.000256 2048 60 825 43008 13.3883 7.04093 86.5829 209.533 316.677 316.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 0.000256 512 300 275 52992 3.68262 1.69837 9.74762 52.2542 67.5417 67.6664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1060 0.000256 1024 70 575 73536 2.9143 3.41706 39.6321 104.949 150.986 151.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 600 6.4e-05 512 225 800 110592 29.7599 6.62576 54.1054 206.386 297.119 297.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 0.000512 1024 440 625 33696 1.44147 1.6904 20.4188 52.5096 76.1333 76.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.000128 512 200 250 135936 6.2559 3.41811 21.3888 104.831 136.05 136.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 290 0.001024 4096 61 1650 7152 2.71629 42.2359 104.848 149.843 149.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1490 0.000128 512 240 375 138240 6.45891 3.5072 29.6304 104.376 144.147 144.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1370 3.2e-05 1024 150 675 576000 47.375 26.8872 301.788 837.237 1213.45 1213.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 0.000512 4096 135 3175 23424 5.75712 6.59661 176.029 208.864 397.322 397.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 350 0.000256 2048 60 825 42240 13.4095 6.98989 154.154 208.626 383.315 383.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 0.000256 512 300 275 52224 3.6633 1.68586 6.2808 51.7824 63.5699 63.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1060 0.000256 1024 70 575 73344 2.89958 3.41389 25.6541 104.886 136.93 137.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 600 6.4e-05 512 225 800 110592 29.6957 6.62131 35.2869 206.422 278.263 278.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 0.000512 1024 440 625 33408 1.43565 1.6641 13.2116 52.3163 68.7009 68.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 0.000128 512 200 250 135168 6.21501 3.40787 15.0702 104.341 129.192 129.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 290 0.001024 4096 61 1650 7104 2.71946 27.2099 104.849 134.822 134.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1490 0.000128 512 240 375 139776 6.51494 3.51632 47.7985 104.861 162.866 162.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1370 3.2e-05 1024 150 675 577024 47.5509 26.966 501.567 838.362 1414.61 1414.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 0.000512 4096 135 3175 23744 5.81546 6.61299 296.934 209.674 519.111 519.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 350 0.000256 2048 60 825 43008 13.4251 7.0528 93.0228 209.55 323.181 323.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 0.000256 512 300 275 53760 3.69248 1.70995 10.7095 52.5202 68.7857 68.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1060 0.000256 1024 70 575 73472 2.92355 3.42858 42.8744 104.976 154.274 154.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 600 6.4e-05 512 225 800 107520 30.2065 6.64576 56.8176 207.073 300.977 301.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 0.000512 1024 440 625 33600 1.44774 1.68886 22.0366 52.5251 77.7689 77.8362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000128 512 200 250 136192 6.26384 3.41946 23.4237 104.827 138.088 138.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 290 0.001024 4096 61 1650 7168 2.7225 46.4849 104.975 154.225 154.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1490 0.000128 512 240 375 139776 6.47722 3.51616 31.5643 104.825 146.552 146.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1370 3.2e-05 1024 150 675 575232 47.5006 26.9152 320.181 836.578 1231.34 1231.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 0.000512 4096 135 3175 23520 5.75133 6.57603 186.171 208.614 407.185 407.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 350 0.000256 2048 60 825 43008 13.4224 7.10973 180.39 209.532 410.583 410.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 0.000256 512 300 275 51968 3.69568 1.6903 6.82045 51.921 64.2836 64.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1060 0.000256 1024 70 575 73248 2.90752 3.41046 27.6265 104.827 138.844 138.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 600 6.4e-05 512 225 800 100352 29.9221 6.56813 33.9493 202.146 272.822 273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 0.000512 1024 440 625 33376 1.43584 1.65344 14.0645 52.2589 69.4841 69.5625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 0.000128 512 200 250 136192 6.24515 3.41312 15.202 104.784 129.798 129.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 290 0.001024 4096 61 1650 7056 2.71565 29.2844 104.593 136.637 136.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1490 0.000128 512 240 375 139264 6.49606 3.51507 49.4759 104.601 164.265 164.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1370 3.2e-05 1024 150 675 576512 47.4173 26.9073 523.933 837.839 1436.26 1436.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 0.000512 4096 135 3175 23680 5.77229 6.61504 308.312 209.181 529.955 530.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 350 0.000256 2048 60 825 42496 13.4243 7.02902 95.641 209.028 325.252 325.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 0.000256 512 300 275 53248 3.68752 1.7008 10.9904 52.3902 68.9229 69.0489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1060 0.000256 1024 70 575 73344 2.90851 3.40829 44.6991 104.745 155.83 155.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 600 6.4e-05 512 225 800 114688 29.8908 6.70554 62.1335 208.948 307.915 308.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 0.000512 1024 440 625 33536 1.44038 1.68694 23.0007 52.3981 78.5994 78.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000128 512 200 250 135168 6.26147 3.40947 24.0849 104.561 138.471 138.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 290 0.001024 4096 61 1650 7104 2.71565 47.55 104.58 154.888 154.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1490 0.000128 512 240 375 139264 6.49853 3.51376 33.7257 104.736 148.646 148.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1370 3.2e-05 1024 150 675 575488 47.51 27.1571 349.1 838.557 1262.49 1262.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 0.000512 4096 135 3175 23552 5.79994 6.63027 204.059 209.7 426.263 426.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 350 0.000256 2048 60 825 41984 13.4358 7.01869 63.9224 209.376 293.882 293.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 0.000256 512 300 275 53248 3.69402 1.70736 7.55491 52.4767 65.5876 65.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1060 0.000256 1024 70 575 73216 2.90067 3.40787 30.1473 104.747 141.274 141.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 600 6.4e-05 512 225 800 114688 29.8905 6.70778 41.0728 209.162 287.073 287.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 0.000512 1024 440 625 33536 1.44224 1.68694 15.4173 52.5282 71.1468 71.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.000128 512 200 250 135168 6.26384 3.40992 16.3832 104.692 130.91 131.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 290 0.001024 4096 61 1650 7040 2.71322 31.6518 104.666 139.074 139.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1490 0.000128 512 240 375 139392 6.49283 3.52432 54.3636 104.515 169.068 169.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1370 3.2e-05 1024 150 675 577152 47.4636 26.9631 552.727 837.414 1464.73 1464.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 0.000512 4096 135 3175 23616 5.78435 6.6048 324.631 209.051 546.144 546.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 350 0.000256 2048 60 825 42624 13.4178 7.02682 100.665 208.883 330.122 330.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 0.000256 512 300 275 52992 3.66522 1.69165 11.6282 51.972 69.1104 69.2367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1060 0.000256 1024 70 575 73440 2.91802 3.42461 47.0564 104.88 158.352 158.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 600 6.4e-05 512 225 800 101376 30.2702 6.58432 59.253 204.145 300.486 300.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 0.000512 1024 440 625 33552 1.44045 1.68346 24.2608 52.3735 79.8289 79.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.000128 512 200 250 135936 6.23638 3.4215 25.5125 104.479 139.806 139.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 290 0.001024 4096 61 1650 7128 2.7143 50.5374 104.75 158.045 158.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1490 0.000128 512 240 375 138240 6.39904 3.50797 38.3577 103.889 152.326 152.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1370 3.2e-05 1024 150 675 576000 47.5016 26.9359 397.738 838.301 1310.63 1310.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 0.000512 4096 135 3175 23616 5.7881 6.60685 234.901 209.634 457.002 457.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 350 0.000256 2048 60 825 41472 13.3663 6.96003 71.3383 207.725 299.517 299.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 0.000256 512 300 275 50688 3.66806 1.67594 8.06301 51.2911 64.8547 64.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1060 0.000256 1024 70 575 73152 2.90438 3.41008 34.06 104.69 145.138 145.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 600 6.4e-05 512 225 800 92160 29.8547 6.54131 39.2434 198.269 274.145 274.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 0.000512 1024 440 625 33408 1.4377 1.69158 17.5186 52.5093 73.2285 73.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.000128 512 200 250 133632 6.22419 3.41171 18.3553 103.852 131.998 132.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 290 0.001024 4096 61 1650 7056 2.71267 35.9109 104.854 143.52 143.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1490 0.000128 512 240 375 139520 6.48938 3.51744 52.0713 105.019 167.265 167.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1370 3.2e-05 1024 150 675 577280 47.4047 26.9424 539.089 838.311 1451.91 1452.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 0.000512 4096 135 3175 23680 5.76307 6.60326 317.266 209.223 538.927 538.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 350 0.000256 2048 60 825 42240 13.3543 6.98368 97.3698 208.248 326.083 326.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 0.000256 512 300 275 52480 3.64518 1.6855 11.2428 51.7447 68.4744 68.6023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1060 0.000256 1024 70 575 73280 2.90611 3.41136 45.9141 104.784 157.087 157.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 600 6.4e-05 512 225 800 112640 29.5462 6.62528 63.8582 206.341 306.608 306.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 0.000512 1024 440 625 33600 1.43958 1.68531 23.7863 52.4169 79.4011 79.4685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.000128 512 200 250 135680 6.2841 3.41366 24.839 104.983 139.675 139.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 290 0.001024 4096 61 1650 7120 2.71568 49.2821 104.814 156.853 156.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1490 0.000128 512 240 375 135680 6.45651 3.49594 36.0618 103.378 149.572 149.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1370 3.2e-05 1024 150 675 576000 47.4255 26.908 380.526 838.595 1293.62 1293.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 0.000512 4096 135 3175 23360 5.74864 6.59315 221.838 208.843 443.096 443.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 350 0.000256 2048 60 825 40960 13.3046 6.93389 67.2865 206.716 294.374 294.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 0.000256 512 300 275 51200 3.70131 1.6863 7.89046 51.8179 65.2589 65.3852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1060 0.000256 1024 70 575 72960 2.90048 3.41197 32.4386 104.703 143.528 143.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 600 6.4e-05 512 225 800 102400 30.4979 6.62122 41.4621 206.437 285.262 285.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 0.000512 1024 440 625 33280 1.43402 1.68224 16.7727 52.314 72.2777 72.3457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.000128 512 200 250 133120 6.17846 3.39862 17.4389 103.339 130.515 130.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 290 0.001024 4096 61 1650 7040 2.71718 34.229 104.848 141.837 141.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1490 0.000128 512 240 375 138240 6.26867 3.50602 60.0028 104.373 174.317 174.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1370 3.2e-05 1024 150 675 576000 47.3398 26.9552 657.708 837.23 1569.4 1569.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 0.000512 4096 135 3175 23424 5.75488 6.59424 383.927 208.862 605.214 605.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 350 0.000256 2048 60 825 42240 13.3668 6.98992 119.208 208.627 348.324 348.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 0.000256 512 300 275 52224 3.65418 1.68678 13.5985 51.7727 70.87 70.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1060 0.000256 1024 70 575 73344 2.90304 3.4071 56.2316 104.886 167.498 167.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 600 6.4e-05 512 225 800 110592 29.7064 6.61504 77.1727 206.424 320.162 320.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 0.000512 1024 440 625 33408 1.43357 1.67827 28.9392 52.3163 84.4377 84.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.000128 512 200 250 135168 6.22 3.40586 30.4906 104.337 144.612 144.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 290 0.001024 4096 61 1650 7104 2.71571 59.9296 104.847 167.537 167.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1490 0.000128 512 240 375 135168 6.49786 3.49555 40.135 103.335 153.633 153.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1370 3.2e-05 1024 150 675 574464 47.5537 26.891 440.08 836.695 1351.38 1351.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 0.000512 4096 135 3175 23424 5.76922 6.6112 258.872 209.211 480.539 480.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 350 0.000256 2048 60 825 41472 13.3001 6.93139 78.9345 206.659 305.951 306.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 0.000256 512 300 275 52224 3.67152 1.68291 9.20186 51.796 66.5117 66.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1060 0.000256 1024 70 575 72960 2.89853 3.4055 37.6857 104.418 148.478 148.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 600 6.4e-05 512 225 800 98304 29.2295 6.54198 46.4373 198.08 280.533 280.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 0.000512 1024 440 625 33408 1.43923 1.68771 19.6251 52.409 75.2318 75.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.000128 512 200 250 132096 6.23037 4.72122 20.1575 103.293 134.559 134.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 290 0.001024 4096 61 1650 6912 2.70282 37.2122 104.249 144.207 144.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1490 0.000128 512 240 375 139200 6.38106 3.52266 60.956 104.412 175.439 175.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1370 3.2e-05 1024 150 675 576000 47.6188 26.9759 654.936 837.654 1567.35 1567.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 0.000512 4096 135 3175 23600 5.79325 6.58842 387.366 208.944 608.764 608.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 350 0.000256 2048 60 825 42400 13.4534 7.12445 119.291 208.697 348.694 348.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 0.000256 512 300 275 52800 3.65456 1.6881 13.8319 51.772 71.1044 71.2294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1060 0.000256 1024 70 575 73400 2.924 3.41891 55.9748 104.942 167.333 167.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 600 6.4e-05 512 225 800 102400 30.5627 6.63386 71.462 206.402 315.301 315.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 0.000512 1024 440 625 33400 1.44166 1.67722 28.7877 52.3407 84.3197 84.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.000128 512 200 250 134400 6.28893 3.41696 30.3905 104.374 144.624 144.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 290 0.001024 4096 61 1650 7100 2.71587 60.2637 104.836 167.858 167.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1490 0.000128 512 240 375 137600 6.42125 3.5015 43.0788 103.39 156.564 156.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1370 3.2e-05 1024 150 675 576000 47.5931 26.9528 440.904 837.674 1353.29 1353.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 0.000512 4096 135 3175 23600 5.80294 6.60707 261.704 209.454 483.642 483.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 350 0.000256 2048 60 825 41600 13.3293 6.95667 80.2447 206.787 307.445 307.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 0.000256 512 300 275 51200 3.71981 1.69136 9.14186 51.834 66.5384 66.6645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1060 0.000256 1024 70 575 72800 2.91286 3.41373 37.7791 104.524 148.701 148.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 600 6.4e-05 512 225 800 102400 30.6019 6.63098 48.2872 206.438 292.194 292.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 0.000512 1024 440 625 33200 1.44 1.68346 19.51 52.4695 75.1738 75.2395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.000128 512 200 250 131200 6.29683 3.41101 20.1834 103.352 133.402 133.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 290 0.001024 4096 61 1650 7000 2.71498 39.7281 104.823 147.309 147.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1490 0.000128 512 240 375 139776 6.37773 3.51248 58.479 104.776 173.318 173.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1370 3.2e-05 1024 150 675 575232 47.5129 26.9172 638.461 836.337 1549.4 1549.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 0.000512 4096 135 3175 23520 5.76758 6.56627 373.997 208.536 594.94 595.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 350 0.000256 2048 60 825 43008 13.3991 7.04848 117.876 209.454 347.909 348.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 0.000256 512 300 275 51968 3.69478 1.6896 13.3592 51.895 70.7995 70.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1060 0.000256 1024 70 575 73248 2.90851 3.41437 54.3302 104.783 165.511 165.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 600 6.4e-05 512 225 800 100352 29.9158 6.56435 67.7637 202.077 306.558 306.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 0.000512 1024 440 625 33376 1.4336 1.67526 27.9733 52.2428 83.3983 83.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.000128 512 200 250 136192 6.24947 3.41322 29.8654 104.744 144.424 144.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 290 0.001024 4096 61 1650 7056 2.71747 57.6791 104.557 164.997 165.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1490 0.000128 512 240 375 136192 6.47603 3.49504 39.0295 103.69 152.863 152.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1370 3.2e-05 1024 150 675 573440 47.6431 26.8854 419.454 836.71 1330.85 1330.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 0.000512 4096 135 3175 23296 5.74262 6.55699 244.069 208.007 464.449 464.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 350 0.000256 2048 60 825 41216 13.3649 6.95101 75.09 207.428 302.964 303.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 0.000256 512 300 275 50176 3.6295 1.65523 8.5447 50.7888 64.7701 64.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1060 0.000256 1024 70 575 72576 2.88736 3.40173 35.586 104.368 146.316 146.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 600 6.4e-05 512 225 800 86016 29.3217 8.11981 38.5676 192.6 268.848 269.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 0.000512 1024 440 625 33152 1.42909 1.66768 18.5125 52.106 73.7863 73.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.000128 512 200 250 132608 6.25066 3.40026 19.2786 103.652 132.739 132.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 290 0.001024 4096 61 1650 6944 2.71258 37.9551 104.602 145.311 145.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1490 0.000128 512 240 375 138240 6.49613 3.52051 56.0841 104.653 170.922 171.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1370 3.2e-05 1024 150 675 576000 47.5848 26.9435 620.483 837.783 1532.95 1533.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 0.000512 4096 135 3175 23520 5.79597 6.61034 361.984 209.512 583.975 584.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 350 0.000256 2048 60 825 42240 13.4662 7.02464 112.07 209.209 341.9 342.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 0.000256 512 300 275 51840 3.688 1.68813 12.7173 51.7872 70.0403 70.1683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1060 0.000256 1024 70 575 73440 2.92275 3.4256 53.0254 104.982 164.428 164.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 600 6.4e-05 512 225 800 107520 30.1254 6.6313 70.629 206.439 314.06 314.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 0.000512 1024 440 625 33600 1.4433 1.6855 27.418 52.4839 83.0983 83.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.000128 512 200 250 134400 6.31059 3.41766 28.5523 104.614 143.049 143.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 290 0.001024 4096 61 1650 7080 2.71798 56.1633 104.864 163.789 163.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1490 0.000128 512 240 375 134400 6.51277 3.49587 38.8721 103.432 152.493 152.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1370 3.2e-05 1024 150 675 572160 47.5868 26.8619 408.536 835.271 1318.42 1318.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 0.000512 4096 135 3175 23040 5.71971 6.52803 235.937 207.551 455.812 455.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 350 0.000256 2048 60 825 40320 13.3888 6.9591 71.3203 206.935 298.736 298.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 0.000256 512 300 275 49920 3.76448 1.6896 8.40109 51.8671 65.8847 66.0126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1060 0.000256 1024 70 575 72960 2.9095 3.41462 35.0622 104.81 146.272 146.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 600 6.4e-05 512 225 800 92160 31.417 6.6288 40.6673 206.492 285.453 285.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 0.000512 1024 440 625 33120 1.42746 1.65888 18.0781 51.9917 73.2295 73.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.000128 512 200 250 130560 6.30874 3.40186 18.5045 103.398 131.776 131.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 290 0.001024 4096 61 1650 6960 2.71427 36.3434 104.846 143.948 144.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1490 0.000128 512 240 375 139264 6.38986 3.50947 56.5606 104.741 171.373 171.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1370 3.2e-05 1024 150 675 575488 47.5218 26.9025 591.671 838.646 1504.91 1505.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 0.000512 4096 135 3175 23552 5.7897 6.62816 347.993 209.725 570.213 570.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 350 0.000256 2048 60 825 41984 13.4372 7.03069 106.656 209.398 336.658 336.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 0.000256 512 300 275 53248 3.69472 1.70413 12.7348 52.4821 70.7746 70.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1060 0.000256 1024 70 575 73216 2.90173 3.40896 50.5435 104.759 161.687 161.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 600 6.4e-05 512 225 800 114688 29.8995 6.7031 72.106 209.185 318.141 318.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 0.000512 1024 440 625 33536 1.43984 1.69174 26.1561 52.5353 81.8966 81.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.000128 512 200 250 135168 6.27027 3.41197 27.514 104.704 142.058 142.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 290 0.001024 4096 61 1650 7040 2.71376 53.3971 104.681 160.837 160.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1490 0.000128 512 240 375 139264 6.50086 3.51437 39.7591 104.732 154.675 154.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1370 3.2e-05 1024 150 675 573440 47.4527 26.8452 415.836 835.276 1325.57 1325.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 0.000512 4096 135 3175 23040 5.73034 6.54746 241.004 207.468 460.824 460.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 350 0.000256 2048 60 825 40960 13.5612 7.03315 73.0897 209.543 303.357 303.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 0.000256 512 300 275 53248 3.6984 1.70979 9.05574 52.5191 67.134 67.2615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1060 0.000256 1024 70 575 73216 2.90355 3.40922 35.6966 104.83 146.911 146.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 600 6.4e-05 512 225 800 98304 29.2319 6.54336 43.924 198.093 278.026 278.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 0.000512 1024 440 625 32768 1.42634 1.66707 18.0945 51.97 73.2294 73.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.000128 512 200 250 135168 6.27629 3.41226 19.4909 104.694 134.026 134.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 290 0.001024 4096 61 1650 6912 2.7111 35.9897 104.587 143.331 143.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1490 0.000128 512 240 384 140800 6.43501 3.51034 41.9692 104.995 157.08 157.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1370 3.2e-05 1024 150 672 578560 47.419 26.9029 482.571 838.298 1395.35 1395.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 0.000512 4096 135 3168 23936 5.76749 6.62118 254.214 209.496 476.171 476.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 350 0.000256 2048 60 832 42496 13.4679 7.0447 142.661 209.852 373.158 373.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 0.000256 512 300 288 54272 3.64963 1.7007 14.0139 52.4116 71.9289 72.0505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1060 0.000256 1024 70 576 73792 2.91392 3.4176 36.1906 104.946 147.54 147.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 600 6.4e-05 512 225 800 114688 29.8665 6.71539 50.8399 209.075 296.735 296.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1780 0.000512 1024 440 608 33856 1.44179 1.66941 19.1653 52.4784 74.8267 74.9025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1300 0.000128 512 200 256 135168 6.31834 3.41184 31.5708 104.968 146.425 146.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 290 0.001024 4096 61 1632 7328 2.732 71.2097 104.959 178.943 179.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1490 0.000128 512 240 384 140288 6.43805 3.50902 27.5389 104.693 142.353 142.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1370 3.2e-05 1024 150 672 578560 47.4659 26.9028 405.385 838.544 1318.46 1318.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 550 0.000512 4096 135 3168 23808 5.78867 6.6153 165.779 209.333 387.588 387.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 350 0.000256 2048 60 832 41984 13.4877 7.01174 140.411 209.182 370.223 370.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 960 0.000256 512 300 288 54272 3.65664 1.72237 13.1837 52.4332 71.1551 71.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1060 0.000256 1024 70 576 73600 2.92864 3.41069 63.982 104.823 175.218 175.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 600 6.4e-05 512 225 800 114688 29.8917 6.70922 33.2999 209.102 279.238 279.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1780 0.000512 1024 440 608 33792 1.4377 1.66906 13.3466 52.4392 68.9637 69.0385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 0.000128 512 200 256 134144 6.33206 3.40954 34.5358 104.64 149.079 149.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 290 0.001024 4096 61 1632 7296 2.72646 71.3564 104.969 179.097 179.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1490 0.000128 512 240 384 140800 6.47251 3.52397 43.3533 104.922 158.449 158.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1370 3.2e-05 1024 150 672 578560 47.4566 26.9653 439.528 837.661 1351.77 1351.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 0.000512 4096 135 3168 23920 5.80416 6.6089 259.676 209.302 481.463 481.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 350 0.000256 2048 60 832 42560 13.5293 7.10163 148.883 209.635 379.278 379.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 0.000256 512 300 288 54400 3.67942 1.71213 9.60925 52.5425 67.6974 67.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1060 0.000256 1024 70 576 73760 2.92781 3.42336 36.5552 104.874 147.85 147.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 600 6.4e-05 512 225 800 112640 30.3189 6.73363 51.4834 209.599 298.37 298.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 0.000512 1024 440 608 33840 1.44384 1.6631 18.7026 52.4258 74.3085 74.3854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 0.000128 512 200 256 135040 6.32614 3.41811 21.0535 104.896 135.846 135.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 290 0.001024 4096 61 1632 7320 2.72339 40.3558 104.877 148 148.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1490 0.000128 512 240 384 140800 6.43475 3.51766 28.8012 104.96 143.885 144.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1370 3.2e-05 1024 150 672 578560 47.4276 26.9394 362.125 837.853 1274.51 1274.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 0.000512 4096 135 3168 23840 5.77328 6.60614 166.642 209.097 388.191 388.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 350 0.000256 2048 60 832 41600 13.4496 6.97549 144.337 208.043 372.939 373.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 0.000256 512 300 288 52480 3.65603 1.68346 13.3679 51.7172 70.5789 70.7177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1060 0.000256 1024 70 576 73600 2.9055 3.41232 23.714 104.72 134.827 134.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 600 6.4e-05 512 225 800 102400 30.5315 6.62022 30.4214 206.21 274.021 274.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1780 0.000512 1024 440 608 33760 1.43859 1.66298 13.6435 52.3902 69.2074 69.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1300 0.000128 512 200 256 134400 6.35427 3.41658 31.153 104.915 146 146.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 290 0.001024 4096 61 1632 7280 2.72579 26.2149 104.884 133.869 133.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1490 0.000128 512 240 384 140544 6.4353 3.51219 47.9035 104.78 162.802 162.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1370 3.2e-05 1024 150 672 578304 47.381 26.9353 477.467 837.561 1389.5 1389.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 0.000512 4096 135 3168 23904 5.79002 6.60838 281.293 209.467 503.231 503.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 350 0.000256 2048 60 832 42240 13.4385 7.03693 86.769 209.359 316.732 316.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 0.000256 512 300 288 53760 3.65658 1.69898 10.3782 52.2157 68.1023 68.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1060 0.000256 1024 70 576 73728 2.91168 3.41462 39.9509 104.864 151.214 151.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 600 6.4e-05 512 225 800 110592 29.7222 6.62531 54.9157 206.219 297.727 297.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 0.000512 1024 440 608 33792 1.4417 1.68166 20.4314 52.469 76.0963 76.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.000128 512 200 256 135168 6.28022 3.416 22.2164 104.749 136.817 136.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 290 0.001024 4096 61 1632 7296 2.72179 43.5586 104.812 151.134 151.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1490 0.000128 512 240 384 139776 6.39478 3.50346 30.1554 104.295 144.521 144.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1370 3.2e-05 1024 150 672 577536 47.2422 26.8909 307.194 836.613 1218.1 1218.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 0.000512 4096 135 3168 23616 5.7431 6.59283 178.715 208.699 399.824 399.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 350 0.000256 2048 60 832 41472 13.4341 6.98957 161.286 208.46 390.303 390.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 0.000256 512 300 288 52224 3.6632 1.68755 6.60486 51.7376 63.8444 63.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1060 0.000256 1024 70 576 73536 2.90394 3.40886 26.0083 104.798 137.192 137.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 600 6.4e-05 512 225 800 110592 29.7069 6.61402 36.073 206.251 278.878 279.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 0.000512 1024 440 608 33600 1.43501 1.66096 13.2318 52.2776 68.679 68.7557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 0.000128 512 200 256 133632 6.2792 3.40317 15.6389 104.257 129.732 129.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 290 0.001024 4096 61 1632 7200 2.7136 28.1395 104.555 135.452 135.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1490 0.000128 512 240 384 140672 6.45587 3.51642 45.528 104.769 160.435 160.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1370 3.2e-05 1024 150 672 577920 47.5138 26.9655 472.014 837.618 1384.27 1384.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 0.000512 4096 135 3168 23856 5.8056 6.60413 277.043 209.473 498.998 499.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 350 0.000256 2048 60 832 42560 13.4783 7.03731 86.6582 209.346 316.65 316.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 0.000256 512 300 288 53760 3.69456 1.70762 10.2216 52.4738 68.251 68.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1060 0.000256 1024 70 576 73696 2.92304 3.42554 39.7846 104.876 151.082 151.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 600 6.4e-05 512 225 800 107520 30.2306 6.64986 52.3623 206.875 296.359 296.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 0.000512 1024 440 608 33824 1.44803 1.68528 20.2454 52.4725 75.9238 75.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.000128 512 200 256 134400 6.34042 3.41606 21.8418 104.737 136.49 136.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 290 0.001024 4096 61 1632 7280 2.71686 43.3074 104.751 150.817 150.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1490 0.000128 512 240 384 139776 6.46445 3.51283 29.766 104.801 144.72 144.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1370 3.2e-05 1024 150 672 577024 47.4076 26.9189 301.708 836.434 1212.63 1212.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 0.000512 4096 135 3168 23520 5.75555 6.56794 174.574 208.581 395.55 395.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 350 0.000256 2048 60 832 42112 13.4613 7.04816 56.417 209.497 286.552 286.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 0.000256 512 300 288 51968 3.69558 1.68982 6.54598 51.9139 64.0043 64.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1060 0.000256 1024 70 576 73472 2.90755 3.82534 25.657 104.811 137.271 137.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 600 6.4e-05 512 225 800 100352 29.9291 6.56464 31.8442 202.114 270.688 270.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 0.000512 1024 440 608 33600 1.4336 1.67462 12.982 52.2445 68.4078 68.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.000128 512 200 256 134400 6.32992 3.41258 14.3214 104.768 128.989 129.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 290 0.001024 4096 61 1632 7168 2.70541 27.5632 104.451 134.761 134.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1490 0.000128 512 240 384 139776 6.49603 3.51232 25.277 104.842 140.304 140.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1370 3.2e-05 1024 150 672 575232 47.6137 26.9405 248.709 836.537 1159.96 1160.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 0.000512 4096 135 3168 23520 5.76694 6.55376 144.459 208.294 365.148 365.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 350 0.000256 2048 60 832 41664 13.6145 7.05366 151.925 209.654 382.378 382.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 0.000256 512 300 288 53760 3.69744 1.71008 5.71805 52.5499 63.8282 63.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1060 0.000256 1024 70 576 73584 2.9225 3.42429 21.5204 104.883 132.821 132.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 600 6.4e-05 512 225 800 86016 31.3018 6.57728 22.8878 202.156 263.163 263.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 0.000512 1024 440 608 33264 1.4369 1.64787 10.7741 52.1733 66.0996 66.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 0.000128 512 200 256 134400 6.3447 3.41606 13.1783 104.81 127.904 128.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 290 0.001024 4096 61 1632 7056 2.70355 22.5616 104.157 129.465 129.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1490 0.000128 512 240 384 140288 6.43229 3.51027 47.5011 104.699 162.315 162.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1370 3.2e-05 1024 150 672 578560 47.3127 26.8994 476.069 838.576 1389.02 1389.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 0.000512 4096 135 3168 23808 5.78256 6.62275 279.77 209.375 501.624 501.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 350 0.000256 2048 60 832 41984 13.4305 7.01645 86.7682 209.231 316.571 316.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 0.000256 512 300 288 54272 3.66122 1.70253 10.5049 52.4397 68.4644 68.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1060 0.000256 1024 70 576 73600 2.90419 3.41053 40.3988 104.844 151.63 151.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 600 6.4e-05 512 225 800 114688 29.8858 6.73997 56.2107 209.141 302.216 302.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 0.000512 1024 440 608 33792 1.4377 1.68333 20.4451 52.4486 76.0864 76.1528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.000128 512 200 256 134144 6.30886 3.41171 22.1312 104.67 136.671 136.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 290 0.001024 4096 61 1632 7296 2.72438 43.9679 104.982 151.718 151.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1490 0.000128 512 240 384 139264 6.5016 3.50822 32.1496 104.647 146.976 147.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1370 3.2e-05 1024 150 672 577536 47.3365 26.9025 323.401 837.844 1235.65 1235.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 0.000512 4096 135 3168 23808 5.79136 6.6217 190.16 209.523 412.167 412.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 350 0.000256 2048 60 832 41984 13.4392 7.02874 59.5941 209.204 289.391 289.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 0.000256 512 300 288 53248 3.69651 1.70592 7.20138 52.431 65.1894 65.3175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1060 0.000256 1024 70 576 73472 2.9033 3.408 27.8036 104.657 138.845 138.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 600 6.4e-05 512 225 800 114688 29.9044 6.71062 37.6304 208.99 283.473 283.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 0.000512 1024 440 608 33792 1.44403 1.6896 13.8892 52.486 69.5797 69.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.000128 512 200 256 133120 6.35181 3.40934 15.1638 104.606 129.686 129.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 290 0.001024 4096 61 1632 7168 2.71805 29.142 104.541 136.444 136.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1490 0.000128 512 240 384 138240 6.3495 3.49936 26.9494 103.296 140.272 140.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1370 3.2e-05 1024 150 672 577536 47.3177 26.8883 269.189 836.416 1179.98 1180.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 0.000512 4096 135 3168 23424 5.77888 6.61699 154.641 209.148 376.254 376.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 350 0.000256 2048 60 832 39936 13.4063 6.92019 47.8472 206.591 274.897 275.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 0.000256 512 300 288 52224 3.67126 1.6855 5.85619 51.7896 63.1586 63.2854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1060 0.000256 1024 70 576 72960 2.89792 3.40189 23.0151 104.384 133.769 133.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 600 6.4e-05 512 225 800 98304 29.2224 6.53581 27.1796 198.017 261.188 261.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 0.000512 1024 440 608 33408 1.43555 1.68755 11.5239 52.3943 67.113 67.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.000128 512 200 256 132096 6.23725 3.39968 12.7556 103.262 125.81 125.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 290 0.001024 4096 61 1632 7104 2.71162 24.449 104.526 131.73 131.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1490 0.000128 512 240 384 139392 6.2849 3.51987 62.6963 104.523 177.189 177.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1370 3.2e-05 1024 150 672 578304 47.4479 26.9642 684.045 837.424 1596.04 1596.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 0.000512 4096 135 3168 23760 5.79094 6.60448 398.681 209.056 620.201 620.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 350 0.000256 2048 60 832 42048 13.4485 7.03418 123.172 208.881 352.659 352.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 0.000256 512 300 288 52992 3.66819 1.69398 14.5286 51.9683 72.0163 72.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1060 0.000256 1024 70 576 73728 2.91914 3.42256 57.7004 105.089 169.204 169.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 600 6.4e-05 512 225 800 101376 30.2638 6.5784 71.8625 204.155 313.096 313.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 0.000512 1024 440 608 33696 1.44122 1.68346 29.2782 52.368 84.8396 84.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.000128 512 200 256 134784 6.28835 3.41987 31.5345 104.481 145.879 146.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 290 0.001024 4096 61 1632 7272 2.71754 62.229 104.797 169.785 169.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1490 0.000128 512 240 384 138240 6.39661 3.50758 41.9219 103.895 155.894 156.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1370 3.2e-05 1024 150 672 578304 47.3397 26.9332 429.931 838.318 1342.68 1342.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 0.000512 4096 135 3168 23616 5.78589 6.60922 251.184 209.635 473.288 473.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 350 0.000256 2048 60 832 41472 13.361 6.96074 76.582 207.724 304.756 304.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 0.000256 512 300 288 50688 3.67318 1.67251 9.22355 51.3595 66.0824 66.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1060 0.000256 1024 70 576 73440 2.90611 3.4103 36.2709 104.691 147.349 147.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 600 6.4e-05 512 225 800 92160 29.8377 6.54368 42.8953 198.206 277.721 277.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 0.000512 1024 440 608 33696 1.44179 1.68586 18.6708 52.5112 74.3814 74.4496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.000128 512 200 256 133632 6.22765 3.40787 20.3624 103.854 134.011 134.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 290 0.001024 4096 61 1632 7200 2.72166 38.3449 104.903 146.011 146.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1490 0.000128 512 240 384 138240 6.5527 3.51818 35.3208 104.618 150.185 150.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1370 3.2e-05 1024 150 672 573696 47.5292 26.8897 353.726 834.607 1262.92 1263.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 0.000512 4096 135 3168 23328 5.73821 6.53066 204.778 207.511 424.63 424.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 350 0.000256 2048 60 832 41472 13.572 7.03642 63.7129 209.263 293.716 293.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 0.000256 512 300 288 51840 3.6416 1.67568 7.93475 51.2915 64.7003 64.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1060 0.000256 1024 70 576 73440 2.9143 3.42016 30.2343 104.687 141.328 141.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 600 6.4e-05 512 225 800 82944 31.9629 6.58035 32.2571 204.245 275.289 275.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 0.000512 1024 440 608 33264 1.43162 1.66 15.3955 51.9804 70.5387 70.6066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.000128 512 200 256 134784 6.30736 3.41475 17.1374 104.582 131.6 131.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 290 0.001024 4096 61 1632 7128 2.72384 31.2238 104.802 138.794 138.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1490 0.000128 512 240 384 140800 6.34989 3.51846 60.4913 105.046 175.572 175.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1370 3.2e-05 1024 150 672 578560 47.3208 26.9488 633.179 838.575 1546.18 1546.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 0.000512 4096 135 3168 23840 5.77126 6.6089 375.606 209.297 597.353 597.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 350 0.000256 2048 60 832 41600 13.3959 6.98038 113.098 208.234 341.838 341.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 0.000256 512 300 288 52480 3.648 1.6855 13.6711 51.7665 70.9283 71.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1060 0.000256 1024 70 576 73600 2.90304 3.41197 53.332 104.816 164.535 164.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 600 6.4e-05 512 225 800 102400 30.5286 6.62797 68.4389 206.412 312.242 312.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 0.000512 1024 440 608 33760 1.43741 1.67846 27.2804 52.4269 82.8943 82.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.000128 512 200 256 134400 6.33869 3.42067 29.7131 105.011 144.641 144.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 290 0.001024 4096 61 1632 7280 2.71962 58.284 104.98 166.028 166.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1490 0.000128 512 240 384 138240 6.34022 3.49523 42.3553 103.291 155.654 155.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1370 3.2e-05 1024 150 672 578560 47.2716 26.9107 426.317 837.88 1338.54 1338.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 0.000512 4096 135 3168 23680 5.75395 6.59046 252.596 208.668 473.681 473.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 350 0.000256 2048 60 832 40960 13.2906 6.9904 76.2048 206.543 303.157 303.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 0.000256 512 300 288 51200 3.70445 1.6855 9.02221 51.7679 66.3347 66.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1060 0.000256 1024 70 576 73280 2.89814 3.40755 36.0191 104.614 147.011 147.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 600 6.4e-05 512 225 800 102400 30.5074 6.61885 46.1501 206.266 289.788 289.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 0.000512 1024 440 608 33600 1.43222 1.6807 18.491 52.2685 73.9458 74.0126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.000128 512 200 256 130560 6.2913 3.39347 19.4751 103.254 132.568 132.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 290 0.001024 4096 61 1632 7200 2.72362 39.1066 104.883 146.757 146.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1490 0.000128 512 240 384 138240 6.3472 3.49392 34.4448 103.346 147.804 147.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1370 3.2e-05 1024 150 672 576000 47.2385 26.8616 355.863 834.544 1264.67 1264.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 0.000512 4096 135 3168 23040 5.72211 6.52902 206.743 207.373 426.438 426.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 350 0.000256 2048 60 832 40320 13.3891 6.99712 61.9897 206.746 289.25 289.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 0.000256 512 300 288 49920 3.76659 1.69021 7.59478 51.8207 65.0227 65.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1060 0.000256 1024 70 576 73440 2.90627 3.41203 30.4416 104.719 141.554 141.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 600 6.4e-05 512 225 800 92160 31.4065 6.62954 35.3554 206.309 279.935 280.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 0.000512 1024 440 608 33120 1.42883 1.66093 15.3752 51.9463 70.4801 70.5475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.000128 512 200 256 130560 6.3087 3.39882 16.4068 103.307 129.58 129.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 290 0.001024 4096 61 1632 6960 2.70333 30.3698 104.024 137.14 137.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1490 0.000128 512 240 384 139776 6.40083 3.50272 56.2135 104.282 170.571 170.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1370 3.2e-05 1024 150 672 577536 47.2175 26.965 603.161 836.425 1513.93 1514.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 0.000512 4096 135 3168 23616 5.7553 6.59613 350.519 208.669 571.614 571.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 350 0.000256 2048 60 832 41472 13.4078 7.01331 107.201 208.434 336.187 336.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 0.000256 512 300 288 52224 3.66016 1.68682 12.6865 51.7247 69.915 70.0435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1060 0.000256 1024 70 576 73536 2.89958 3.41328 50.6965 104.791 161.87 161.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 600 6.4e-05 512 225 800 110592 29.6947 6.61709 70.3828 206.217 313.154 313.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 0.000512 1024 440 608 33600 1.43389 1.67946 25.7217 52.2687 81.1746 81.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.000128 512 200 256 133632 6.27773 3.40787 27.9772 104.24 142.059 142.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 290 0.001024 4096 61 1632 7200 2.7136 54.9196 104.545 162.221 162.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1490 0.000128 512 240 384 138240 6.37232 3.49594 38.9902 103.314 152.349 152.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1370 3.2e-05 1024 150 672 577536 47.3062 26.9105 391.748 836.581 1302.71 1302.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 0.000512 4096 135 3168 23424 5.77306 6.62035 226.173 209.177 447.814 447.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 350 0.000256 2048 60 832 39936 13.4113 7.00787 67.7484 206.622 294.917 295.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 0.000256 512 300 288 52224 3.66682 1.68576 8.43814 51.7932 65.7408 65.8706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1060 0.000256 1024 70 576 72960 2.88861 3.40787 32.863 104.407 143.637 143.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 600 6.4e-05 512 225 800 98304 29.2163 6.5375 41.2441 198.048 275.283 275.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 0.000512 1024 440 608 33408 1.4377 1.6896 16.7395 52.4034 72.3426 72.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.000128 512 200 256 132096 6.24048 3.40048 18.3607 103.273 131.432 131.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 290 0.001024 4096 61 1632 7104 2.70934 34.8799 104.548 142.179 142.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1490 0.000128 512 240 384 133632 6.4471 3.48342 34.1164 102.36 146.579 146.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1370 3.2e-05 1024 150 672 576000 47.1726 26.8349 340.694 834.762 1249.62 1249.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 0.000512 4096 135 3168 23040 5.75446 6.59005 195.088 208.699 416.203 416.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 350 0.000256 2048 60 832 39168 13.3046 6.96253 57.7104 204.853 282.958 283.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 0.000256 512 300 288 46080 3.68938 1.62349 6.81219 49.8044 62.0842 62.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1060 0.000256 1024 70 576 73152 2.89997 3.41197 28.8502 104.802 140.036 140.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 600 6.4e-05 512 225 800 73728 31.5528 6.53894 27.2193 198.146 263.693 263.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 0.000512 1024 440 608 33408 1.43565 1.67936 14.8565 52.2752 70.3159 70.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.000128 512 200 256 129024 6.26109 3.42573 15.5222 102.326 127.691 127.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 290 0.001024 4096 61 1632 6912 2.69926 29.5014 104.042 136.285 136.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1490 0.000128 512 240 384 139200 6.46733 3.52256 58.0016 104.417 172.58 172.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1370 3.2e-05 1024 150 672 577600 47.5772 26.9804 593.402 837.712 1505.84 1505.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 0.000512 4096 135 3168 23600 5.78803 6.58797 346.249 208.976 567.675 567.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 350 0.000256 2048 60 832 41600 13.4918 7.03581 106.041 208.725 335.424 335.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 0.000256 512 300 288 52800 3.6537 1.69075 12.8105 51.7795 70.0864 70.2137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1060 0.000256 1024 70 576 73600 2.91997 3.41942 50.0649 104.954 161.43 161.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 600 6.4e-05 512 225 800 102400 30.5676 6.63418 63.9883 206.526 307.962 308.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 0.000512 1024 440 608 33600 1.4423 1.67501 25.4611 52.3458 81.0005 81.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.000128 512 200 256 134400 6.29885 3.41654 27.7406 104.391 142.005 142.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 290 0.001024 4096 61 1632 7200 2.71574 54.3865 104.663 161.81 161.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1490 0.000128 512 240 384 137600 6.41626 3.50003 40.061 103.409 153.559 153.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1370 3.2e-05 1024 150 672 576000 47.5985 26.9547 410.731 837.806 1323.25 1323.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 0.000512 4096 135 3168 23600 5.80467 6.61094 242.949 209.486 464.922 464.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 350 0.000256 2048 60 832 40000 13.458 6.95501 71.6175 206.824 298.982 299.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 0.000256 512 300 288 51200 3.7263 1.6881 8.79744 51.8369 66.2021 66.3313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1060 0.000256 1024 70 576 73200 2.90816 3.41402 34.5629 104.537 145.492 145.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 600 6.4e-05 512 225 800 102400 30.6048 6.62938 45.0769 206.461 289.009 289.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 0.000512 1024 440 608 33600 1.44304 1.68141 17.6631 52.4759 73.3317 73.3993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.000128 512 200 256 131200 6.29424 3.40643 19.0457 103.438 132.337 132.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 290 0.001024 4096 61 1632 7000 2.70979 36.3658 104.123 143.241 143.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1490 0.000128 512 240 384 134400 6.57507 3.50253 34.5997 103.387 148.24 148.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1370 3.2e-05 1024 150 672 576000 47.6613 27.1422 342.667 837.232 1254.86 1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 0.000512 4096 135 3168 22800 5.76227 6.53088 194.867 207.706 414.939 415.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 350 0.000256 2048 60 832 40800 13.4067 6.96195 61.0425 206.99 288.528 288.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 0.000256 512 300 288 52800 3.668 1.69184 7.8424 51.8633 65.2194 65.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1060 0.000256 1024 70 576 72600 2.91667 3.40947 28.7855 104.321 139.505 139.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 600 6.4e-05 512 225 800 76800 32.8854 6.63626 28.6504 206.362 274.772 274.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1780 0.000512 1024 440 608 33000 1.43667 1.6648 14.7086 52.0254 69.9084 69.9761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.000128 512 200 256 129600 6.37213 3.40544 15.8902 103.35 129.175 129.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 290 0.001024 4096 61 1632 6900 2.70336 30.6934 104.028 137.467 137.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1490 0.000128 512 240 384 139776 6.4351 3.51331 55.1166 104.888 170.122 170.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1370 3.2e-05 1024 150 672 577024 47.3943 26.9091 573.11 837.067 1484.64 1484.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 0.000512 4096 135 3168 23520 5.76058 6.57373 335.727 208.727 556.863 556.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 350 0.000256 2048 60 832 42112 13.468 7.07795 104.165 209.653 334.491 334.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 0.000256 512 300 288 51968 3.69853 1.69085 12.2591 51.9474 69.7503 69.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1060 0.000256 1024 70 576 73472 2.90755 3.41264 48.2376 104.883 159.509 159.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 600 6.4e-05 512 225 800 100352 29.9156 6.56486 60.905 202.254 299.873 300.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 0.000512 1024 440 608 33600 1.43248 1.67286 24.5392 52.2839 79.9998 80.0686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.000128 512 200 256 134400 6.31901 3.41606 26.8717 104.844 141.604 141.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 290 0.001024 4096 61 1632 7168 2.7073 50.6693 104.533 157.951 158.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1490 0.000128 512 240 384 136192 6.47629 3.49619 38.8602 103.694 152.705 152.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1370 3.2e-05 1024 150 672 577024 47.3505 26.8855 400.928 836.723 1312.05 1312.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 0.000512 4096 135 3168 23296 5.73235 6.5592 233.098 208.018 453.481 453.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 350 0.000256 2048 60 832 41216 13.3654 6.95658 71.6331 207.428 299.508 299.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 0.000256 512 300 288 50176 3.63555 1.65683 8.56387 50.7865 64.8005 64.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1060 0.000256 1024 70 576 73024 2.89315 3.40205 33.7728 104.371 144.513 144.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 600 6.4e-05 512 225 800 86016 29.3288 6.44301 36.8725 192.604 265.491 265.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 0.000512 1024 440 608 33152 1.4336 1.66707 17.1375 52.1049 72.416 72.4858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.000128 512 200 256 132608 6.2569 3.39488 18.7807 103.658 132.247 132.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 290 0.001024 4096 61 1632 6944 2.70131 34.823 103.879 141.446 141.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1490 0.000128 512 240 384 139776 6.48525 3.51891 33.9203 105.055 149.154 149.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1370 3.2e-05 1024 150 672 575232 47.5563 26.923 331.137 837.542 1243.32 1243.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 0.000512 4096 135 3168 22848 5.72205 6.52902 187.7 207.576 407.601 407.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 350 0.000256 2048 60 832 37632 13.2913 7.00618 54.8701 203.085 278.382 278.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 0.000256 512 300 288 48384 3.71811 1.65779 7.23952 50.9035 63.6752 63.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1060 0.000256 1024 70 576 72576 2.89587 3.39754 27.969 104.31 138.647 138.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 600 6.4e-05 512 225 800 86016 31.276 6.57168 30.9529 202.452 271.497 271.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 0.000512 1024 440 608 32928 1.4295 1.66381 14.4927 51.9968 69.6565 69.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.000128 512 200 256 134400 6.3479 3.4193 15.727 105.018 130.668 130.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 290 0.001024 4096 61 1632 6720 2.68176 28.2752 103.351 134.353 134.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1490 0.000128 512 240 384 140160 6.34336 3.51846 56.4288 104.653 171.109 171.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1370 3.2e-05 1024 150 672 577920 47.46 26.9491 559.46 837.773 1471.8 1471.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 0.000512 4096 135 3168 23760 5.80112 6.61334 333.039 209.51 555.034 555.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 350 0.000256 2048 60 832 42240 13.4713 7.03421 102.21 209.209 332.055 332.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 0.000256 512 300 288 51840 3.68915 1.68755 12.0898 51.7916 69.411 69.5365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1060 0.000256 1024 70 576 73680 2.92003 3.4264 47.3001 104.981 158.7 158.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 600 6.4e-05 512 225 800 107520 30.1247 6.63578 63.6066 206.432 307.04 307.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 0.000512 1024 440 608 33600 1.44384 1.68346 24.1912 52.4882 79.8793 79.9479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.000128 512 200 256 134400 6.31322 3.41907 26.4302 104.62 140.94 141.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 290 0.001024 4096 61 1632 7200 2.7177 50.3212 104.77 157.851 157.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1490 0.000128 512 240 384 138240 6.34944 3.49846 39.8094 103.439 153.274 153.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1370 3.2e-05 1024 150 672 576000 47.1991 26.8636 404.635 835.353 1314.21 1314.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 0.000512 4096 135 3168 23040 5.732 6.52547 231.073 207.573 450.975 451.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 350 0.000256 2048 60 832 40320 13.3867 6.94451 70.7352 206.948 298.144 298.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 0.000256 512 300 288 49920 3.76992 1.68851 8.54432 51.8748 66.033 66.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1060 0.000256 1024 70 576 73440 2.91136 3.41402 34.3432 104.821 145.561 145.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 600 6.4e-05 512 225 800 92160 31.4072 6.62496 39.7924 206.509 284.568 284.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 0.000512 1024 440 608 33120 1.42928 1.66416 17.5066 52.0727 72.742 72.8112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.000128 512 200 256 130560 6.31309 3.40269 18.2933 103.409 131.569 131.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 290 0.001024 4096 61 1632 6960 2.70336 35.5103 104.133 142.388 142.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1490 0.000128 512 240 384 138240 6.56554 3.52109 34.189 104.728 149.179 149.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1370 3.2e-05 1024 150 672 576000 47.3695 26.9014 334.736 834.839 1244 1244.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 0.000512 4096 135 3168 23040 5.71965 6.51446 191.388 206.764 410.457 410.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 350 0.000256 2048 60 832 40320 13.6886 7.1559 59.4401 209.68 290.095 290.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 0.000256 512 300 288 46080 3.79072 1.65094 6.61811 50.6272 62.8366 62.9635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1060 0.000256 1024 70 576 73440 2.9209 3.42643 28.6395 104.902 139.961 140.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 600 6.4e-05 512 225 800 46080 31.7043 6.05907 17.396 185.829 241.227 241.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 0.000512 1024 440 608 32400 1.4295 1.65478 14.1396 51.7948 69.0921 69.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.000128 512 200 256 132480 6.39366 3.42016 15.9761 104.69 130.631 130.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 290 0.001024 4096 61 1632 6840 2.70198 29.9151 104.041 136.7 136.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1490 0.000128 512 240 384 139264 6.49696 3.50851 55.0289 104.75 169.956 170.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1370 3.2e-05 1024 150 672 577536 47.3121 26.9592 568.486 838.684 1481.6 1481.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 0.000512 4096 135 3168 23808 5.7905 6.62733 334.082 209.732 556.305 556.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 350 0.000256 2048 60 832 41984 13.4456 7.02368 102.765 209.48 332.847 332.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 0.000256 512 300 288 53248 3.70038 1.70666 12.5126 52.4877 70.5584 70.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1060 0.000256 1024 70 576 73472 2.9041 3.42314 47.9435 104.758 159.1 159.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 600 6.4e-05 512 225 800 114688 29.8939 6.70355 68.6318 209.197 314.674 314.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 0.000512 1024 440 608 33792 1.44442 1.69574 24.4389 52.5379 80.1888 80.2546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.000128 512 200 256 133120 6.3409 3.41187 26.2337 104.713 140.854 140.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 290 0.001024 4096 61 1632 7168 2.7136 50.8211 104.643 158.219 158.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1490 0.000128 512 240 384 139264 6.50061 3.5127 40.4375 104.733 155.353 155.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1370 3.2e-05 1024 150 672 573440 47.4494 26.8428 383.994 835.275 1293.72 1293.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 0.000512 4096 135 3168 23040 5.72454 6.53926 220.174 207.538 440.051 440.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 350 0.000256 2048 60 832 40960 13.5813 7.04038 68.4536 209.542 298.744 298.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 0.000256 512 300 288 53248 3.70646 1.70336 8.69341 52.5266 66.7855 66.9165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1060 0.000256 1024 70 576 73216 2.90598 3.40947 32.6099 104.829 143.825 143.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 600 6.4e-05 512 225 800 98304 29.25 6.53488 40.494 198.088 274.606 274.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 0.000512 1024 440 608 33280 1.43002 1.68477 16.5535 51.9791 71.7288 71.7989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.000128 512 200 256 131072 6.4223 3.41389 17.8287 104.693 132.517 132.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 290 0.001024 4096 61 1632 6912 2.69757 34.2375 103.864 140.842 140.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1490 0.000128 512 240 384 135168 6.51069 3.49389 33.4176 103.517 147.111 147.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1370 3.2e-05 1024 150 672 571392 47.3225 26.7554 342.852 833.294 1250.38 1250.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 0.000512 4096 135 3168 23040 5.74694 6.56998 201.033 208.299 421.72 421.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 350 0.000256 2048 60 832 39936 13.4539 6.94093 61.2484 207.287 289.063 289.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 0.000256 512 300 288 49152 3.57878 1.62611 7.38646 49.8914 62.6442 62.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1060 0.000256 1024 70 576 72960 2.90202 3.40979 29.3005 104.733 140.418 140.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 600 6.4e-05 512 225 800 98304 29.2608 6.53389 36.6858 198.313 271.04 271.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 0.000512 1024 440 608 33024 1.43402 1.67059 14.791 52.175 70.1421 70.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.000128 512 200 256 129024 6.36544 3.39354 15.9932 103.478 129.385 129.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 290 0.001024 4096 61 1632 6912 2.71027 30.0221 104.614 137.39 137.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1490 0.000128 512 240 400 140288 6.46266 3.51043 44.3704 104.907 159.427 159.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1370 3.2e-05 1024 150 680 579072 47.3168 26.9091 490.583 837.654 1402.62 1402.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 0.000512 4096 135 3160 23744 5.78957 6.61654 256.56 209.337 478.379 478.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 350 0.000256 2048 60 840 43008 13.4315 7.03898 149.093 209.616 379.309 379.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 0.000256 512 300 280 50688 3.77795 1.70394 13.211 52.3703 71.2204 71.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1060 0.000256 1024 70 600 73536 2.91171 3.41933 38.5331 104.992 149.929 150.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 600 6.4e-05 512 225 800 106496 30.6176 6.70691 48.7518 208.906 295.221 295.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1780 0.000512 1024 440 640 33216 1.4393 1.67037 20.7359 52.4351 76.3498 76.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1300 0.000128 512 200 280 134656 6.31626 3.40858 34.6217 104.889 149.395 149.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 290 0.001024 4096 61 1640 7264 2.72589 74.3232 104.849 181.942 182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1490 0.000128 512 240 400 139264 6.48237 3.50848 29.2405 104.598 144.005 144.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1370 3.2e-05 1024 150 680 578560 47.3951 26.8988 409.612 837.744 1321.8 1321.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 550 0.000512 4096 135 3160 23680 5.7737 6.61856 167.817 209.322 389.602 389.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 350 0.000256 2048 60 840 42496 13.4635 7.04563 146.949 209.029 376.618 376.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 960 0.000256 512 300 280 50176 3.81002 1.72237 12.2912 52.3918 70.3709 70.4892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1060 0.000256 1024 70 600 73344 2.92166 3.41181 68.0443 104.74 179.19 179.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 600 6.4e-05 512 225 800 106496 30.6165 6.70893 31.5323 208.949 278.046 278.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1780 0.000512 1024 440 640 33152 1.43974 1.66669 14.3813 52.3975 69.9564 70.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1300 0.000128 512 200 280 134144 6.31354 3.41005 32.683 104.561 147.125 147.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 290 0.001024 4096 61 1640 7232 2.72179 73.465 104.868 181.1 181.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1490 0.000128 512 240 400 140160 6.49939 3.52278 49.2363 105.003 164.435 164.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1370 3.2e-05 1024 150 680 579200 47.3657 26.9643 492.329 838.351 1405.17 1405.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 0.000512 4096 135 3160 23760 5.8081 6.60634 292.414 209.465 514.366 514.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 350 0.000256 2048 60 840 42880 13.5044 7.06285 169.532 209.802 400.027 400.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 0.000256 512 300 280 51200 3.79059 1.71146 10.2475 52.5851 68.4884 68.6261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1060 0.000256 1024 70 600 73520 2.92547 3.428 43.5884 104.956 154.969 155.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 600 6.4e-05 512 225 800 107520 30.7105 6.73382 55.9597 209.766 303.404 303.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 0.000512 1024 440 640 33200 1.44179 1.67117 22.3109 52.4723 77.9701 78.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.000128 512 200 280 134400 6.35542 3.41773 26.0139 104.964 140.908 141.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 290 0.001024 4096 61 1640 7240 2.71389 45.9373 104.853 153.547 153.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1490 0.000128 512 240 400 139520 6.49654 3.52051 32.6367 104.956 147.779 147.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1370 3.2e-05 1024 150 680 578560 47.3567 26.9376 401.204 837.798 1313.45 1313.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 0.000512 4096 135 3160 23680 5.77741 6.60822 185.756 209.098 407.309 407.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 350 0.000256 2048 60 840 42240 13.3796 6.98778 165.243 208.041 393.779 393.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 0.000256 512 300 280 49920 3.75155 1.68659 6.60816 51.7224 63.9217 64.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1060 0.000256 1024 70 600 73280 2.90611 3.41408 28.082 104.72 139.196 139.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 600 6.4e-05 512 225 800 102400 30.5191 6.6217 34.6988 206.209 278.289 278.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1780 0.000512 1024 440 640 33120 1.43424 1.66323 16.4801 52.3753 72.0252 72.1012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 0.000128 512 200 280 134400 6.33802 3.416 17.5144 104.918 132.341 132.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 290 0.001024 4096 61 1640 7200 2.71712 29.4415 104.782 136.982 137.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1490 0.000128 512 240 400 138240 6.52835 3.51651 27.2674 104.63 142.115 142.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1370 3.2e-05 1024 150 680 577920 47.5005 26.9488 345.754 837.604 1257.96 1258.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 0.000512 4096 135 3160 23520 5.79379 6.61104 151.478 209.459 373.415 373.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 350 0.000256 2048 60 840 42240 13.5028 7.02698 165.61 209.162 395.428 395.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 960 0.000256 512 300 280 49920 3.76733 1.68941 14.0439 51.7816 71.4357 71.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1060 0.000256 1024 70 600 73440 2.91997 3.42426 23.1801 104.954 134.547 134.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 600 6.4e-05 512 225 800 92160 31.4238 6.62726 26.0251 206.388 270.702 270.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1780 0.000512 1024 440 640 33120 1.44013 1.66307 14.0501 52.4717 69.6963 69.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1300 0.000128 512 200 280 132480 6.36595 3.41853 36.5488 104.588 151.077 151.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 290 0.001024 4096 61 1640 7080 2.70973 80.4889 104.421 187.663 187.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1490 0.000128 512 240 400 139776 6.46848 3.51421 46.549 104.838 161.547 161.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1370 3.2e-05 1024 150 680 579072 47.2781 26.9407 459.408 838.023 1371.81 1371.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 0.000512 4096 135 3160 23712 5.78758 6.6136 268.231 209.592 490.297 490.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 350 0.000256 2048 60 840 42624 13.4304 7.03613 85.7399 209.484 315.819 315.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 0.000256 512 300 280 50688 3.77181 1.69917 9.30368 52.2527 67.1788 67.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1060 0.000256 1024 70 600 73440 2.91213 3.41862 40.0405 104.929 151.372 151.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 600 6.4e-05 512 225 800 104448 30.3137 6.62266 50.0147 206.342 293.537 293.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 0.000512 1024 440 640 33216 1.44163 1.69085 20.5194 52.5005 76.2236 76.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000128 512 200 280 134400 6.33078 3.41562 23.0262 104.81 137.734 137.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 290 0.001024 4096 61 1640 7248 2.72179 42.3409 104.94 150.045 150.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1490 0.000128 512 240 400 138240 6.47117 3.50611 30.1982 104.364 144.717 144.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1370 3.2e-05 1024 150 680 577536 47.2293 26.8836 301.457 837.128 1212.86 1212.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 0.000512 4096 135 3160 23424 5.74934 6.59251 174.547 208.842 395.806 395.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 350 0.000256 2048 60 840 42240 13.412 6.98778 144.398 208.605 373.533 373.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 0.000256 512 300 280 49152 3.77702 1.68221 6.0903 51.7767 63.4858 63.6211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1060 0.000256 1024 70 600 73344 2.90202 3.41565 26.5483 104.872 137.81 137.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 600 6.4e-05 512 225 800 98304 30.8259 6.62256 31.3162 206.394 275.398 275.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 0.000512 1024 440 640 33024 1.43155 1.66237 13.5661 52.3098 69.0397 69.1177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 0.000128 512 200 280 133632 6.28842 3.40582 15.313 104.33 129.492 129.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 290 0.001024 4096 61 1640 7200 2.7177 27.9613 104.947 135.67 135.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1490 0.000128 512 240 400 138240 6.39075 3.50797 25.3554 103.892 139.321 139.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1370 3.2e-05 1024 150 680 578304 47.3479 26.9348 249.125 838.315 1161.88 1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 0.000512 4096 135 3160 23616 5.77968 6.61683 144.852 209.645 366.961 367.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 350 0.000256 2048 60 840 41472 13.4041 6.96333 145.148 207.723 373.369 373.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 0.000256 512 300 280 48384 3.76032 1.67757 5.08058 51.296 61.9656 62.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1060 0.000256 1024 70 600 73152 2.9015 3.41194 21.8921 104.696 132.973 133.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 600 6.4e-05 512 225 800 92160 29.835 6.54541 24.7482 198.204 259.572 259.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 0.000512 1024 440 640 33120 1.44179 1.66643 11.4441 52.514 67.1373 67.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 0.000128 512 200 280 131328 6.31827 3.40992 13.6438 103.858 127.386 127.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 290 0.001024 4096 61 1640 7056 2.7095 21.9935 104.446 129.193 129.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1490 0.000128 512 240 400 139776 6.41715 3.51642 61.3549 104.853 176.31 176.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1370 3.2e-05 1024 150 680 578816 47.449 26.966 668.463 838.282 1581.31 1581.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 0.000512 4096 135 3160 23744 5.81632 6.61933 382.501 209.725 604.734 604.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 350 0.000256 2048 60 840 42560 13.4795 7.04144 122.743 209.528 352.917 353.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 0.000256 512 300 280 51072 3.78547 1.70848 13.455 52.5171 71.6162 71.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1060 0.000256 1024 70 600 73472 2.92486 3.4255 58.9124 104.972 170.306 170.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 600 6.4e-05 512 225 800 100352 30.8764 6.64781 68.691 207.064 313.511 313.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 0.000512 1024 440 640 33264 1.44835 1.68659 30.0821 52.5202 85.8075 85.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000128 512 200 280 134400 6.33987 3.41402 33.2658 104.819 147.989 148.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 290 0.001024 4096 61 1640 7224 2.71565 60.0252 104.868 167.652 167.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1490 0.000128 512 240 400 139776 6.46467 3.51146 40.7076 104.978 155.835 155.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1370 3.2e-05 1024 150 680 577024 47.4037 26.9169 417.36 837.237 1329.08 1329.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 0.000512 4096 135 3160 23520 5.75846 6.56762 240.689 208.776 461.866 461.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 350 0.000256 2048 60 840 42112 13.4736 7.03942 76.7013 209.695 307.042 307.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 0.000256 512 300 280 50176 3.76035 1.69312 8.70371 51.9574 66.2683 66.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1060 0.000256 1024 70 600 73248 2.90838 3.41478 36.8275 104.903 148.134 148.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 600 6.4e-05 512 225 800 86016 31.2487 6.57203 38.1884 202.299 278.551 278.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 0.000512 1024 440 640 32928 1.43667 1.67862 18.8844 52.2964 74.3684 74.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.000128 512 200 280 134400 6.32419 3.41024 21.5759 104.866 136.341 136.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 290 0.001024 4096 61 1640 7168 2.71974 37.9003 104.884 145.546 145.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1490 0.000128 512 240 400 139776 6.51574 3.51699 34.7978 104.991 149.992 150.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1370 3.2e-05 1024 150 680 577920 47.3865 26.943 340.822 837.143 1252.46 1252.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 0.000512 4096 135 3160 23184 5.7735 6.55699 194.243 208.427 415.073 415.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 350 0.000256 2048 60 840 41664 13.5846 7.0657 206.756 209.8 437.337 437.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 0.000256 512 300 280 51072 3.80502 1.70787 7.32 52.5844 65.5751 65.7056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1060 0.000256 1024 70 600 73248 2.92064 3.42358 30.3774 104.96 141.751 141.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 600 6.4e-05 512 225 800 86016 31.2969 6.57875 31.4815 202.296 271.886 272.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 0.000512 1024 440 640 32928 1.436 1.66442 15.5499 52.2105 70.9331 71.0001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 0.000128 512 200 280 134400 6.35178 3.41811 17.7313 104.881 132.532 132.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 290 0.001024 4096 61 1640 7056 2.70746 30.351 104.557 137.658 137.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1490 0.000128 512 240 400 139264 6.38819 3.50794 58.7581 104.614 173.448 173.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1370 3.2e-05 1024 150 680 578560 47.2696 26.9066 622.235 837.893 1534.47 1534.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 0.000512 4096 135 3160 23680 5.77536 6.61504 357.403 209.214 579.08 579.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 350 0.000256 2048 60 840 42496 13.4126 7.01613 113.446 209.065 343.065 343.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 0.000256 512 300 280 50176 3.80138 1.7039 12.5307 52.3993 70.5901 70.7199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1060 0.000256 1024 70 600 73344 2.90701 3.412 54.4164 104.756 165.564 165.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 600 6.4e-05 512 225 800 106496 30.6357 6.70579 68.3952 208.981 314.956 315.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 0.000512 1024 440 640 33152 1.4385 1.6896 27.8675 52.4081 83.4753 83.5444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000128 512 200 280 134144 6.31923 3.40912 31.1938 104.578 145.654 145.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 290 0.001024 4096 61 1640 7232 2.71949 56.5842 104.876 164.223 164.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1490 0.000128 512 240 400 139264 6.5 3.51232 39.6459 104.663 154.493 154.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1370 3.2e-05 1024 150 680 577536 47.3205 26.9005 394.883 837.962 1307.22 1307.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 0.000512 4096 135 3160 23552 5.79584 6.62323 228.234 209.552 450.277 450.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 350 0.000256 2048 60 840 41984 13.4453 7.03462 72.3276 209.23 302.167 302.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 0.000256 512 300 280 49152 3.8545 1.70778 8.07574 52.4412 66.2312 66.3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1060 0.000256 1024 70 600 73216 2.9001 3.41146 35.1683 104.669 146.219 146.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 600 6.4e-05 512 225 800 98304 31.3439 6.7072 40.9073 209.016 288.209 288.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 0.000512 1024 440 640 33024 1.44179 1.69107 17.6681 52.4942 73.3677 73.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.000128 512 200 280 133120 6.3545 3.40973 20.1104 104.621 134.652 134.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 290 0.001024 4096 61 1640 7168 2.71834 35.287 104.882 142.931 142.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1490 0.000128 512 240 400 135168 6.48947 3.49661 31.4729 103.4 145.031 145.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1370 3.2e-05 1024 150 680 577536 47.3108 26.8824 321.201 837.263 1232.82 1232.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 0.000512 4096 135 3160 23424 5.77379 6.61366 184.55 209.359 406.369 406.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 350 0.000256 2048 60 840 41472 13.3034 6.94067 58.2794 206.799 285.449 285.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 0.000256 512 300 280 49152 3.78646 1.68544 6.58317 51.8331 64.0436 64.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1060 0.000256 1024 70 600 72960 2.8983 3.40403 28.2097 104.486 139.073 139.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 600 6.4e-05 512 225 800 73728 31.5569 6.53414 24.9488 198.216 261.492 261.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 0.000512 1024 440 640 33024 1.4385 1.68413 14.4137 52.4422 70.05 70.1194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.000128 512 200 280 132096 6.23206 3.40173 16.3991 103.365 129.553 129.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 290 0.001024 4096 61 1640 7104 2.72794 29.0728 104.947 136.789 136.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1490 0.000128 512 240 400 139392 6.40166 3.51846 59.4319 104.602 174.12 174.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1370 3.2e-05 1024 150 680 578304 47.4518 26.9657 633.398 838.126 1546.1 1546.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 0.000512 4096 135 3160 23616 5.78765 6.60144 364.542 209.231 586.232 586.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 350 0.000256 2048 60 840 42624 13.4175 7.03718 116.489 209.051 346.124 346.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 0.000256 512 300 280 49536 3.7984 1.69574 12.742 52.008 70.4008 70.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1060 0.000256 1024 70 600 73440 2.92138 3.42611 55.5868 104.97 166.977 167.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 600 6.4e-05 512 225 800 101376 30.2634 6.58266 68.0234 204.391 309.505 309.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 0.000512 1024 440 640 33120 1.43978 1.68467 28.4856 52.4111 84.0949 84.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000128 512 200 280 133632 6.32307 3.41808 31.9127 104.571 146.381 146.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 290 0.001024 4096 61 1640 7200 2.71565 57.3552 104.818 164.932 164.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1490 0.000128 512 240 400 138240 6.40701 3.50822 41.8493 103.891 155.826 155.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1370 3.2e-05 1024 150 680 578304 47.343 26.9373 412.376 838.316 1325.14 1325.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 0.000512 4096 135 3160 23616 5.78288 6.61891 239.556 209.636 461.666 461.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 350 0.000256 2048 60 840 41472 13.358 6.96131 74.7685 207.722 302.943 303.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 0.000256 512 300 280 48384 3.75507 1.67274 8.14691 51.2912 65.0202 65.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1060 0.000256 1024 70 600 73152 2.90976 3.40806 36.1802 104.69 147.26 147.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 600 6.4e-05 512 225 800 92160 29.8337 6.53731 40.3925 198.203 275.21 275.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 0.000512 1024 440 640 33120 1.44147 1.68534 18.8045 52.5173 74.5183 74.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.000128 512 200 280 131328 6.31558 3.40992 20.6666 103.858 134.403 134.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 290 0.001024 4096 61 1640 7056 2.7104 37.0008 104.45 144.206 144.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1490 0.000128 512 240 400 138240 6.5456 3.5184 36.6476 104.694 151.58 151.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1370 3.2e-05 1024 150 680 573696 47.5537 26.8957 359.248 835.134 1268.99 1269.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 0.000512 4096 135 3160 22896 5.73658 6.5313 205.348 207.658 425.347 425.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 350 0.000256 2048 60 840 41472 13.5596 7.03962 66.2148 209.414 296.361 296.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 0.000256 512 300 280 48384 3.77552 1.67731 7.38362 51.3302 64.3215 64.4465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1060 0.000256 1024 70 600 73008 2.91843 3.41523 31.9341 104.767 143.105 143.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 600 6.4e-05 512 225 800 82944 31.9536 6.58602 32.0516 204.393 275.225 275.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 0.000512 1024 440 640 32400 1.43293 1.66032 16.3206 52.0183 71.5029 71.5707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.000128 512 200 280 131328 6.42867 3.41798 18.2977 104.657 132.953 133.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 290 0.001024 4096 61 1640 6912 2.69978 32.192 104.036 138.971 139.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1490 0.000128 512 240 400 133632 6.44035 3.48618 32.0021 102.445 144.547 144.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1370 3.2e-05 1024 150 680 576000 47.1508 26.8282 321.279 835.427 1230.85 1230.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 0.000512 4096 135 3160 23040 5.74669 6.59098 183.992 208.935 405.334 405.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 350 0.000256 2048 60 840 39168 13.3173 7.09763 55.2531 205.017 280.816 280.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 0.000256 512 300 280 46080 3.69238 1.62461 6.56749 49.8435 61.8848 62.0114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1060 0.000256 1024 70 600 73152 2.90406 3.41354 28.5394 104.885 139.814 139.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 600 6.4e-05 512 225 800 73728 31.5404 6.53955 25.939 198.3 262.558 262.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 0.000512 1024 440 640 32832 1.4336 1.67731 14.6169 52.3214 70.1226 70.1889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.000128 512 200 280 129024 6.2664 3.38099 16.166 102.403 128.371 128.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 290 0.001024 4096 61 1640 6912 2.7105 28.7846 104.445 135.984 136.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1490 0.000128 512 240 400 139520 6.45862 3.52029 58.8514 105.051 174.044 174.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1370 3.2e-05 1024 150 680 578560 47.3092 26.966 593.216 838.568 1506.22 1506.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 0.000512 4096 135 3160 23680 5.7671 6.60509 346.211 209.294 567.953 568.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 350 0.000256 2048 60 840 42240 13.3461 6.99222 108.288 208.238 336.991 337.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 0.000256 512 300 280 49920 3.75251 1.68973 12.0318 51.7681 69.3966 69.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1060 0.000256 1024 70 600 73280 2.90611 3.41238 51.9775 104.819 163.186 163.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 600 6.4e-05 512 225 800 102400 30.5231 6.62547 64.0504 206.402 307.841 308.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 0.000512 1024 440 640 33120 1.43818 1.68406 26.762 52.4289 82.3872 82.4549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000128 512 200 280 134400 6.33469 3.4159 30.2496 105.017 145.175 145.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 290 0.001024 4096 61 1640 7200 2.7177 54.2267 104.873 161.861 161.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1490 0.000128 512 240 400 135680 6.45782 3.4953 40.2709 103.273 153.671 153.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1370 3.2e-05 1024 150 680 578560 47.2252 26.9053 403.097 837.816 1315.21 1315.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 0.000512 4096 135 3160 23360 5.76016 6.5944 232.443 208.629 453.499 453.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 350 0.000256 2048 60 840 40960 13.309 6.92861 71.4323 206.505 298.306 298.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 0.000256 512 300 280 48640 3.80246 1.68346 8.19549 51.7622 65.6002 65.7328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1060 0.000256 1024 70 600 72960 2.90128 3.40992 35.3716 104.597 146.354 146.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 600 6.4e-05 512 225 800 102400 30.4988 6.62118 44.4113 206.233 288.003 288.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 0.000512 1024 440 640 32960 1.43155 1.6815 18.1474 52.2602 73.5946 73.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.000128 512 200 280 130560 6.29107 3.39782 20.1551 103.233 133.235 133.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 290 0.001024 4096 61 1640 7040 2.70998 35.7396 104.335 142.828 142.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1490 0.000128 512 240 400 134400 6.51254 3.4984 35.5342 103.446 149.165 149.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1370 3.2e-05 1024 150 680 576000 47.2156 26.8616 337.589 835.433 1247.26 1247.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 0.000512 4096 135 3160 23040 5.7207 6.52131 192.92 207.577 412.812 412.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 350 0.000256 2048 60 840 40320 13.3852 6.93862 59.8848 206.95 287.289 287.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 0.000256 512 300 280 49920 3.76314 1.68989 7.25984 51.871 64.7363 64.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1060 0.000256 1024 70 600 72960 2.90422 3.41018 29.9924 104.821 141.202 141.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 600 6.4e-05 512 225 800 92160 31.4078 6.62733 33.6584 206.513 278.45 278.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 0.000512 1024 440 640 32640 1.42755 1.66624 14.9832 51.9947 70.146 70.2121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.000128 512 200 280 130560 6.3081 3.40294 16.8806 103.406 130.153 130.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 290 0.001024 4096 61 1640 6960 2.71571 30.1119 104.448 137.32 137.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1490 0.000128 512 240 400 133120 6.58045 3.49312 31.9555 103.4 145.601 145.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1370 3.2e-05 1024 150 680 578560 47.2876 26.9096 328.037 838.199 1240.59 1240.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 0.000512 4096 135 3160 23040 5.72698 6.54992 195.521 207.814 415.685 415.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 350 0.000256 2048 60 840 40960 13.3682 6.93907 60.0033 206.974 287.413 287.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 0.000256 512 300 280 46080 3.9217 1.69178 6.89158 51.8772 64.5379 64.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1060 0.000256 1024 70 600 72320 2.89616 3.40947 29.0494 104.4 139.828 139.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 600 6.4e-05 512 225 800 81920 29.7397 6.43706 29.2562 192.644 258.319 258.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 0.000512 1024 440 640 32640 1.43098 1.66502 15.2375 52.0542 70.4586 70.5249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.000128 512 200 280 128000 6.39571 3.39584 16.4888 103.366 129.802 129.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 290 0.001024 4096 61 1640 6720 2.69149 27.058 103.495 133.285 133.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1490 0.000128 512 240 400 138240 6.4337 3.50608 56.2985 104.349 170.756 170.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1370 3.2e-05 1024 150 680 577536 47.2198 26.8785 553.131 837.096 1464.48 1464.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 0.000512 4096 135 3160 23424 5.75197 6.59251 323.344 208.81 544.568 544.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 350 0.000256 2048 60 840 42240 13.3676 6.99043 101.981 208.574 331.04 331.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 0.000256 512 300 280 49152 3.77299 1.68669 11.261 51.758 68.6326 68.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1060 0.000256 1024 70 600 73344 2.89981 3.40992 48.7651 104.858 160.002 160.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 600 6.4e-05 512 225 800 98304 30.8047 6.62323 57.8172 206.363 301.848 302.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 0.000512 1024 440 640 33024 1.43389 1.67936 24.9653 52.312 80.4608 80.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.000128 512 200 280 133632 6.28538 3.40512 28.3796 104.313 142.535 142.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 290 0.001024 4096 61 1640 7200 2.72278 50.8406 104.939 158.543 158.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1490 0.000128 512 240 400 135168 6.4929 3.49347 38.9699 103.399 152.535 152.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1370 3.2e-05 1024 150 680 577536 47.3143 26.8946 397.501 837.252 1309.12 1309.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 0.000512 4096 135 3160 23424 5.77296 6.61709 230.317 209.356 452.135 452.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 350 0.000256 2048 60 840 41472 13.2943 6.93053 72.1868 206.797 299.336 299.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 0.000256 512 300 280 49152 3.78416 1.68141 8.02944 51.8339 65.487 65.6163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1060 0.000256 1024 70 600 72960 2.89626 3.40592 34.7747 104.485 145.634 145.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 600 6.4e-05 512 225 800 73728 31.5728 6.53955 31.3896 198.209 267.946 268.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 0.000512 1024 440 640 33024 1.43616 1.68803 17.9618 52.4433 73.6015 73.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.000128 512 200 280 132096 6.23616 3.39786 20.0365 103.362 133.188 133.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 290 0.001024 4096 61 1640 7104 2.72368 35.7437 104.958 143.468 143.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1490 0.000128 512 240 400 133632 6.44627 3.48339 32.9559 102.348 145.408 145.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1370 3.2e-05 1024 150 680 576000 47.1689 26.8343 327.915 834.608 1236.69 1236.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 0.000512 4096 135 3160 23040 5.75632 6.58512 188.281 208.66 409.356 409.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 350 0.000256 2048 60 840 39168 13.3246 6.88992 56.3942 204.824 281.563 281.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 0.000256 512 300 280 46080 3.69203 1.6257 6.66176 49.7958 61.9363 62.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1060 0.000256 1024 70 600 73152 2.90202 3.40973 28.9336 104.786 140.103 140.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 600 6.4e-05 512 225 800 73728 31.5492 6.54083 26.31 198.115 262.756 262.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 0.000512 1024 440 640 32832 1.43418 1.68013 14.7827 52.2651 70.2347 70.3062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.000128 512 200 280 129024 6.26106 3.38128 16.3266 102.306 128.431 128.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 290 0.001024 4096 61 1640 6912 2.70947 29.2107 104.346 136.309 136.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1490 0.000128 512 240 400 135168 6.50803 3.49344 31.2041 103.518 144.899 145.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1370 3.2e-05 1024 150 680 571392 47.3388 26.7511 305.676 833.32 1213.25 1213.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 0.000512 4096 135 3160 23040 5.74566 6.56544 175.401 208.302 396.086 396.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 350 0.000256 2048 60 840 39936 13.4564 6.99712 55.3354 207.299 283.221 283.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 0.000256 512 300 280 43008 3.82579 1.62816 5.88259 49.8973 61.384 61.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1060 0.000256 1024 70 600 72960 2.9088 3.41178 27.2735 104.739 138.407 138.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 600 6.4e-05 512 225 800 49152 33.8519 6.53779 16.9795 198.324 255.932 256.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 0.000512 1024 440 640 32256 1.43565 1.67206 13.6533 52.1772 69.0101 69.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.000128 512 200 280 129024 6.37005 3.39414 15.4962 103.493 128.91 129.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 290 0.001024 4096 61 1640 6912 2.72211 27.1421 104.938 134.848 134.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1490 0.000128 512 240 400 139200 6.47037 3.52074 57.6493 104.295 172.106 172.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1370 3.2e-05 1024 150 680 577600 47.5468 26.9742 579.276 836.71 1490.67 1490.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 0.000512 4096 135 3160 23600 5.79174 6.59011 335.856 208.715 557.033 557.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 350 0.000256 2048 60 840 42400 13.4674 7.07104 106.688 208.466 335.821 335.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 0.000256 512 300 280 49600 3.78666 1.68973 11.7259 51.7112 69.0677 69.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1060 0.000256 1024 70 600 73400 2.92653 3.42221 50.8765 104.826 162.123 162.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 600 6.4e-05 512 225 800 102400 30.55 6.63757 62.8567 206.167 306.45 306.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 0.000512 1024 440 640 33000 1.44384 1.67616 25.9668 52.2772 81.4352 81.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.000128 512 200 280 132800 6.3609 3.42048 29.2689 104.256 143.461 143.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 290 0.001024 4096 61 1640 7200 2.72384 52.8384 104.855 160.459 160.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1490 0.000128 512 240 400 137600 6.42458 3.50003 42.3708 103.407 155.876 156.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1370 3.2e-05 1024 150 680 576000 47.5889 26.9487 394.639 837.867 1307.21 1307.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 0.000512 4096 135 3160 23600 5.79379 6.60406 230.38 209.489 452.338 452.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 350 0.000256 2048 60 840 41600 13.3332 6.95014 71.6414 206.825 298.878 298.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 960 0.000256 512 300 280 48000 3.84003 1.6896 7.95875 51.8443 65.4868 65.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1060 0.000256 1024 70 600 72800 2.91094 3.41398 34.6576 104.541 145.596 145.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 600 6.4e-05 512 225 800 102400 30.5805 6.63302 43.0894 206.466 287.006 287.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 0.000512 1024 440 640 32800 1.44384 1.67936 17.748 52.4769 73.4191 73.4877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.000128 512 200 280 131200 6.29382 3.40429 19.9218 103.369 133.144 133.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 290 0.001024 4096 61 1640 7000 2.71491 35.9173 104.442 143.117 143.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1490 0.000128 512 240 400 134400 6.57696 3.50307 34.8995 103.486 148.641 148.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1370 3.2e-05 1024 150 680 576000 47.6451 26.9811 341.122 838.02 1253.93 1254.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 0.000512 4096 135 3160 22800 5.76102 6.52877 196.015 207.904 416.285 416.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 350 0.000256 2048 60 840 40800 13.424 6.99571 61.3836 207.115 289.047 289.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 960 0.000256 512 300 280 48000 3.85738 1.69408 7.20998 51.9154 64.8302 64.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1060 0.000256 1024 70 600 72600 2.91718 3.41203 29.9441 104.421 140.768 140.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 600 6.4e-05 512 225 800 76800 32.894 6.63747 28.5466 206.556 274.878 275.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1780 0.000512 1024 440 640 32400 1.43504 1.6657 15.4913 52.0774 70.743 70.8096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.000128 512 200 280 129600 6.37085 3.40621 17.2855 103.45 130.663 130.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 290 0.001024 4096 61 1640 6900 2.70928 30.0875 104.447 137.288 137.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1490 0.000128 512 240 400 134400 6.51619 3.49389 32.5193 103.556 146.257 146.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1370 3.2e-05 1024 150 680 569600 47.5592 26.8009 310.754 833.855 1219.13 1219.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 0.000512 4096 135 3160 23200 5.75414 6.556 180.607 208.435 401.422 401.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 350 0.000256 2048 60 840 41600 13.3323 6.95706 58.8821 207.384 286.684 286.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 0.000256 512 300 280 44800 3.97677 1.69235 6.30749 51.9799 64.1113 64.2402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1060 0.000256 1024 70 600 72800 2.9063 3.41683 28.2171 104.824 139.438 139.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 600 6.4e-05 512 225 800 102400 30.5499 6.63389 34.9258 206.62 278.97 279.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 0.000512 1024 440 640 32000 1.43571 1.67181 13.8977 52.2102 69.2864 69.3548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.000128 512 200 280 128000 6.40278 3.39722 15.8971 103.513 129.367 129.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 290 0.001024 4096 61 1640 6800 2.71155 28.9046 104.444 136.101 136.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1490 0.000128 512 240 384 138240 6.52874 3.50822 47.1817 105.007 162.404 162.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1370 3.2e-05 1024 150 672 575488 47.4763 26.8914 521.466 838.423 1434.43 1434.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 0.000512 4096 135 3168 23488 5.77482 6.62118 276.11 209.53 498.11 498.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 350 0.000256 2048 60 864 41216 13.5971 7.04109 156.837 209.806 387.418 387.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 0.000256 512 300 288 52224 3.72515 1.70147 15.5625 52.4168 73.5604 73.6949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1060 0.000256 1024 70 576 73536 2.90189 3.41958 40.6333 104.974 151.999 152.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 600 6.4e-05 512 225 816 110592 30.2884 6.70954 55.5268 209.102 301.868 302.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1780 0.000512 1024 440 624 33728 1.43974 1.66912 21.9468 52.4837 77.6141 77.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1300 0.000128 512 200 288 131072 6.44608 3.41357 38.3848 104.971 153.369 153.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 290 0.001024 4096 61 1632 7328 2.72384 44.3463 104.974 152.087 152.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1490 0.000128 512 240 384 137216 6.57811 3.50842 29.6646 104.621 144.542 144.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1370 3.2e-05 1024 150 672 575488 47.603 26.8985 443.271 837.887 1355.82 1355.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 0.000512 4096 135 3168 23424 5.77741 6.62477 177.48 209.288 399.242 399.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 350 0.000256 2048 60 864 40960 13.5552 7.0103 155.409 209.064 385.169 385.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 960 0.000256 512 300 288 52224 3.72992 1.72096 14.6243 52.4018 72.6292 72.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1060 0.000256 1024 70 576 73344 2.90237 3.40992 26.5107 104.759 137.653 137.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 600 6.4e-05 512 225 816 106496 30.6227 6.70771 35.0928 208.976 281.635 281.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1780 0.000512 1024 440 624 33664 1.43763 1.67072 15.0743 52.409 70.6618 70.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1300 0.000128 512 200 288 130048 6.45843 3.4087 36.0678 104.58 150.673 150.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 290 0.001024 4096 61 1632 7296 2.72944 86.5833 104.897 194.256 194.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1490 0.000128 512 240 384 136704 6.5193 3.5097 24.7066 104.278 139.185 139.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1370 3.2e-05 1024 150 672 574464 47.5563 26.9066 407.431 836.42 1318.48 1318.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 550 0.000512 4096 135 3168 23232 5.7545 6.59866 151.405 208.661 372.49 372.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 350 0.000256 2048 60 864 40704 13.5209 6.98682 155.22 208.422 384.279 384.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 960 0.000256 512 300 288 50688 3.72144 1.7049 13.8519 51.7268 71.1577 71.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1060 0.000256 1024 70 576 73344 2.90931 3.41258 71.0197 104.78 182.194 182.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 600 6.4e-05 512 225 816 98304 30.8138 6.61709 26.9201 206.213 270.798 270.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1780 0.000512 1024 440 624 33408 1.4336 1.66195 12.9357 52.2663 68.3689 68.4442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 0.000128 512 200 288 129024 6.45101 3.4071 41.8749 104.244 156.136 156.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 290 0.001024 4096 61 1632 7200 2.7185 85.1734 104.542 192.476 192.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1490 0.000128 512 240 384 138240 6.58422 3.52666 44.8619 104.908 160.057 160.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1370 3.2e-05 1024 150 672 575360 47.73 26.9683 451.82 837.578 1364.26 1364.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 0.000512 4096 135 3168 23440 5.79994 6.60294 265.756 209.273 487.506 487.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 350 0.000256 2048 60 864 41280 13.6732 7.06528 147.713 209.616 378.201 378.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 0.000256 512 300 288 52480 3.75066 1.71194 10.0525 52.5387 68.2084 68.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1060 0.000256 1024 70 576 73520 2.9184 3.42352 38.6579 104.864 149.936 150.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 600 6.4e-05 512 225 816 112640 30.2979 6.72979 54.8289 209.577 301.681 301.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 0.000512 1024 440 624 33680 1.44179 1.66298 19.9371 52.4248 75.5396 75.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 0.000128 512 200 288 131200 6.4608 3.41811 23.5868 104.877 138.501 138.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 290 0.001024 4096 61 1632 7320 2.72266 42.405 104.864 150.035 150.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1490 0.000128 512 240 384 138240 6.54726 3.5167 29.4892 105.043 144.769 144.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1370 3.2e-05 1024 150 672 574720 47.6492 26.93 297.97 838.468 1211.18 1211.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 0.000512 4096 135 3168 23360 5.77309 6.60701 175.073 209.27 396.797 396.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 350 0.000256 2048 60 864 40320 13.5712 6.98163 143.206 208.21 372.101 372.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 0.000256 512 300 288 51200 3.7041 1.68605 6.71981 51.7716 64.0333 64.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1060 0.000256 1024 70 576 73280 2.90816 3.41629 25.6323 104.856 136.885 136.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 600 6.4e-05 512 225 816 102400 30.5289 6.62528 33.2675 206.37 277.02 277.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 0.000512 1024 440 624 33600 1.43379 1.66102 13.3634 52.4225 68.954 69.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 0.000128 512 200 288 130560 6.48362 3.41971 16.189 105.003 131.254 131.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 290 0.001024 4096 61 1632 7280 2.72794 28.0171 104.97 135.758 135.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1490 0.000128 512 240 384 136320 6.60509 3.51856 24.5362 104.644 139.48 139.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1370 3.2e-05 1024 150 672 574080 47.9016 26.9566 316.104 837.677 1228.81 1228.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 0.000512 4096 135 3168 23280 5.8 6.61043 142.447 209.482 364.415 364.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 350 0.000256 2048 60 864 40320 13.6685 7.05126 142.653 209.345 372.85 372.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 0.000256 512 300 288 49920 3.77216 1.6896 12.7538 51.7888 70.1564 70.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1060 0.000256 1024 70 576 73440 2.92429 3.42771 21.2793 104.968 132.67 132.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 600 6.4e-05 512 225 816 107520 30.1065 8.70586 29.0651 206.409 274.522 274.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1780 0.000512 1024 440 624 33600 1.44531 1.66147 12.4795 52.4752 68.1321 68.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1300 0.000128 512 200 288 130560 6.4608 3.42013 33.3165 104.6 147.953 148.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 290 0.001024 4096 61 1632 7200 2.72227 22.2678 104.76 129.793 129.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1490 0.000128 512 240 384 137472 6.50717 3.51642 58.0876 104.849 173.129 173.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1370 3.2e-05 1024 150 672 575232 47.5588 26.943 642.254 838.096 1555.02 1555.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 0.000512 4096 135 3168 23520 5.78493 6.61155 370.119 209.695 592.285 592.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 350 0.000256 2048 60 864 41088 13.5613 7.03043 117.018 209.505 347.242 347.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 0.000256 512 300 288 52224 3.71306 1.69763 13.7312 52.2505 71.5476 71.6754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1060 0.000256 1024 70 576 73536 2.90614 3.41402 55.2354 104.938 166.567 166.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 600 6.4e-05 512 225 816 104448 30.3071 6.62666 70.4176 206.372 313.959 314.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 0.000512 1024 440 624 33696 1.43974 1.68746 28.5026 52.5069 84.2107 84.2803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.000128 512 200 288 130560 6.4512 3.41571 31.4652 104.811 146.298 146.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 290 0.001024 4096 61 1632 7296 2.72179 58.0702 104.888 165.723 165.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1490 0.000128 512 240 384 136704 6.53043 3.50602 37.6961 104.353 152.256 152.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1370 3.2e-05 1024 150 672 574464 47.4793 26.8846 400.944 837.226 1312.69 1312.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 0.000512 4096 135 3168 23232 5.74464 6.59408 231.502 208.817 452.733 452.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 350 0.000256 2048 60 864 40704 13.5023 6.98326 72.8556 208.579 302.049 302.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 0.000256 512 300 288 50688 3.7169 1.6855 8.70826 51.7633 66.0254 66.1527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1060 0.000256 1024 70 576 73344 2.90406 3.40992 34.445 104.863 145.69 145.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 600 6.4e-05 512 225 816 98304 30.8219 6.75123 43.2303 206.371 287.411 287.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 0.000512 1024 440 624 33408 1.42992 1.67798 17.8204 52.3122 73.3145 73.3807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 0.000128 512 200 288 129024 6.44589 3.4047 20.296 104.314 134.617 134.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 290 0.001024 4096 61 1632 7200 2.71309 36.7643 104.624 144.143 144.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1490 0.000128 512 240 384 135936 6.49142 3.50243 31.8175 103.87 145.855 145.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1370 3.2e-05 1024 150 672 573696 47.6843 26.9274 324.551 838.161 1237.49 1237.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 0.000512 4096 135 3168 23328 5.78387 6.61757 189.067 209.594 411.137 411.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 350 0.000256 2048 60 864 40320 13.4664 6.95498 205.51 207.684 433.743 433.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 0.000256 512 300 288 50688 3.67728 1.67373 7.28384 51.2801 64.0677 64.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1060 0.000256 1024 70 576 73152 2.91043 3.4136 27.8386 104.67 138.908 138.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 600 6.4e-05 512 225 816 92160 29.863 6.5433 33.3843 198.166 268.193 268.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1780 0.000512 1024 440 624 33408 1.44227 1.66557 14.5233 52.5042 70.2046 70.2813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 0.000128 512 200 288 129024 6.39859 3.40787 18.6115 103.836 132.41 132.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 290 0.001024 4096 61 1632 7200 2.72182 28.7846 104.888 136.437 136.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1490 0.000128 512 240 384 135168 6.49098 3.49965 27.2443 103.341 140.751 140.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1370 3.2e-05 1024 150 672 574464 47.5623 26.8834 383.098 836.575 1294.28 1294.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 0.000512 4096 135 3168 23040 5.77888 6.62112 157.059 209.183 378.716 378.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 350 0.000256 2048 60 864 39936 13.4053 6.95789 190.126 206.625 417.246 417.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 0.000256 512 300 288 49152 3.79165 1.68627 5.99222 51.7912 63.4176 63.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1060 0.000256 1024 70 576 72960 2.89997 3.40288 23.6467 104.395 134.418 134.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 600 6.4e-05 512 225 816 73728 31.5681 6.53926 22.8984 198.054 259.301 259.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1780 0.000512 1024 440 624 33408 1.43808 1.66672 14.634 52.4069 70.2194 70.3017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1300 0.000128 512 200 288 125952 6.47165 3.3993 16.0255 103.276 129.333 129.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 290 0.001024 4096 61 1632 7104 2.7097 24.6804 104.549 131.983 132.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1490 0.000128 512 240 384 137984 6.53565 3.51859 55.8076 104.857 170.893 171.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1370 3.2e-05 1024 150 672 575232 47.6973 26.966 595.778 838.343 1508.94 1509.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 0.000512 4096 135 3168 23520 5.80429 6.61306 343.339 209.674 565.506 565.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 350 0.000256 2048 60 864 41216 13.5919 7.04307 107.805 209.547 338.114 338.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 0.000256 512 300 288 51968 3.75862 1.71213 13.0079 52.5249 71.1614 71.2927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1060 0.000256 1024 70 576 73472 2.92419 3.42467 51.1309 104.972 162.523 162.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 600 6.4e-05 512 225 816 107520 30.2258 6.64765 67.9446 207.074 312.133 312.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 0.000512 1024 440 624 33712 1.4439 1.68624 26.3785 52.522 82.1038 82.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.000128 512 200 288 130816 6.46416 3.41837 29.6837 104.822 144.545 144.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 290 0.001024 4096 61 1632 7280 2.71504 53.8911 104.849 161.501 161.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1490 0.000128 512 240 384 137984 6.53178 3.51027 37.3872 104.892 152.492 152.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1370 3.2e-05 1024 150 672 573440 47.6786 26.9153 375.834 837.145 1287.73 1287.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 0.000512 4096 135 3168 23296 5.75693 6.57062 216.66 208.751 437.81 437.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 350 0.000256 2048 60 864 41216 13.5662 7.05331 69.4362 209.678 299.859 299.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 0.000256 512 300 288 50176 3.76083 1.69101 8.26314 51.9541 65.8198 65.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1060 0.000256 1024 70 576 73248 2.91226 3.41504 32.4055 104.891 143.695 143.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 600 6.4e-05 512 225 816 100352 29.9283 6.56723 41.6338 202.279 280.643 280.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 0.000512 1024 440 624 33376 1.43286 1.67731 16.5493 52.2913 72.0231 72.0889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.000128 512 200 288 130816 6.44707 3.41197 19.742 104.855 134.613 134.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 290 0.001024 4096 61 1632 7168 2.71162 33.5578 104.543 140.855 140.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1490 0.000128 512 240 384 137088 6.61936 3.51699 30.5617 104.846 145.718 145.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1370 3.2e-05 1024 150 672 572544 47.8496 26.9482 307.033 836.543 1218.53 1218.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 0.000512 4096 135 3168 23184 5.77078 6.5577 177.963 208.292 398.656 398.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 350 0.000256 2048 60 864 40320 13.6661 7.05286 56.6 209.657 287.106 287.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 0.000256 512 300 288 51072 3.80957 1.71008 7.07018 52.5458 65.2899 65.4202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1060 0.000256 1024 70 576 73248 2.92432 3.42461 26.795 104.882 138.1 138.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 600 6.4e-05 512 225 816 86016 31.2875 6.57238 29.3877 202.158 269.643 269.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 0.000512 1024 440 624 33264 1.4377 1.65651 13.4478 52.2439 68.8589 68.9254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.000128 512 200 288 129024 6.56131 3.41875 15.9809 104.805 130.922 131.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 290 0.001024 4096 61 1632 7056 2.70381 26.8964 104.159 133.801 133.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1490 0.000128 512 240 384 136192 6.46397 3.49565 27.2127 103.65 140.996 141.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1370 3.2e-05 1024 150 672 573440 47.6399 26.8857 278.695 836.41 1189.79 1189.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 0.000512 4096 135 3168 22848 5.74006 6.55917 157.508 207.996 377.875 377.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 350 0.000256 2048 60 864 39424 13.5149 7.00746 182.428 207.352 410.431 410.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 0.000256 512 300 288 46592 3.77325 1.65398 6.07818 50.7714 62.4308 62.5656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1060 0.000256 1024 70 576 72576 2.89318 3.40378 24.289 104.331 134.988 135.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 600 6.4e-05 512 225 816 86016 29.3336 6.43757 26.8299 192.533 255.369 255.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1780 0.000512 1024 440 624 33152 1.42659 1.65136 12.6408 52.0845 67.8756 67.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 0.000128 512 200 288 129024 6.38886 4.5304 16.1189 103.617 130.812 130.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 290 0.001024 4096 61 1632 6944 2.69926 24.6762 103.834 131.255 131.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1490 0.000128 512 240 384 137216 6.56595 3.51037 53.9868 104.617 168.856 168.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1370 3.2e-05 1024 150 672 575488 47.5354 26.9003 574.679 837.888 1487.17 1487.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 0.000512 4096 135 3168 23424 5.76102 6.61715 330.943 209.214 552.607 552.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 350 0.000256 2048 60 864 40960 13.5438 7.01645 104.02 209.065 333.778 333.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 0.000256 512 300 288 52224 3.72938 1.70189 12.6426 52.4031 70.6339 70.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1060 0.000256 1024 70 576 73344 2.90416 3.41357 49.4493 104.757 160.599 160.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 600 6.4e-05 512 225 816 106496 30.6177 6.7072 65.7783 208.978 312.316 312.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 0.000512 1024 440 624 33664 1.43782 1.68602 25.2902 52.4066 80.8951 80.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.000128 512 200 288 130048 6.44995 3.40896 29.1487 104.579 143.742 143.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 290 0.001024 4096 61 1632 7296 2.72093 53.1929 104.899 160.857 160.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1490 0.000128 512 240 384 137216 6.57664 3.50851 36.228 104.661 151.147 151.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1370 3.2e-05 1024 150 672 575488 47.51 26.9005 371.703 838.04 1284.31 1284.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 0.000512 4096 135 3168 23296 5.79994 6.63136 214.307 209.556 436.368 436.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 350 0.000256 2048 60 864 40960 13.5648 7.02486 68.9865 209.226 298.931 299.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 0.000256 512 300 288 51200 3.77462 1.70598 8.20637 52.4486 66.2889 66.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1060 0.000256 1024 70 576 73216 2.89792 3.40822 31.9851 104.672 143.035 143.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 600 6.4e-05 512 225 816 98304 31.3708 6.70867 39.5776 209.018 286.914 287.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 0.000512 1024 440 624 33536 1.44339 1.68886 16.5427 52.4951 72.2442 72.3106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.000128 512 200 288 129024 6.51821 3.40854 18.6835 104.62 133.382 133.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 290 0.001024 4096 61 1632 7168 2.7136 33.3701 104.558 140.686 140.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1490 0.000128 512 240 384 135168 6.49485 3.49747 30.4702 103.401 144.039 144.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1370 3.2e-05 1024 150 672 574464 47.5708 27.0541 311.502 837.264 1223.56 1223.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 0.000512 4096 135 3168 23040 5.7776 6.6167 178.327 209.357 400.155 400.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 350 0.000256 2048 60 864 39936 13.4152 6.9375 56.9799 206.8 284.265 284.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 0.000256 512 300 288 49152 3.79376 1.68605 6.70982 51.8367 64.18 64.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1060 0.000256 1024 70 576 72960 2.89875 3.40416 27.2564 104.489 138.121 138.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 600 6.4e-05 512 225 816 73728 31.5719 6.53926 25.1277 198.211 261.692 261.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 0.000512 1024 440 624 33408 1.43821 1.68653 13.9614 52.4414 69.6006 69.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.000128 512 200 288 125952 6.47702 3.40173 15.5646 103.361 128.963 129.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 290 0.001024 4096 61 1632 7104 2.71155 28.3464 104.627 135.729 135.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1490 0.000128 512 240 384 135168 6.66883 3.51453 27.4776 104.743 142.579 142.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1370 3.2e-05 1024 150 672 573440 47.4708 26.8439 273.77 835.395 1183.64 1183.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 0.000512 4096 135 3168 22528 5.72509 6.54003 155.123 207.497 374.957 375.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 350 0.000256 2048 60 864 40960 13.5805 7.03037 51.7098 209.576 282.029 282.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 0.000256 512 300 288 49152 3.86218 1.7063 6.28528 52.5299 64.5402 64.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1060 0.000256 1024 70 576 73216 2.90525 3.40998 24.1828 104.841 135.41 135.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 600 6.4e-05 512 225 816 65536 32.2145 9.19606 19.6521 198.122 259.422 259.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 0.000512 1024 440 624 32768 1.42746 1.66371 11.9692 51.9782 67.1098 67.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.000128 512 200 288 126976 6.5871 3.41341 13.9679 104.707 128.832 128.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 290 0.001024 4096 61 1632 6912 2.69984 24.6847 103.87 131.304 131.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1490 0.000128 512 240 384 137088 6.57491 3.51894 55.535 104.621 170.418 170.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1370 3.2e-05 1024 150 672 574848 47.725 26.9599 552.45 838.219 1465.51 1465.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 0.000512 4096 135 3168 23328 5.76717 6.59616 326.795 209.319 548.553 548.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 350 0.000256 2048 60 864 40896 13.5754 7.0327 101.748 209.08 331.563 331.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 0.000256 512 300 288 51840 3.71162 1.69382 12.5461 52.0169 70.1257 70.2505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1060 0.000256 1024 70 576 73440 2.92221 3.4232 47.7594 104.978 159.157 159.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 600 6.4e-05 512 225 816 101376 30.2558 6.58413 61.9438 204.34 303.366 303.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 0.000512 1024 440 624 33552 1.43968 1.68141 24.6676 52.4229 80.2831 80.3476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.000128 512 200 288 130176 6.45834 3.41606 28.2934 104.582 142.904 143.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 290 0.001024 4096 61 1632 7272 2.72179 51.7096 104.895 159.369 159.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1490 0.000128 512 240 384 135936 6.49037 3.50861 38.6132 103.809 152.594 152.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1370 3.2e-05 1024 150 672 573696 47.6905 26.9377 387.668 837.67 1300.12 1300.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 0.000512 4096 135 3168 23328 5.78496 6.61558 227.405 209.47 449.346 449.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 350 0.000256 2048 60 864 40320 13.4533 6.96301 71.1742 207.561 299.278 299.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 0.000256 512 300 288 50688 3.67248 1.67456 8.63594 51.251 65.3877 65.5114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1060 0.000256 1024 70 576 73152 2.90429 3.40688 33.3605 104.607 144.35 144.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 600 6.4e-05 512 225 816 92160 29.8444 6.54541 39.4706 198.048 274.149 274.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 0.000512 1024 440 624 33408 1.43789 1.68877 17.3464 52.4692 73.0146 73.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.000128 512 200 288 129024 6.38973 3.40992 19.6385 103.775 133.369 133.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 290 0.001024 4096 61 1632 7200 2.71395 36.5155 104.821 144.094 144.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1490 0.000128 512 240 384 134784 6.71779 3.51661 33.1158 104.621 148.152 148.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1370 3.2e-05 1024 150 672 570240 47.8179 26.888 326.476 834.528 1235.87 1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 0.000512 4096 135 3168 22896 5.73715 6.52989 188.809 207.51 408.658 408.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 350 0.000256 2048 60 864 39744 13.6733 7.03878 59.4449 209.269 289.553 289.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 0.000256 512 300 288 48384 3.77347 1.67318 7.08854 51.2882 63.9788 64.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1060 0.000256 1024 70 576 73008 2.91763 3.41616 28.4091 104.692 139.505 139.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 600 6.4e-05 512 225 816 82944 31.9644 6.58432 30.6277 204.247 273.663 273.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 0.000512 1024 440 624 32832 1.42986 1.66256 14.7224 51.977 69.8647 69.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.000128 512 200 288 127872 6.58054 3.41741 16.8274 104.583 131.562 131.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 290 0.001024 4096 61 1632 7128 2.71824 30.5043 104.797 138.061 138.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1490 0.000128 512 240 384 133632 6.42979 3.48259 31.0796 102.342 143.509 143.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1370 3.2e-05 1024 150 672 571392 47.5583 26.8311 326.354 834.609 1235.51 1235.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 0.000512 4096 135 3168 23040 5.75485 6.58954 192.786 208.662 413.862 413.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 350 0.000256 2048 60 864 39168 13.3161 6.89357 58.093 204.817 283.249 283.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 0.000256 512 300 288 46080 3.68477 1.62634 7.14061 49.7922 62.4017 62.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1060 0.000256 1024 70 576 73152 2.90006 3.41091 28.4451 104.786 139.613 139.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 600 6.4e-05 512 225 816 73728 31.5519 6.53926 27.2098 198.111 263.651 263.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 0.000512 1024 440 624 32832 1.4392 1.67846 14.5474 52.2687 70.002 70.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.000128 512 200 288 124416 6.43366 3.38256 16.4686 102.306 128.743 128.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 290 0.001024 4096 61 1632 6912 2.70352 28.3395 104.024 135.109 135.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1490 0.000128 512 240 384 138240 6.54598 3.51818 55.8744 105.022 171.135 171.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1370 3.2e-05 1024 150 672 574720 47.6634 26.9536 546.876 838.39 1460.05 1460.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 0.000512 4096 135 3168 23360 5.78045 6.60502 325.087 209.226 546.773 546.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 350 0.000256 2048 60 864 40320 13.5092 7.04208 98.6983 208.177 327.556 327.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 0.000256 512 300 288 51200 3.6977 1.68755 12.352 51.7557 69.6474 69.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1060 0.000256 1024 70 576 73280 2.91232 3.41587 47.1001 104.791 158.294 158.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 600 6.4e-05 512 225 816 102400 30.5291 7.38304 61.469 206.342 305.961 306.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 0.000512 1024 440 624 33600 1.44086 1.68755 24.6008 52.4216 80.2205 80.2891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.000128 512 200 288 130560 6.47846 3.41754 27.8993 104.981 142.933 143.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 290 0.001024 4096 61 1632 7280 2.72144 51.0501 104.952 158.767 158.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1490 0.000128 512 240 384 135680 6.44374 3.49206 38.6392 103.296 152.047 152.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1370 3.2e-05 1024 150 672 573440 47.6068 26.9035 393.829 837.868 1306.37 1306.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 0.000512 4096 135 3168 23040 5.74669 6.58835 229.39 208.664 450.462 450.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 350 0.000256 2048 60 864 39680 13.424 7.07974 70.2331 206.54 297.404 297.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 0.000256 512 300 288 51200 3.70669 1.68346 9.06189 51.7682 66.377 66.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1060 0.000256 1024 70 576 72960 2.89997 3.40992 34.1447 104.624 145.151 145.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 600 6.4e-05 512 225 816 102400 30.4935 6.61504 44.5778 206.264 288.188 288.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 0.000512 1024 440 624 33280 1.4353 1.67789 17.6299 52.2661 73.0813 73.1491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.000128 512 200 288 128000 6.37738 3.39245 19.7603 103.253 132.939 133.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 290 0.001024 4096 61 1632 7200 2.72118 36.3568 104.893 144.013 144.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1490 0.000128 512 240 384 134400 6.51635 3.49402 33.1902 103.36 146.74 146.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1370 3.2e-05 1024 150 672 572160 47.6218 26.8723 325.558 834.695 1234.91 1235.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 0.000512 4096 135 3168 22560 5.72621 6.52896 186.095 207.418 405.84 405.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 350 0.000256 2048 60 864 38400 13.5565 7.05952 57.423 206.783 284.954 285.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 0.000256 512 300 288 49920 3.75968 1.69165 7.47411 51.8334 64.9129 65.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1060 0.000256 1024 70 576 72960 2.9184 3.54336 28.318 104.743 139.598 139.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 600 6.4e-05 512 225 816 92160 31.416 6.62592 33.7462 206.347 278.38 278.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 0.000512 1024 440 624 33120 1.42902 1.66477 14.8207 51.9533 69.9398 70.0082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.000128 512 200 288 126720 6.4536 3.4041 16.2623 103.322 129.598 129.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 290 0.001024 4096 61 1632 6960 2.70806 29.6276 104.041 136.419 136.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1490 0.000128 512 240 384 133120 6.58134 3.49546 30.8994 103.485 144.634 144.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1370 3.2e-05 1024 150 672 573440 47.6647 27.0364 304.791 838.799 1218.45 1218.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 0.000512 4096 135 3168 22400 5.73235 6.5488 172.823 207.984 393.16 393.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 350 0.000256 2048 60 864 38400 13.5618 6.94067 54.2083 207.146 281.988 282.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 0.000256 512 300 288 51200 3.72205 1.68848 7.32566 51.9242 64.8083 64.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1060 0.000256 1024 70 576 72320 2.90285 3.40858 26.0879 104.494 136.969 137.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 600 6.4e-05 512 225 816 81920 29.754 6.43792 28.1136 192.8 257.342 257.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 0.000512 1024 440 624 32640 1.42851 1.66752 13.6513 52.0965 68.9172 68.9869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.000128 512 200 288 128000 6.39629 3.39629 15.8162 103.449 129.21 129.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 290 0.001024 4096 61 1632 7040 2.71872 27.7156 104.97 135.45 135.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1490 0.000128 512 240 400 139264 6.49648 3.50934 49.1877 104.92 164.29 164.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1370 3.2e-05 1024 150 700 573440 47.6523 26.9046 560.889 837.728 1473.34 1473.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 0.000512 4096 135 3200 23296 5.76922 6.61709 287.399 209.351 509.211 509.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 350 0.000256 2048 60 850 40192 13.6544 7.05034 155.882 209.632 386.35 386.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 0.000256 512 300 300 53248 3.68637 1.69942 16.5917 52.3717 74.5007 74.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1060 0.000256 1024 70 600 73344 2.90419 3.42128 43.8886 104.869 155.156 155.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 600 6.4e-05 512 225 800 110592 30.2839 6.70925 57.0711 208.921 303.226 303.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1780 0.000512 1024 440 650 33536 1.44032 1.668 23.3995 52.4655 79.0449 79.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1300 0.000128 512 200 250 130560 6.45754 3.40608 34.4063 104.885 149.315 149.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 290 0.001024 4096 61 1650 7168 2.72134 45.8001 104.747 153.313 153.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1490 0.000128 512 240 400 138240 6.52867 3.51194 32.4741 104.601 147.291 147.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1370 3.2e-05 1024 150 700 573440 47.7436 26.9066 413.07 837.769 1325.65 1325.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 0.000512 4096 135 3200 23168 5.77466 6.61299 183.705 209.179 405.344 405.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 350 0.000256 2048 60 850 39936 13.6473 7.02464 154.366 209.028 384.199 384.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 960 0.000256 512 300 300 53248 3.69613 1.70192 15.5942 52.3918 73.5424 73.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1060 0.000256 1024 70 600 73216 2.90448 3.4087 28.6021 104.745 139.732 139.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 600 6.4e-05 512 225 800 106496 30.6228 6.7113 35.9117 208.942 282.434 282.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1780 0.000512 1024 440 650 33408 1.43693 1.67117 16.0124 52.4018 71.5941 71.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1300 0.000128 512 200 250 130048 6.45744 3.41402 32.3067 104.568 146.902 147.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 290 0.001024 4096 61 1650 7104 2.71254 84.3665 104.585 191.706 191.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1490 0.000128 512 240 400 138240 6.45312 3.50538 27.2059 104.252 141.592 141.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1370 3.2e-05 1024 150 700 571392 47.7899 27.1093 428.507 836.228 1339.79 1339.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 550 0.000512 4096 135 3200 23040 5.74518 6.59046 155.486 208.622 376.52 376.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 350 0.000256 2048 60 850 39168 13.6241 6.98944 152.021 208.382 381.147 381.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 960 0.000256 512 300 300 52224 3.65629 1.70394 14.8246 51.7166 72.0563 72.1736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1060 0.000256 1024 70 600 73152 2.90778 3.41267 75.1913 104.761 186.345 186.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 600 6.4e-05 512 225 800 98304 30.8158 6.61747 27.5522 206.168 271.393 271.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1780 0.000512 1024 440 650 33216 1.43504 1.66378 13.7114 52.2566 69.1386 69.2148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1300 0.000128 512 200 250 129024 6.45296 3.40586 37.9795 104.215 152.217 152.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 290 0.001024 4096 61 1650 7104 2.71827 81.2283 104.722 188.712 188.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1490 0.000128 512 240 400 138880 6.5591 3.52512 46.3276 104.947 161.532 161.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1370 3.2e-05 1024 150 700 573440 47.8086 26.9619 473.068 837.861 1385.86 1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 0.000512 4096 135 3200 23280 5.81203 6.61155 268.706 209.345 490.551 490.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 350 0.000256 2048 60 850 40320 13.7343 7.05328 142.077 209.691 372.686 372.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 0.000256 512 300 300 53120 3.73197 1.71312 10.5908 52.5553 68.7533 68.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1060 0.000256 1024 70 600 73360 2.92403 3.4263 40.6177 104.9 151.945 152.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 600 6.4e-05 512 225 800 107520 30.7065 6.73405 51.9833 209.728 299.397 299.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1780 0.000512 1024 440 650 33520 1.44589 1.66826 20.9681 52.4394 76.5944 76.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 0.000128 512 200 250 130560 6.48147 3.41811 21.6925 104.914 136.665 136.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 290 0.001024 4096 61 1650 7160 2.71501 41.9641 104.769 149.492 149.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1490 0.000128 512 240 400 138240 6.54067 3.51677 30.4897 105.05 145.768 145.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1370 3.2e-05 1024 150 700 573440 47.7083 26.9372 305.757 838.565 1219.13 1219.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 0.000512 4096 135 3200 23200 5.77008 6.61002 172.887 209.296 394.635 394.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 350 0.000256 2048 60 850 39680 13.608 6.9817 139.2 208.233 368.153 368.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 0.000256 512 300 300 51200 3.70666 1.68867 6.8553 51.7701 64.1803 64.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1060 0.000256 1024 70 600 73120 2.91312 3.41546 26.3555 104.819 137.575 137.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 600 6.4e-05 512 225 800 102400 30.5433 6.6271 32.4123 206.406 276.234 276.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1780 0.000512 1024 440 650 33440 1.44179 1.66755 13.6184 52.4293 69.2292 69.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 0.000128 512 200 250 130560 6.48054 3.4193 14.8156 105.016 129.888 130.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 290 0.001024 4096 61 1650 7120 2.71776 27.5246 104.849 135.137 135.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1490 0.000128 512 240 400 138240 6.51331 3.51581 25.7069 104.64 140.55 140.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1370 3.2e-05 1024 150 700 572160 48.0156 26.9558 328.745 837.739 1241.63 1241.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 0.000512 4096 135 3200 23040 5.79994 6.6111 143.506 209.483 365.476 365.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 350 0.000256 2048 60 850 39360 13.7342 7.06406 136.728 209.183 366.846 366.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 0.000256 512 300 300 51840 3.69107 1.68528 13.5323 51.7877 70.8541 70.9929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1060 0.000256 1024 70 600 73200 2.9184 3.43005 22.1508 104.968 133.541 133.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 600 6.4e-05 512 225 800 92160 31.4525 6.63142 24.8423 206.404 269.565 269.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1780 0.000512 1024 440 650 33360 1.44531 1.66502 13.06 52.4741 68.72 68.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1300 0.000128 512 200 250 128640 6.53306 3.41811 12.7902 104.601 127.499 127.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 290 0.001024 4096 61 1650 7080 2.71773 22.5403 104.839 130.142 130.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1490 0.000128 512 240 400 135680 6.43734 3.49482 22.113 103.382 135.597 135.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1370 3.2e-05 1024 150 700 573440 47.7199 26.9097 301.903 838.588 1215.29 1215.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 0.000512 4096 135 3200 23040 5.74672 6.58931 124.041 208.84 345.291 345.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 350 0.000256 2048 60 850 38400 13.5547 6.93523 133.229 206.716 360.566 360.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 960 0.000256 512 300 300 51200 3.70864 1.68352 13.0137 51.8204 70.3804 70.4986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1060 0.000256 1024 70 600 72960 2.90202 3.40784 19.1227 104.704 130.208 130.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 600 6.4e-05 512 225 800 102400 30.5159 6.62323 23.7541 206.437 267.567 267.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1780 0.000512 1024 440 650 33280 1.43606 1.65888 11.4779 52.3129 66.9577 67.0372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1300 0.000128 512 200 250 128000 6.39309 3.39811 27.7765 103.346 141.07 141.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 290 0.001024 4096 61 1650 7040 2.72176 71.6551 104.839 179.26 179.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1490 0.000128 512 240 400 139008 6.39414 3.51846 58.4918 104.862 173.439 173.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1370 3.2e-05 1024 150 700 572928 47.7266 27.0582 654.924 838.281 1568.15 1568.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 0.000512 4096 135 3200 23328 5.78224 6.61491 365.764 209.642 587.876 587.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 350 0.000256 2048 60 850 39936 13.6376 7.11043 111.167 209.533 341.579 341.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 0.000256 512 300 300 52992 3.68176 1.69939 14.3139 52.2542 72.1061 72.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1060 0.000256 1024 70 600 73344 2.90854 3.4121 56.3951 104.951 167.74 167.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 600 6.4e-05 512 225 800 104448 30.3133 6.62678 68.0814 206.398 311.653 311.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 0.000512 1024 440 650 33504 1.43987 1.68445 28.9972 52.5169 84.7099 84.7784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.000128 512 200 250 129792 6.4887 3.41434 28.2058 104.823 143.088 143.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 290 0.001024 4096 61 1650 7152 2.7184 57.2292 104.851 164.844 164.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1490 0.000128 512 240 400 138240 6.47187 3.50618 38.6784 104.376 153.206 153.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1370 3.2e-05 1024 150 700 571392 47.7163 27.0304 404.709 837.242 1316.86 1316.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 0.000512 4096 135 3200 23040 5.74118 6.58986 226.663 208.862 447.929 448.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 350 0.000256 2048 60 850 39168 13.604 6.99446 67.7609 208.628 297.111 297.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 0.000256 512 300 300 52224 3.66205 1.6855 8.8352 51.7768 66.1165 66.2456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1060 0.000256 1024 70 600 73152 2.89997 3.41411 34.9964 104.887 146.269 146.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 600 6.4e-05 512 225 800 98304 30.8056 6.61971 41.2978 206.418 285.376 285.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 0.000512 1024 440 650 33216 1.43494 1.67955 18.1023 52.3207 73.6095 73.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 0.000128 512 200 250 129024 6.44192 3.40582 18.0592 104.696 132.763 132.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 290 0.001024 4096 61 1650 7104 2.7177 35.4816 104.857 143.1 143.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1490 0.000128 512 240 400 135936 6.49686 3.50637 31.9466 103.812 145.937 146.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1370 3.2e-05 1024 150 700 571392 47.8819 26.9351 330.376 837.681 1243.03 1243.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 0.000512 4096 135 3200 23040 5.78378 6.61299 185.74 209.548 407.757 407.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 350 0.000256 2048 60 850 39168 13.5461 7.03488 191.256 207.566 419.535 419.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 0.000256 512 300 300 50688 3.67389 1.67059 7.24381 51.2533 63.9978 64.1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1060 0.000256 1024 70 600 72864 2.90253 3.40787 28.5243 104.613 139.52 139.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 600 6.4e-05 512 225 800 92160 29.8482 6.54307 31.9693 198.155 266.761 266.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1780 0.000512 1024 440 650 33408 1.44358 1.67117 14.8531 52.4702 70.5108 70.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 0.000128 512 200 250 126720 6.49338 3.40842 16.3991 103.776 130.233 130.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 290 0.001024 4096 61 1650 7056 2.71571 28.5368 104.777 136.074 136.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1490 0.000128 512 240 400 135168 6.49536 3.49658 27.5749 103.311 141.051 141.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1370 3.2e-05 1024 150 700 571392 47.802 26.882 389.123 836.557 1300.52 1300.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 0.000512 4096 135 3200 23040 5.77472 6.61526 157.489 209.255 379.206 379.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 350 0.000256 2048 60 850 38400 13.542 6.98778 182.832 206.627 410.116 410.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 0.000256 512 300 300 52224 3.68397 1.6855 6.3817 51.7919 63.6947 63.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1060 0.000256 1024 70 600 72576 2.89866 3.40534 24.1457 104.398 134.918 134.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 600 6.4e-05 512 225 800 73728 31.5825 6.53584 22.4054 198.102 258.866 259.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1780 0.000512 1024 440 650 33024 1.44134 1.66867 14.6731 52.396 70.2486 70.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 0.000128 512 200 250 125952 6.47091 3.39878 14.4965 103.273 127.794 127.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 290 0.001024 4096 61 1650 6912 2.7057 24.1181 104.243 131.111 131.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1490 0.000128 512 240 400 138880 6.5017 3.51885 56.6973 104.767 171.657 171.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1370 3.2e-05 1024 150 700 573440 47.8246 26.9683 605.251 837.596 1517.79 1517.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 0.000512 4096 135 3200 23296 5.81427 6.60979 333.599 209.561 555.66 555.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 350 0.000256 2048 60 850 39872 13.6933 7.04058 101.877 209.357 332.097 332.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 0.000256 512 300 300 52864 3.72358 1.70941 13.2197 52.4739 71.2838 71.4142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1060 0.000256 1024 70 600 73360 2.91696 3.4263 52.1561 104.88 163.451 163.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 600 6.4e-05 512 225 800 107520 30.23 6.64458 64.9445 207.024 309.085 309.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 0.000512 1024 440 650 33488 1.44451 1.68518 26.6529 52.4756 82.3292 82.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.000128 512 200 250 129920 6.50429 3.41811 26.3742 104.728 141.179 141.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 290 0.001024 4096 61 1650 7168 2.7199 52.7986 104.881 160.443 160.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1490 0.000128 512 240 400 137984 6.53066 3.5121 37.8863 104.902 153.007 153.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1370 3.2e-05 1024 150 700 571648 47.7916 26.9189 382.791 837.328 1294.99 1295.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 0.000512 4096 135 3200 23072 5.75158 6.57421 212.978 208.777 434.15 434.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 350 0.000256 2048 60 850 39424 13.6909 7.04307 65.6042 209.699 296.164 296.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 0.000256 512 300 300 51968 3.69712 1.68986 8.72512 51.9581 66.2207 66.3491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1060 0.000256 1024 70 600 73248 2.9113 3.41306 33.1042 104.905 144.401 144.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 600 6.4e-05 512 225 800 100352 29.9188 6.56982 40.3697 202.303 279.401 279.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 0.000512 1024 440 650 33152 1.4336 1.67117 16.9144 52.2956 72.3846 72.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.000128 512 200 250 129024 6.53968 3.41318 17.4718 104.869 132.449 132.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 290 0.001024 4096 61 1650 7056 2.71293 33.2748 104.68 140.709 140.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1490 0.000128 512 240 400 137088 6.61568 3.51846 30.8812 104.929 146.12 146.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1370 3.2e-05 1024 150 700 572544 47.8335 26.9496 313.211 837.32 1225.48 1225.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 0.000512 4096 135 3200 22848 5.76131 6.5504 172.465 208.534 393.383 393.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 350 0.000256 2048 60 850 38976 13.7872 7.05536 52.7207 209.951 283.644 283.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 0.000256 512 300 300 51072 3.80365 1.712 7.04669 52.5916 65.3031 65.4397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1060 0.000256 1024 70 600 73248 2.92339 3.42602 27.3603 104.972 138.754 138.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 600 6.4e-05 512 225 800 86016 31.2888 6.57613 28.3754 202.316 268.792 268.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 0.000512 1024 440 650 32928 1.4377 1.66387 13.6912 52.2143 69.0778 69.1446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.000128 512 200 250 129024 6.56106 3.41664 14.4048 104.889 129.431 129.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 290 0.001024 4096 61 1650 7056 2.72106 27.4502 104.966 135.178 135.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1490 0.000128 512 240 400 136192 6.46608 3.48998 27.4285 103.65 141.21 141.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1370 3.2e-05 1024 150 700 569856 47.862 26.8873 281.195 836.475 1192.58 1192.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 0.000512 4096 135 3200 22848 5.7385 6.56176 156.848 207.932 377.158 377.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 350 0.000256 2048 60 850 37632 13.6641 6.95334 168.276 207.342 396.363 396.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 0.000256 512 300 300 50176 3.6336 1.65869 6.36538 50.7732 62.5852 62.7227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1060 0.000256 1024 70 600 72576 2.8927 3.40442 24.6316 104.329 135.332 135.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 600 6.4e-05 512 225 800 86016 29.3163 6.4353 25.966 192.53 254.489 254.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1780 0.000512 1024 440 650 32704 1.4336 1.6497 12.4919 52.0842 67.7306 67.8055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 0.000128 512 200 250 125440 6.52902 3.39994 12.889 103.614 126.586 126.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 290 0.001024 4096 61 1650 6944 2.7177 25.1536 104.555 132.468 132.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1490 0.000128 512 240 400 138240 6.52035 3.51011 55.427 104.684 170.318 170.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1370 3.2e-05 1024 150 700 573440 47.6284 26.9015 592.853 838.64 1506.18 1506.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 0.000512 4096 135 3200 23168 5.77011 6.62016 331.164 209.357 552.984 553.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 350 0.000256 2048 60 850 39936 13.6013 7.0273 101.715 209.21 331.68 331.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 0.000256 512 300 300 53248 3.69178 1.70394 13.4486 52.4343 71.4331 71.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1060 0.000256 1024 70 600 73216 2.90611 3.41011 50.977 104.828 162.191 162.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 600 6.4e-05 512 225 800 106496 30.6112 6.70938 64.5991 209.119 311.279 311.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 0.000512 1024 440 650 33408 1.43722 1.69094 25.9952 52.4433 81.6378 81.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.000128 512 200 250 130048 6.45014 3.41354 26.5987 104.655 141.27 141.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 290 0.001024 4096 61 1650 7104 2.7136 51.7325 104.666 159.155 159.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1490 0.000128 512 240 400 137216 6.57408 3.51027 37.6726 104.661 152.588 152.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1370 3.2e-05 1024 150 700 573440 47.6483 26.8964 385.032 838.102 1297.84 1297.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 0.000512 4096 135 3200 23040 5.79216 6.62816 215.887 209.554 437.935 438.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 350 0.000256 2048 60 850 39936 13.6255 7.03315 67.1379 209.224 297.149 297.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 0.000256 512 300 300 53248 3.70278 1.70557 8.93811 52.4436 66.9454 67.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1060 0.000256 1024 70 600 72960 2.90435 3.40931 33.4653 104.669 144.52 144.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 600 6.4e-05 512 225 800 98304 31.3684 6.7072 39.0544 209.018 286.393 286.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 0.000512 1024 440 650 33280 1.44179 1.68755 16.9165 52.488 72.6058 72.6726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.000128 512 200 250 129024 6.52029 3.41402 17.396 104.626 132.112 132.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 290 0.001024 4096 61 1650 7040 2.71043 33.6529 104.602 141.007 141.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1490 0.000128 512 240 400 135168 6.4984 3.4937 32.3227 103.402 145.892 146.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1370 3.2e-05 1024 150 700 571392 47.7981 26.8889 326.366 837.261 1238.47 1238.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 0.000512 4096 135 3200 23040 5.77405 6.61606 181.706 209.357 403.523 403.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 350 0.000256 2048 60 850 38400 13.5371 6.93862 55.0355 206.799 282.438 282.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 0.000256 512 300 300 52224 3.67357 1.68467 7.31722 51.8383 64.6698 64.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1060 0.000256 1024 70 600 72576 2.89962 3.40349 28.1618 104.488 139.026 139.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 600 6.4e-05 512 225 800 73728 31.5758 6.53757 25.3912 198.216 261.96 262.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 0.000512 1024 440 650 33024 1.43901 1.68371 14.489 52.4388 70.1223 70.1883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.000128 512 200 250 125952 6.46982 3.39763 14.5174 103.362 127.899 128.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 290 0.001024 4096 61 1650 6912 2.70384 28.4497 104.322 135.518 135.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1490 0.000128 512 240 400 135168 6.688 3.51846 28.6057 104.743 143.732 143.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1370 3.2e-05 1024 150 700 569344 47.785 26.8554 287.93 835.464 1198.19 1198.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 0.000512 4096 135 3200 22528 5.71562 6.54131 159.465 207.507 379.299 379.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 350 0.000256 2048 60 850 38912 13.7415 7.03843 49.9809 209.643 280.531 280.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 0.000256 512 300 300 53248 3.70909 1.708 7.1073 52.5255 65.2031 65.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1060 0.000256 1024 70 600 72704 2.90406 3.41382 25.574 104.848 136.812 136.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 600 6.4e-05 512 225 800 65536 32.2095 6.5423 19.879 198.127 256.997 257.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 0.000512 1024 440 650 32768 1.4287 1.66979 12.6668 51.9768 67.814 67.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.000128 512 200 250 126976 6.59296 3.41181 13.1073 104.713 127.981 128.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 290 0.001024 4096 61 1650 6912 2.71488 25.7637 104.598 133.117 133.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1490 0.000128 512 240 400 138240 6.43821 3.51837 58.762 104.528 173.414 173.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1370 3.2e-05 1024 150 700 572544 47.8428 26.9574 602.616 837.609 1515.19 1515.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 0.000512 4096 135 3200 23184 5.7897 6.59866 341.426 209.077 562.966 563.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 350 0.000256 2048 60 850 39744 13.6237 7.02454 103.55 208.907 333.237 333.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 0.000256 512 300 300 51840 3.71555 1.6937 13.2564 51.9748 70.7922 70.9202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1060 0.000256 1024 70 600 73296 2.9185 3.42691 52.1156 104.898 163.43 163.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 600 6.4e-05 512 225 800 101376 30.2731 6.58445 62.982 204.169 304.25 304.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 0.000512 1024 440 650 33408 1.44003 1.6808 26.6799 52.3755 82.2443 82.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.000128 512 200 250 129024 6.50048 3.42045 26.7448 104.5 141.323 141.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 290 0.001024 4096 61 1650 7128 2.71667 53.8911 104.765 161.416 161.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1490 0.000128 512 240 400 135936 6.49498 3.50618 41.2802 103.882 155.337 155.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1370 3.2e-05 1024 150 700 571392 47.8861 26.9438 426.821 838.287 1340.09 1340.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 0.000512 4096 135 3200 23040 5.79162 6.61533 243.791 209.611 465.88 465.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 350 0.000256 2048 60 850 39168 13.5394 6.9649 72.3496 207.702 300.682 300.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 0.000256 512 300 300 50688 3.67482 1.67693 9.33478 51.2804 66.124 66.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1060 0.000256 1024 70 600 72864 2.90538 3.41136 37.0603 104.679 148.126 148.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 600 6.4e-05 512 225 800 92160 29.8411 6.54131 41.3596 198.179 276.162 276.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 0.000512 1024 440 650 33408 1.44125 1.68547 19.2388 52.506 74.943 75.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.000128 512 200 250 126720 6.49392 3.40589 18.6957 103.844 132.595 132.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 290 0.001024 4096 61 1650 7056 2.71872 37.0978 104.844 144.702 144.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1490 0.000128 512 240 400 138240 6.55104 3.51603 36.2337 104.731 151.208 151.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1370 3.2e-05 1024 150 700 570240 47.8434 26.8925 352.929 835.102 1262.93 1263.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 0.000512 4096 135 3200 22464 5.73645 6.52979 194.932 207.647 414.918 414.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 350 0.000256 2048 60 850 39744 13.6828 7.10861 61.8278 209.408 292.159 292.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 0.000256 512 300 300 48384 3.7759 1.67773 7.63856 51.3266 64.5697 64.7015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1060 0.000256 1024 70 600 73008 2.92394 3.41782 30.7172 104.757 141.889 141.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 600 6.4e-05 512 225 800 82944 31.9694 6.58845 31.4181 204.384 274.599 274.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 0.000512 1024 440 650 32832 1.43187 1.65987 15.8804 52.0156 71.0599 71.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.000128 512 200 250 127872 6.58438 3.41635 15.9504 104.651 130.758 130.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 290 0.001024 4096 61 1650 6912 2.70979 30.965 104.518 138.236 138.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1490 0.000128 512 240 400 133632 6.44454 3.4816 32.4864 102.35 144.935 145.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1370 3.2e-05 1024 150 700 566784 47.9147 27.2013 335.151 834.632 1245.05 1245.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 0.000512 4096 135 3200 22464 5.75235 6.59661 186.941 208.669 408.028 408.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 350 0.000256 2048 60 850 36864 13.5116 6.90637 54.1103 204.901 279.559 279.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 0.000256 512 300 300 46080 3.69568 1.62547 7.09786 49.798 62.3724 62.5017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1060 0.000256 1024 70 600 72576 2.90032 3.41318 29.089 104.784 140.259 140.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 600 6.4e-05 512 225 800 73728 31.5487 6.54195 26.5328 198.109 262.969 263.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 0.000512 1024 440 650 32832 1.43882 1.67974 14.8685 52.2692 70.3269 70.3952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.000128 512 200 250 124416 6.43366 3.38186 14.8721 102.342 127.184 127.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 290 0.001024 4096 61 1650 6912 2.7136 29.6161 104.75 137.124 137.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1490 0.000128 512 240 400 138240 6.56077 3.52461 32.3124 104.81 147.38 147.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1370 3.2e-05 1024 150 700 570240 47.8327 26.8998 307.718 835.507 1218.12 1218.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 0.000512 4096 135 3200 22320 5.72826 6.51994 168.927 206.932 388.18 388.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 350 0.000256 2048 60 850 37440 13.9332 7.05475 52.4876 209.924 283.53 283.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 0.000256 512 300 300 46080 3.78883 1.65453 6.7504 50.6642 63.011 63.1378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1060 0.000256 1024 70 600 72720 2.92659 3.42835 26.8881 104.983 138.297 138.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 600 6.4e-05 512 225 800 46080 31.709 6.06208 16.2228 185.976 240.215 240.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 0.000512 1024 440 650 32400 1.43123 1.65478 14.1119 51.8349 69.1026 69.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.000128 512 200 250 126720 6.62582 3.42221 13.8792 104.772 128.856 128.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 290 0.001024 4096 61 1650 6840 2.71731 28.1395 104.847 135.747 135.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1490 0.000128 512 240 400 138240 6.45091 3.51712 57.1737 105.042 172.359 172.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1370 3.2e-05 1024 150 700 573440 47.698 26.945 584.546 838.506 1497.86 1497.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 0.000512 4096 135 3200 23200 5.77373 6.61302 331.095 209.343 552.902 552.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 350 0.000256 2048 60 850 39680 13.5518 6.99187 99.1776 208.223 328.077 328.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 0.000256 512 300 300 51200 3.70336 1.68522 12.9544 51.7614 70.2625 70.3895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1060 0.000256 1024 70 600 73120 2.90406 3.41402 50.4077 104.811 161.612 161.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 600 6.4e-05 512 225 800 102400 30.5436 6.62506 62.3179 206.392 306.121 306.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 0.000512 1024 440 650 33440 1.44077 1.68496 25.9629 52.4222 81.5837 81.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.000128 512 200 250 130560 6.48045 3.41869 26.1861 105.006 141.243 141.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 290 0.001024 4096 61 1650 7120 2.71562 51.8115 104.84 159.411 159.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1490 0.000128 512 240 400 135680 6.45424 3.49075 40.831 103.294 154.244 154.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1370 3.2e-05 1024 150 700 573440 47.6444 27.1748 404.605 837.94 1317.52 1317.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 0.000512 4096 135 3200 23040 5.75408 6.59005 228.279 208.664 449.361 449.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 350 0.000256 2048 60 850 38400 13.5096 6.96922 67.2554 206.529 294.393 294.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 0.000256 512 300 300 51200 3.70749 1.68608 9.08454 51.7653 66.3981 66.5257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1060 0.000256 1024 70 600 72960 2.89997 3.408 34.9251 104.61 145.916 145.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 600 6.4e-05 512 225 800 102400 30.5038 6.61952 42.9727 206.265 286.599 286.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 0.000512 1024 440 650 33280 1.43536 1.68067 18.0677 52.266 73.5214 73.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.000128 512 200 250 128000 6.3785 3.39693 17.8066 103.253 130.995 131.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 290 0.001024 4096 61 1650 7040 2.71712 35.8558 104.755 143.372 143.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1490 0.000128 512 240 400 134400 6.5257 3.49587 34.588 103.362 148.141 148.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1370 3.2e-05 1024 150 700 568320 47.832 26.8541 339.756 834.711 1249.32 1249.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 0.000512 4096 135 3200 22560 5.72832 6.53107 189.827 207.411 409.569 409.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 350 0.000256 2048 60 850 38400 13.5462 6.94477 57.5836 206.789 284.995 285.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 0.000256 512 300 300 49920 3.76317 1.6911 7.86637 51.8322 65.3077 65.4384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1060 0.000256 1024 70 600 72960 2.90611 3.41475 29.7262 104.745 140.863 140.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 600 6.4e-05 512 225 800 92160 31.4179 6.62762 33.5423 206.353 278.177 278.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 0.000512 1024 440 650 32640 1.43002 1.66093 14.7333 51.9574 69.857 69.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.000128 512 200 250 126720 6.45514 3.39974 14.9943 103.329 128.335 128.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 290 0.001024 4096 61 1650 6960 2.71603 30.5971 104.77 138.127 138.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1490 0.000128 512 240 400 133120 6.58144 3.4903 32.2839 103.475 146.003 146.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1370 3.2e-05 1024 150 700 573440 47.6631 26.9094 316.839 838.699 1230.27 1230.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 0.000512 4096 135 3200 22400 5.72211 6.5495 175.84 207.963 396.146 396.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 350 0.000256 2048 60 850 38400 13.5551 6.95482 53.8303 207.115 281.589 281.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 0.000256 512 300 300 51200 3.71878 1.69062 7.44432 51.9126 64.9246 65.0535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1060 0.000256 1024 70 600 72320 2.89792 3.39971 27.2342 104.475 138.078 138.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 600 6.4e-05 512 225 800 81920 29.7421 6.43472 27.7829 192.778 256.971 257.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 0.000512 1024 440 650 32640 1.4295 1.6695 14.1789 52.0917 69.4414 69.5084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.000128 512 200 250 128000 6.38851 3.39488 14.5036 103.435 127.877 128.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 290 0.001024 4096 61 1650 6720 2.69664 28.1738 103.963 134.879 134.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1490 0.000128 512 240 400 134400 6.52445 3.49283 32.1037 103.448 145.748 145.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1370 3.2e-05 1024 150 700 569600 47.5518 26.8137 302.179 833.07 1209.78 1209.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 0.000512 4096 135 3200 22400 5.75206 6.55747 167.194 208.238 387.813 387.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 350 0.000256 2048 60 850 38400 13.5707 6.94595 50.5183 207.187 278.349 278.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 0.000256 512 300 300 51200 3.72288 1.6896 7.29155 51.9301 64.7907 64.9194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1060 0.000256 1024 70 600 72800 2.90406 3.41386 26.9392 104.722 138.053 138.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 600 6.4e-05 512 225 800 102400 30.5699 6.63347 33.1623 206.428 277.035 277.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 0.000512 1024 440 650 32800 1.43283 1.67002 13.9051 52.1605 69.2388 69.3079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.000128 512 200 250 128000 6.40563 3.39763 13.8757 103.417 127.254 127.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 290 0.001024 4096 61 1650 6800 2.71664 27.4999 104.755 135.014 135.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1490 0.000128 512 240 420 137728 6.5616 3.51261 48.6456 104.944 163.835 163.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1370 3.2e-05 1024 150 660 577024 47.404 26.8946 493.601 837.823 1405.89 1406.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 0.000512 4096 135 3180 23104 5.77802 6.61299 262.602 209.379 484.447 484.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 350 0.000256 2048 60 840 40704 13.6316 7.03984 139.953 209.663 370.418 370.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 0.000256 512 300 300 49664 3.82112 1.70269 13.797 52.3808 71.8565 71.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1060 0.000256 1024 70 600 73216 2.91021 3.41718 40.6376 104.891 151.926 152.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 600 6.4e-05 512 225 840 94208 31.7444 6.7113 47.0108 208.955 294.661 294.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1780 0.000512 1024 440 660 33152 1.43974 1.66749 22.0286 52.4478 77.6562 77.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1300 0.000128 512 200 300 131584 6.44474 3.40986 36.1954 104.899 151.108 151.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 290 0.001024 4096 61 1680 6944 2.71526 41.6685 104.84 149.266 149.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1490 0.000128 512 240 420 137216 6.56973 3.50413 31.8181 104.688 146.752 146.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1370 3.2e-05 1024 150 660 576512 47.5347 26.9063 360.514 838.453 1273.57 1273.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 0.000512 4096 135 3180 23040 5.78355 6.61814 173.054 209.351 394.877 394.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 350 0.000256 2048 60 840 40448 13.6212 7.0615 138.79 209.203 368.813 368.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 960 0.000256 512 300 300 49152 3.84864 1.70186 12.902 52.4515 71.0596 71.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1060 0.000256 1024 70 600 73088 2.90803 3.41402 27.0314 104.835 138.259 138.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 600 6.4e-05 512 225 840 90112 32.2005 6.70941 29.8924 209.122 278.163 278.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1780 0.000512 1024 440 660 33024 1.43629 1.66739 15.5406 52.4413 71.1577 71.2375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1300 0.000128 512 200 300 131072 6.43213 3.40816 34.2329 104.65 148.881 149.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 290 0.001024 4096 61 1680 6912 2.71974 71.2661 104.918 178.947 179.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1490 0.000128 512 240 420 136704 6.51373 3.50397 26.5235 104.365 141.078 141.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1370 3.2e-05 1024 150 660 576000 47.4612 26.8841 375.95 837.138 1287.6 1287.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 550 0.000512 4096 135 3180 22848 5.75424 6.58723 143.494 208.91 364.817 364.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 350 0.000256 2048 60 840 39936 13.5922 6.98298 137.98 208.603 367.288 367.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 960 0.000256 512 300 300 47616 3.84442 1.70387 12.192 51.7726 69.6691 69.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1060 0.000256 1024 70 600 72960 2.91286 3.41197 66.7447 104.869 178.013 178.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 600 6.4e-05 512 225 840 86016 31.982 6.61507 24.079 206.392 269.31 269.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1780 0.000512 1024 440 660 32832 1.43469 1.66291 13.2588 52.3109 68.74 68.8145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 0.000128 512 200 300 130560 6.39475 3.4048 38.8132 104.326 153.104 153.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 290 0.001024 4096 61 1680 6816 2.71162 70.2054 104.493 177.455 177.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1490 0.000128 512 240 420 137216 6.5616 3.51018 23.3942 104.643 138.281 138.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1370 3.2e-05 1024 150 660 575488 47.6455 26.9189 347.25 837.892 1259.87 1260
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 550 0.000512 4096 135 3180 23040 5.79174 6.63142 127.239 209.523 349.257 349.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 350 0.000256 2048 60 840 39936 13.684 7.03395 137.015 209.198 367.067 367.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 960 0.000256 512 300 300 49152 3.8593 1.72774 12.4581 52.4373 70.6346 70.7523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1060 0.000256 1024 70 600 72960 2.91491 3.41174 66.7429 104.653 177.797 177.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 600 6.4e-05 512 225 840 81920 32.8805 6.92429 19.7196 208.983 268.745 268.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1780 0.000512 1024 440 660 33024 1.44378 1.67117 11.8412 52.4858 67.5118 67.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 0.000128 512 200 300 131072 6.43168 3.40576 38.7413 104.614 153.354 153.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 290 0.001024 4096 61 1680 6784 2.71325 70.114 104.395 177.266 177.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1490 0.000128 512 240 420 137600 6.49629 3.52051 61.2933 105.01 176.484 176.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1370 3.2e-05 1024 150 660 577280 47.4836 26.9653 625.329 838.448 1538.38 1538.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 0.000512 4096 135 3180 23120 5.79421 6.60707 361.593 209.486 583.556 583.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 350 0.000256 2048 60 840 40640 13.6497 7.07494 200.881 209.828 431.561 431.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 0.000256 512 300 300 49920 3.84291 1.71245 13.273 52.5895 71.5724 71.7102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1060 0.000256 1024 70 600 73200 2.9225 3.42538 56.9244 104.97 168.311 168.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 600 6.4e-05 512 225 840 92160 32.1801 6.72941 62.8135 209.8 311.761 311.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1780 0.000512 1024 440 660 33120 1.44352 1.6609 29.4982 52.4748 85.1507 85.2255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 0.000128 512 200 300 131840 6.43786 3.41856 33.562 104.972 148.549 148.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 290 0.001024 4096 61 1680 6960 2.71805 56.6249 104.961 164.346 164.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1490 0.000128 512 240 420 136960 6.59523 3.51594 40.6181 104.956 155.853 155.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1370 3.2e-05 1024 150 660 577280 47.391 26.9393 387.457 837.778 1299.72 1299.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 0.000512 4096 135 3180 23040 5.77658 6.60707 226.648 209.096 448.2 448.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 350 0.000256 2048 60 840 39680 13.5713 6.97587 191.35 208.039 420.062 420.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 0.000256 512 300 300 48640 3.79459 1.68573 8.4505 51.7183 65.8062 65.9419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1060 0.000256 1024 70 600 72960 2.90576 3.4144 35.2552 104.721 146.368 146.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 600 6.4e-05 512 225 840 81920 32.4114 6.63693 36.1738 206.211 281.671 281.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1780 0.000512 1024 440 660 32960 1.43667 1.66502 18.3985 52.3797 73.9512 74.0279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 0.000128 512 200 300 131840 6.4272 3.4176 22.496 104.919 137.414 137.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 290 0.001024 4096 61 1680 6880 2.71155 35.4959 104.66 142.91 142.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1490 0.000128 512 240 420 136320 6.61139 3.52051 34.2469 104.627 149.179 149.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1370 3.2e-05 1024 150 660 576000 47.5745 26.9587 408.64 837.634 1320.97 1321.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 0.000512 4096 135 3180 23040 5.79341 6.61078 183.986 209.46 405.927 406.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 350 0.000256 2048 60 840 40320 13.6337 7.02259 191.558 209.153 421.5 421.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 0.000256 512 300 300 48000 3.8401 1.69014 6.96262 51.7816 64.4292 64.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1060 0.000256 1024 70 600 72960 2.91635 3.42397 28.907 104.956 140.276 140.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 600 6.4e-05 512 225 840 76800 32.8399 6.63264 27.9153 206.376 274.004 274.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1780 0.000512 1024 440 660 32880 1.44384 1.66848 17.8287 52.4667 73.4775 73.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1300 0.000128 512 200 300 130560 6.43674 3.41818 18.5567 104.59 133.158 133.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 290 0.001024 4096 61 1680 6840 2.71331 28.7933 104.733 136.283 136.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1490 0.000128 512 240 420 133120 6.54048 3.49014 28.8942 103.464 142.561 142.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1370 3.2e-05 1024 150 660 576000 47.423 26.9072 380.667 838.677 1293.84 1293.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 0.000512 4096 135 3180 22720 5.75728 6.58227 154.84 208.862 376.113 376.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 350 0.000256 2048 60 840 38400 13.5243 6.96707 177.257 206.73 404.608 404.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 0.000256 512 300 300 48640 3.7985 1.68205 16.5586 51.8201 74.0139 74.1296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1060 0.000256 1024 70 600 72640 2.90413 3.40941 24.404 104.709 135.495 135.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 600 6.4e-05 512 225 840 81920 32.3904 6.61504 25.7226 206.454 271.422 271.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1780 0.000512 1024 440 660 32640 1.43686 1.65939 15.554 52.3172 71.0358 71.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1300 0.000128 512 200 300 128000 6.38784 3.39725 44.2315 103.349 157.525 157.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 290 0.001024 4096 61 1680 6720 2.70976 102.483 104.333 209.567 209.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1490 0.000128 512 240 420 137472 6.46074 3.51744 58.4071 104.834 173.395 173.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1370 3.2e-05 1024 150 660 576768 47.4345 26.9405 574.461 837.971 1486.97 1487.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 0.000512 4096 135 3180 23136 5.7977 6.6161 331.186 209.578 553.252 553.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 350 0.000256 2048 60 840 40320 13.6142 7.02829 102.286 209.475 332.532 332.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 0.000256 512 300 300 49152 3.83242 1.69942 12.1279 52.2427 70.0549 70.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1060 0.000256 1024 70 600 73152 2.90474 3.41258 52.263 104.925 163.58 163.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 600 6.4e-05 512 225 840 86016 32.0106 6.62986 54.0118 206.33 299.232 299.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 0.000512 1024 440 660 33120 1.44179 1.68755 27.1931 52.498 82.8914 82.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.000128 512 200 300 131328 6.4153 3.41542 29.7933 104.796 144.574 144.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 290 0.001024 4096 61 1680 6912 2.71587 51.6812 104.735 159.177 159.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1490 0.000128 512 240 420 136704 6.52282 3.50275 39.178 104.376 153.751 153.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1370 3.2e-05 1024 150 660 576000 47.3276 26.9169 361.17 837.234 1272.81 1272.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 0.000512 4096 135 3180 22848 5.75082 6.59661 207.573 208.863 428.853 428.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 350 0.000256 2048 60 840 39936 13.5534 7.11709 64.9291 208.626 294.356 294.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 0.000256 512 300 300 47616 3.83965 1.68141 7.87171 51.778 65.3271 65.4561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1060 0.000256 1024 70 600 72960 2.90499 3.40845 32.682 104.885 143.954 144.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 600 6.4e-05 512 225 840 86016 31.974 6.61718 36.3201 206.416 281.563 281.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 0.000512 1024 440 660 32832 1.43354 1.68179 17.1787 52.3162 72.6823 72.7491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.000128 512 200 300 130560 6.38115 3.40768 19.5439 104.34 133.827 133.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 290 0.001024 4096 61 1680 6816 2.70781 32.5859 104.501 139.839 139.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1490 0.000128 512 240 420 135936 6.49462 3.50147 32.5024 103.879 146.547 146.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1370 3.2e-05 1024 150 660 576000 47.5159 27.6376 294.659 838.154 1208.12 1208.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 0.000512 4096 135 3180 23040 5.7815 6.61059 172.333 209.591 394.39 394.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 350 0.000256 2048 60 840 39168 13.5525 6.96448 167.537 207.757 395.939 396.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 0.000256 512 300 300 46080 3.84672 1.67363 6.28093 51.28 63.2389 63.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1060 0.000256 1024 70 600 72864 2.90371 3.40944 26.8358 104.667 137.886 137.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 600 6.4e-05 512 225 840 73728 31.5684 6.5439 25.4625 198.158 261.971 262.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1780 0.000512 1024 440 660 32832 1.44397 1.66528 13.9298 52.5042 69.6151 69.6894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 0.000128 512 200 300 129024 6.3912 3.40624 15.9347 103.831 129.717 129.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 290 0.001024 4096 61 1680 6768 2.7095 26.409 104.478 133.636 133.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1490 0.000128 512 240 420 135168 6.50259 3.49584 28.5249 103.397 142.093 142.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1370 3.2e-05 1024 150 660 574464 47.5625 26.8838 263.998 837.224 1175.82 1175.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 0.000512 4096 135 3180 22656 5.7815 6.6153 153.305 209.341 375.115 375.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 350 0.000256 2048 60 840 38400 13.5367 6.93686 163.689 206.774 391.065 391.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 0.000256 512 300 300 46080 3.9209 1.68755 5.80198 51.8291 63.3936 63.5296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1060 0.000256 1024 70 600 72576 2.89619 3.40637 24.082 104.479 134.934 135.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 600 6.4e-05 512 225 840 73728 31.5681 6.5391 23.0266 198.194 259.564 259.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1780 0.000512 1024 440 660 32640 1.43974 1.66778 12.6527 52.4351 68.2654 68.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 0.000128 512 200 300 129024 6.35318 3.39923 15.4691 103.35 128.729 128.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 290 0.001024 4096 61 1680 6720 2.70909 24.1092 104.476 131.337 131.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1490 0.000128 512 240 420 134400 6.50416 3.49389 25.8503 103.317 139.337 139.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1370 3.2e-05 1024 150 660 572160 47.6175 26.8675 329.766 834.359 1238.77 1238.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 0.000512 4096 135 3180 22560 5.72621 6.52778 132.834 207.327 352.486 352.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 350 0.000256 2048 60 840 38400 13.5567 6.9496 163.22 206.703 390.559 390.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 0.000256 512 300 300 46080 3.92198 1.69018 5.37901 51.8083 62.9554 63.0935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1060 0.000256 1024 70 600 72480 2.90554 3.41619 21.1632 104.692 132.248 132.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 600 6.4e-05 512 225 840 61440 34.2938 6.62378 17.0597 206.263 264.478 264.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1780 0.000512 1024 440 660 32160 1.43018 1.64454 13.3778 51.9336 68.457 68.5311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1300 0.000128 512 200 300 126720 6.45702 3.40173 13.5846 103.283 126.878 127.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 290 0.001024 4096 61 1680 6720 2.71245 20.4677 104.633 127.858 127.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1490 0.000128 512 240 420 137088 6.56493 3.51773 55.9123 104.76 170.928 171.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1370 3.2e-05 1024 150 660 577024 47.5637 26.9643 545.954 837.538 1458.18 1458.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 0.000512 4096 135 3180 23072 5.80608 6.61069 317.929 209.483 539.91 540.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 350 0.000256 2048 60 840 40320 13.6381 7.05331 97.792 209.344 327.962 328.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 0.000256 512 300 300 49280 3.86358 1.7072 11.7655 52.4713 69.9628 70.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1060 0.000256 1024 70 600 73248 2.92518 3.42397 49.8319 104.881 161.135 161.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 600 6.4e-05 512 225 840 86016 32.2054 6.64717 53.298 206.876 299.266 299.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 0.000512 1024 440 660 33152 1.44637 1.68755 25.7506 52.4807 81.4383 81.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.000128 512 200 300 130816 6.46499 3.41882 29.2392 104.73 144.01 144.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 290 0.001024 4096 61 1680 6944 2.72166 50.4682 104.87 158.104 158.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1490 0.000128 512 240 420 136192 6.62771 3.51376 37.9053 104.886 153.106 153.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1370 3.2e-05 1024 150 660 575232 47.4889 26.919 346.463 837.087 1258.12 1258.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 0.000512 4096 135 3180 22848 5.75139 6.57203 200.23 208.736 421.359 421.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 350 0.000256 2048 60 840 40320 13.6138 7.04579 63.1167 209.658 293.563 293.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 0.000256 512 300 300 48384 3.83107 1.69165 7.65344 51.9507 65.2838 65.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1060 0.000256 1024 70 600 73024 2.90611 3.41606 31.5868 104.883 142.864 142.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 600 6.4e-05 512 225 840 71680 32.5094 6.56752 28.5032 202.266 270.079 270.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 0.000512 1024 440 660 32928 1.43507 1.6753 16.5322 52.2835 71.998 72.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.000128 512 200 300 130816 6.44781 3.41536 19.0423 104.848 133.907 134.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 290 0.001024 4096 61 1680 6832 2.71674 32.1981 104.651 139.604 139.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1490 0.000128 512 240 420 137088 6.6303 3.5159 32.0212 104.941 147.279 147.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1370 3.2e-05 1024 150 660 575232 47.6274 26.941 292.233 837.319 1204.28 1204.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 0.000512 4096 135 3180 22512 5.77178 6.55187 165.504 208.48 386.38 386.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 350 0.000256 2048 60 840 40320 13.6888 7.11264 53.9799 209.858 284.768 284.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 0.000256 512 300 300 48384 3.91677 1.71008 6.83987 52.5951 65.2189 65.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1060 0.000256 1024 70 600 72912 2.9208 3.4263 26.9683 104.982 138.369 138.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 600 6.4e-05 512 225 840 64512 33.1989 6.57382 22.3252 202.344 264.68 264.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 0.000512 1024 440 660 32592 1.43402 1.66656 13.7492 52.22 69.1429 69.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.000128 512 200 300 129024 6.5671 3.41571 15.9865 104.905 131.033 131.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 290 0.001024 4096 61 1680 6720 2.70458 26.1738 104.372 133.293 133.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1490 0.000128 512 240 420 132608 6.63514 3.49542 27.7717 103.677 141.749 141.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1370 3.2e-05 1024 150 660 573440 47.6259 27.3605 255.433 836.662 1167.24 1167.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 0.000512 4096 135 3180 22400 5.744 6.5536 144.859 207.977 365.207 365.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 350 0.000256 2048 60 840 39424 13.5223 6.96934 46.3671 207.398 274.387 274.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 0.000256 512 300 300 46592 3.77334 1.65357 6.05136 50.7805 62.4147 62.5395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1060 0.000256 1024 70 600 72576 2.89242 3.40445 23.5474 104.356 134.272 134.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 600 6.4e-05 512 225 840 57344 31.9358 6.43389 17.5794 192.575 248.759 248.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 0.000512 1024 440 660 32704 1.43203 1.66902 12.3518 52.096 67.6234 67.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.000128 512 200 300 129024 6.38605 3.39776 14.2826 103.642 127.862 127.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 290 0.001024 4096 61 1680 6720 2.71443 23.1526 104.574 130.483 130.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1490 0.000128 512 240 420 129920 6.65587 3.49293 24.6165 102.517 137.452 137.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1370 3.2e-05 1024 150 660 573440 47.6262 26.9169 226.848 835.46 1137.02 1137.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 0.000512 4096 135 3180 22400 5.76749 6.59322 129.905 208.886 351.223 351.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 350 0.000256 2048 60 840 38080 13.5407 6.92874 151.178 205.14 376.923 377.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 960 0.000256 512 300 300 44800 3.93856 1.67421 4.95693 51.4229 62.1515 62.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1060 0.000256 1024 70 600 72800 2.92086 3.42643 21.1211 104.912 132.455 132.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 600 6.4e-05 512 225 840 35840 34.0805 6.44506 10.5058 192.613 243.887 244.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1780 0.000512 1024 440 660 32480 1.44157 1.66029 10.6389 52.3223 66.1364 66.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 0.000128 512 200 300 125440 6.4376 3.38778 13.4673 102.478 125.929 126.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 290 0.001024 4096 61 1680 6720 2.72019 20.135 104.872 127.77 127.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1490 0.000128 512 240 420 137216 6.52304 3.5119 55.7158 104.706 170.63 170.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1370 3.2e-05 1024 150 660 576512 47.4251 26.9001 519.862 838.586 1432.93 1433.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 0.000512 4096 135 3180 23040 5.76928 6.6183 299.181 209.384 521.031 521.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 350 0.000256 2048 60 840 40448 13.5638 7.01645 92.9812 209.242 322.933 323.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 0.000256 512 300 300 49152 3.84573 1.70394 11.5403 52.6129 69.8589 69.9843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1060 0.000256 1024 70 600 73088 2.90074 3.41024 47.5645 104.849 158.794 158.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 600 6.4e-05 512 225 840 90112 32.1915 6.71194 52.6425 209.148 300.928 301.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 0.000512 1024 440 660 33024 1.43776 1.68714 24.522 52.455 80.1695 80.2365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.000128 512 200 300 131072 6.40896 3.40842 28.2881 104.671 142.931 143.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 290 0.001024 4096 61 1680 6912 2.71296 47.1354 104.849 154.74 154.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1490 0.000128 512 240 420 137216 6.57053 3.51232 38.645 104.648 153.55 153.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1370 3.2e-05 1024 150 660 575488 47.5108 26.9107 353.018 837.839 1265.44 1265.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 0.000512 4096 135 3180 23040 5.79587 6.62458 206.533 209.676 428.703 428.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 350 0.000256 2048 60 840 39936 13.6252 7.02368 63.8189 209.196 293.788 293.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 0.000256 512 300 300 49152 3.85824 1.70394 8.03776 52.4311 66.1815 66.3084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1060 0.000256 1024 70 600 72960 2.90202 3.40838 32.5078 104.657 143.547 143.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 600 6.4e-05 512 225 840 81920 32.8662 6.70685 32.4301 208.981 281.223 281.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 0.000512 1024 440 660 33024 1.44454 1.69126 16.6509 52.484 72.3411 72.4082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.000128 512 200 300 131072 6.41984 3.41024 19.2796 104.604 133.87 134.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 290 0.001024 4096 61 1680 6784 2.71155 31.3917 104.401 138.547 138.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1490 0.000128 512 240 420 135168 6.5087 3.49594 32.3817 103.399 145.959 146.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1370 3.2e-05 1024 150 660 574464 47.5815 26.88 292.897 837.424 1204.94 1205.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 0.000512 4096 135 3180 22656 5.77946 6.61555 169.609 209.355 391.431 391.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 350 0.000256 2048 60 840 38400 13.5319 6.93014 51.72 206.804 279.113 279.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 0.000256 512 300 300 46080 3.91574 1.68496 6.39219 51.8346 63.9833 64.1087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1060 0.000256 1024 70 600 72576 2.89958 3.40269 26.905 104.484 137.763 137.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 600 6.4e-05 512 225 840 73728 31.5753 6.54336 24.8229 198.213 261.391 261.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 0.000512 1024 440 660 32640 1.44317 1.68611 13.9564 52.4424 69.5991 69.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.000128 512 200 300 129024 6.3489 3.39574 15.7917 103.365 129.055 129.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 290 0.001024 4096 61 1680 6720 2.7095 26.6568 104.574 133.982 134.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1490 0.000128 512 240 420 135168 6.6799 3.51616 29.4689 104.745 144.582 144.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1370 3.2e-05 1024 150 660 573440 47.4726 26.8438 271.331 835.556 1181.36 1181.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 0.000512 4096 135 3180 22528 5.73869 6.54131 156.305 207.495 376.149 376.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 350 0.000256 2048 60 840 38912 13.7419 7.04854 49.3817 209.574 279.875 279.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 0.000256 512 300 300 49152 3.86822 1.70848 6.64042 52.5304 64.9067 65.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1060 0.000256 1024 70 600 72704 2.9065 3.41197 25.4531 104.839 136.684 136.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 600 6.4e-05 512 225 840 65536 32.2252 6.53581 20.4143 198.192 257.606 257.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 0.000512 1024 440 660 32256 1.42746 1.66912 12.7865 51.9773 67.9308 67.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.000128 512 200 300 131072 6.43139 3.41197 14.9208 104.705 129.631 129.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 290 0.001024 4096 61 1680 6656 2.70518 24.1562 104.415 131.32 131.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1490 0.000128 512 240 420 133120 6.5616 3.49184 27.437 103.476 141.139 141.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1370 3.2e-05 1024 150 660 573440 47.6777 26.9067 247.547 838.873 1161.17 1161.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 0.000512 4096 135 3180 22400 5.73738 6.54829 143.614 207.96 363.93 364.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 350 0.000256 2048 60 840 38400 13.5524 6.94298 44.7466 207.113 272.485 272.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 0.000256 512 300 300 46080 3.9319 1.68963 5.72339 51.9095 63.4068 63.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1060 0.000256 1024 70 600 72320 2.89587 3.40253 23.188 104.47 134.029 134.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 600 6.4e-05 512 225 840 40960 33.5929 6.49034 12.5949 192.848 245.766 245.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 0.000512 1024 440 660 32000 1.4295 1.66374 11.9726 52.091 67.2304 67.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.000128 512 200 300 128000 6.39878 3.39251 13.5387 103.434 126.917 127.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 290 0.001024 4096 61 1680 6400 2.68493 22.2576 103.444 128.429 128.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1490 0.000128 512 240 384 136704 6.60787 3.5129 45.1469 105.01 160.455 160.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1370 3.2e-05 1024 150 704 573952 47.6383 27.8281 515.371 838.422 1429.43 1429.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 0.000512 4096 135 3200 23808 5.78355 6.61635 266.964 209.529 488.969 489.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 350 0.000256 2048 60 832 38656 13.8059 7.06634 128.899 209.883 359.787 359.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 0.000256 512 300 320 48640 3.86915 1.70208 13.7684 52.4155 71.914 72.0507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1060 0.000256 1024 70 576 73344 2.90518 3.41376 38.8386 104.958 150.186 150.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 600 6.4e-05 512 225 832 94208 31.7513 6.70515 46.384 209.097 294.179 294.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1780 0.000512 1024 440 640 33088 1.43792 1.66829 21.3877 52.4901 77.0541 77.1314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1300 0.000128 512 200 256 130560 6.47715 3.41126 30.9608 104.973 145.976 146.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 290 0.001024 4096 61 1664 7072 2.72384 41.3819 104.882 149.032 149.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1490 0.000128 512 240 384 136192 6.61686 3.50822 29.6817 104.691 144.666 144.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1370 3.2e-05 1024 150 704 573440 47.7863 26.9073 370.986 838.468 1284.31 1284.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 0.000512 4096 135 3200 23680 5.77536 6.6089 171.187 209.357 392.998 393.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 350 0.000256 2048 60 832 38400 13.7908 7.01197 128.486 209.206 358.644 358.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 960 0.000256 512 300 320 48128 3.89178 1.70358 12.9291 52.4391 71.1219 71.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1060 0.000256 1024 70 576 73216 2.90464 3.40582 25.4597 104.832 136.675 136.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 600 6.4e-05 512 225 832 90112 32.192 6.7113 28.9787 209.118 277.235 277.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1780 0.000512 1024 440 640 33024 1.43693 1.66502 14.8069 52.4412 70.4199 70.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1300 0.000128 512 200 256 130048 6.45658 3.40582 28.79 104.648 143.453 143.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 290 0.001024 4096 61 1664 7040 2.71974 71.1424 104.889 178.794 178.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1490 0.000128 512 240 384 135168 6.5855 3.5039 24.7696 104.272 139.305 139.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1370 3.2e-05 1024 150 704 572928 47.7315 26.8836 388.294 836.428 1299.5 1299.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 550 0.000512 4096 135 3200 23616 5.75072 6.58624 143.487 208.663 364.56 364.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 350 0.000256 2048 60 832 37632 13.797 6.99635 126.077 208.428 355.429 355.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 960 0.000256 512 300 320 47616 3.83738 1.70237 12.466 51.7259 69.8863 70.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1060 0.000256 1024 70 576 73152 2.91754 3.4065 63.0519 104.837 174.286 174.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 600 6.4e-05 512 225 832 86016 31.9769 6.61568 23.5177 206.218 268.566 268.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1780 0.000512 1024 440 640 32832 1.43517 1.66122 12.9076 52.2659 68.3414 68.4162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1300 0.000128 512 200 256 129024 6.46438 3.40339 27.9611 104.241 142.23 142.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 290 0.001024 4096 61 1664 7008 2.72621 71.2315 104.791 178.793 178.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1490 0.000128 512 240 384 135168 6.65245 3.50966 21.7599 104.746 136.838 136.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1370 3.2e-05 1024 150 704 573440 47.8095 26.9034 360.339 838.645 1273.86 1273.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 550 0.000512 4096 135 3200 23552 5.78765 6.62323 124.641 209.722 346.846 346.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 350 0.000256 2048 60 832 37888 13.8947 7.03306 126.198 209.395 356.652 356.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 960 0.000256 512 300 320 47104 3.94378 2.27526 12.2593 52.5456 71.177 71.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1060 0.000256 1024 70 576 72960 2.92029 3.40874 62.3989 104.753 173.554 173.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 600 6.4e-05 512 225 832 81920 32.8574 6.71098 19.3331 209.187 268.33 268.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1780 0.000512 1024 440 640 33024 1.44659 1.66861 11.4863 52.5308 67.2022 67.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 0.000128 512 200 256 129024 6.5361 3.4087 34.0376 104.703 148.848 148.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 290 0.001024 4096 61 1664 6912 2.71142 69.6648 104.545 176.964 177.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1490 0.000128 512 240 384 136960 6.5921 3.52666 57.2129 105.011 172.512 172.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1370 3.2e-05 1024 150 704 574080 47.7303 26.9658 635.759 838.491 1549.1 1549.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 0.000512 4096 135 3200 23760 5.80403 6.61549 357.922 209.488 579.904 579.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 350 0.000256 2048 60 832 38720 13.8114 7.08374 184.662 209.83 415.515 415.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 0.000256 512 300 320 49280 3.86931 1.71158 13.0998 52.5928 71.4275 71.5639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1060 0.000256 1024 70 576 73360 2.92134 3.42131 52.6588 104.965 164.037 164.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 600 6.4e-05 512 225 832 97280 31.6234 6.72944 63.4997 209.811 311.907 312.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1780 0.000512 1024 440 640 33120 1.44358 1.66256 27.6913 52.473 83.3411 83.4153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 0.000128 512 200 256 130560 6.48262 3.42141 29.0939 104.975 144.125 144.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 290 0.001024 4096 61 1664 7080 2.72099 55.0939 104.966 162.821 162.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1490 0.000128 512 240 384 136960 6.59885 3.5167 37.9494 105.041 153.282 153.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1370 3.2e-05 1024 150 704 573440 47.6808 26.9476 389.359 838.566 1302.72 1302.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 0.000512 4096 135 3200 23680 5.76922 6.61485 219.063 209.274 440.795 440.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 350 0.000256 2048 60 832 37760 13.749 6.97782 175.113 208.218 404.193 404.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 0.000256 512 300 320 47360 3.85674 1.68675 8.23328 51.7583 65.6937 65.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1060 0.000256 1024 70 576 73120 2.91002 3.62701 32.1883 104.808 143.604 143.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 600 6.4e-05 512 225 832 92160 31.4009 6.62595 38.8723 206.383 283.523 283.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1780 0.000512 1024 440 640 32960 1.43462 1.66662 17.1266 52.4203 72.7183 72.7976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 0.000128 512 200 256 130560 6.48163 3.8137 19.4125 105.01 134.876 135.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 290 0.001024 4096 61 1664 7040 2.72515 33.7103 104.967 141.445 141.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1490 0.000128 512 240 384 136320 6.60701 3.51504 31.1081 104.531 145.934 146.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1370 3.2e-05 1024 150 704 572160 47.9269 26.9564 415.191 836.819 1327.05 1327.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 0.000512 4096 135 3200 23520 5.8024 6.60637 180.944 209.265 402.688 402.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 350 0.000256 2048 60 832 38400 13.7949 7.0231 176.641 208.966 406.555 406.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 0.000256 512 300 320 48000 3.83581 1.68755 6.76077 51.7335 64.1703 64.3072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1060 0.000256 1024 70 576 73200 2.92147 3.42835 26.6501 104.864 137.934 138.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 600 6.4e-05 512 225 832 92160 31.4352 6.63114 31.8967 206.195 276.4 276.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1780 0.000512 1024 440 640 32880 1.44499 1.66432 16.915 52.421 72.5139 72.5909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 0.000128 512 200 256 128640 6.52368 3.41686 15.8962 104.491 130.487 130.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 290 0.001024 4096 61 1664 6960 2.71712 28.2421 104.655 135.657 135.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1490 0.000128 512 240 384 133120 6.55686 3.49686 27.0078 103.389 140.626 140.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1370 3.2e-05 1024 150 704 573440 47.6197 26.9082 389.549 838.674 1302.91 1303.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 0.000512 4096 135 3200 23360 5.74634 6.59251 154.508 208.862 375.779 375.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 350 0.000256 2048 60 832 37120 13.6233 6.96525 167.593 206.732 395.043 395.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 0.000256 512 300 320 46080 3.90544 1.68413 16.0195 51.8196 73.5827 73.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1060 0.000256 1024 70 576 72960 2.90406 3.41197 23.1186 104.71 134.217 134.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 600 6.4e-05 512 225 832 81920 32.3744 6.61606 24.8681 206.543 270.64 270.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1780 0.000512 1024 440 640 32640 1.4392 1.66298 14.9572 52.3181 70.4466 70.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1300 0.000128 512 200 256 128000 6.39062 3.39597 36.9395 103.353 150.234 150.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 290 0.001024 4096 61 1664 6880 2.71034 23.7629 104.556 131.072 131.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1490 0.000128 512 240 384 134400 6.54554 3.50122 24.261 103.393 137.872 138.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1370 3.2e-05 1024 150 704 572800 47.8476 26.9517 372.516 837.695 1285.17 1285.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 0.000512 4096 135 3200 23600 5.79994 6.6104 141.006 209.463 362.948 363.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 350 0.000256 2048 60 832 36800 13.7478 6.96934 176.596 206.794 404.231 404.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 960 0.000256 512 300 320 48000 3.8456 1.68762 18.0271 51.8361 75.5508 75.6675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1060 0.000256 1024 70 576 72800 2.90541 3.4135 21.0509 104.528 131.968 132.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 600 6.4e-05 512 225 832 76800 32.8493 6.63405 21.3164 206.44 267.473 267.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1780 0.000512 1024 440 640 32800 1.44518 1.66298 14.338 52.4685 69.9861 70.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1300 0.000128 512 200 256 128000 6.41434 3.40352 40.0577 103.355 153.381 153.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 290 0.001024 4096 61 1664 6800 2.70826 94.8838 104.319 201.954 202.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1490 0.000128 512 240 384 136704 6.58371 3.51555 55.0985 104.778 170.15 170.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1370 3.2e-05 1024 150 704 573696 47.6549 26.9341 589.681 837.518 1501.95 1502.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 0.000512 4096 135 3200 23808 5.79331 6.61299 329.174 209.47 551.126 551.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 350 0.000256 2048 60 832 38400 13.7852 7.0768 94.6667 209.358 325.015 325.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 0.000256 512 300 320 48384 3.86314 1.69789 11.8008 52.2167 69.7325 69.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1060 0.000256 1024 70 576 73344 2.90742 3.41606 48.8516 104.859 160.105 160.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 600 6.4e-05 512 225 832 92160 31.4097 6.62672 55.5406 206.219 300.032 300.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 0.000512 1024 440 640 33120 1.44234 1.68493 25.72 52.4709 81.3892 81.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.000128 512 200 256 130560 6.45123 3.41232 25.9282 104.737 140.686 140.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 290 0.001024 4096 61 1664 7056 2.71786 50.7485 104.808 158.315 158.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1490 0.000128 512 240 384 135168 6.59258 3.50822 36.302 104.378 150.954 151.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1370 3.2e-05 1024 150 704 572928 47.6208 26.88 369.309 837.239 1281.21 1281.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 0.000512 4096 135 3200 23616 5.75878 6.588 204.189 208.864 425.469 425.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 350 0.000256 2048 60 832 37632 13.7458 7.01184 59.1884 208.628 288.701 288.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 0.000256 512 300 320 47616 3.83498 1.68672 7.81222 51.7764 65.2692 65.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1060 0.000256 1024 70 576 73152 2.90221 3.40416 30.5207 104.884 141.785 141.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 600 6.4e-05 512 225 832 86016 31.9634 6.62166 34.9138 206.412 280.151 280.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 0.000512 1024 440 640 32832 1.43565 1.67773 16.2271 52.3183 71.7329 71.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.000128 512 200 256 129024 6.44957 3.40531 17.2096 104.342 131.564 131.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 290 0.001024 4096 61 1664 7008 2.72547 31.179 104.894 138.839 138.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1490 0.000128 512 240 384 133632 6.60304 3.50496 29.4889 103.809 143.581 143.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1370 3.2e-05 1024 150 704 573696 47.6751 26.9337 301.357 837.651 1213.77 1213.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 0.000512 4096 135 3200 23616 5.78144 6.61386 170.132 209.471 392.071 392.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 350 0.000256 2048 60 832 36864 13.7734 6.95706 152.534 207.557 380.954 381.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 0.000256 512 300 320 46080 3.85034 1.67162 6.27427 51.2508 63.2015 63.3378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1060 0.000256 1024 70 576 72864 2.91021 3.41197 24.816 104.609 135.817 135.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 600 6.4e-05 512 225 832 73728 31.5853 6.54582 24.3673 198.043 260.783 260.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1780 0.000512 1024 440 640 32832 1.44224 1.66538 13.2894 52.4718 68.9407 69.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 0.000128 512 200 256 129024 6.41043 3.41402 14.0666 103.771 127.813 127.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 290 0.001024 4096 61 1664 6912 2.71165 25.7352 104.554 133.043 133.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1490 0.000128 512 240 384 132096 6.61946 4.4585 26.1468 103.401 141.046 141.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1370 3.2e-05 1024 150 704 571392 47.7785 26.8882 266.368 837.262 1178.46 1178.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 0.000512 4096 135 3200 23424 5.77494 6.61504 149.764 209.352 371.58 371.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 350 0.000256 2048 60 832 36864 13.6859 6.92838 151.774 206.795 379.316 379.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 0.000256 512 300 320 46080 3.92125 1.68154 5.65891 51.8337 63.2546 63.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1060 0.000256 1024 70 576 72576 2.89808 3.40378 22.3111 104.486 133.172 133.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 600 6.4e-05 512 225 832 73728 31.573 6.53898 21.6677 198.212 258.23 258.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1780 0.000512 1024 440 640 32640 1.44179 1.66771 11.6018 52.442 67.2259 67.3055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 0.000128 512 200 256 125952 6.46787 3.39558 13.3113 103.363 126.692 126.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 290 0.001024 4096 61 1664 6912 2.71171 23.0461 104.884 130.685 130.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1490 0.000128 512 240 384 134400 6.49459 3.4961 23.5406 103.433 137.138 137.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1370 3.2e-05 1024 150 704 568320 47.8483 26.866 233.337 835.265 1143.48 1143.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 0.000512 4096 135 3200 23040 5.72864 6.52707 129.355 207.56 349.242 349.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 350 0.000256 2048 60 832 36480 13.7415 6.94586 149.864 206.924 377.605 377.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 0.000256 512 300 320 46080 3.92115 1.69034 5.30234 51.8648 62.9314 63.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1060 0.000256 1024 70 576 72960 2.90464 3.41075 19.9439 104.812 131.144 131.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 600 6.4e-05 512 225 832 92160 31.4232 6.62541 23.9577 206.484 268.727 268.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1780 0.000512 1024 440 640 32160 1.43088 1.6449 12.7938 51.9921 67.9329 68.0065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 0.000128 512 200 256 126720 6.45021 3.39971 12.072 103.393 125.465 125.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 290 0.001024 4096 61 1664 6720 2.70477 19.309 104.108 126.164 126.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1490 0.000128 512 240 384 136192 6.61968 3.51818 51.4448 104.771 166.524 166.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1370 3.2e-05 1024 150 704 573440 47.8085 26.972 550.209 837.59 1462.75 1462.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 0.000512 4096 135 3200 23744 5.79994 6.60829 311.79 209.488 533.761 533.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 350 0.000256 2048 60 832 38528 13.8015 7.05987 90.1396 209.351 320.485 320.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 0.000256 512 300 320 48384 3.90627 1.71114 11.4382 52.4766 69.6871 69.8266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1060 0.000256 1024 70 576 73360 2.92237 3.42426 45.6833 104.884 156.988 157.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 600 6.4e-05 512 225 832 93184 31.489 6.64621 54.505 206.89 299.779 299.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 0.000512 1024 440 640 33040 1.44794 1.68234 23.8738 52.4824 79.5571 79.6258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.000128 512 200 256 129920 6.50202 3.41795 25.3398 104.73 140.153 140.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 290 0.001024 4096 61 1664 7056 2.71882 48.3847 104.836 155.984 156.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1490 0.000128 512 240 384 136192 6.6393 3.51053 34.8711 104.805 150.001 150.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1370 3.2e-05 1024 150 704 571648 47.7611 26.9087 349.06 836.444 1260.33 1260.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 0.000512 4096 135 3200 23520 5.75616 6.5792 196.104 208.574 417.086 417.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 350 0.000256 2048 60 832 38528 13.7742 7.12499 58.5966 209.494 289.12 289.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 0.000256 512 300 320 46592 3.90902 1.69011 7.4921 51.9078 65.1557 65.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1060 0.000256 1024 70 576 73248 2.91021 3.41533 29.2341 104.806 140.437 140.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 600 6.4e-05 512 225 832 86016 31.2449 6.56266 32.7702 202.109 272.923 273.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 0.000512 1024 440 640 32704 1.43712 1.66912 15.2073 52.2468 70.6298 70.6988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.000128 512 200 256 129024 6.54256 3.41341 16.4481 104.765 131.322 131.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 290 0.001024 4096 61 1664 6944 2.71315 29.9607 104.534 137.251 137.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1490 0.000128 512 240 384 134400 6.74454 3.51642 28.9343 104.92 144.286 144.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1370 3.2e-05 1024 150 704 572544 47.8503 26.9414 297.386 837.118 1209.45 1209.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 0.000512 4096 135 3200 23184 5.76934 6.5536 164.639 208.427 385.46 385.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 350 0.000256 2048 60 832 37632 13.9376 7.10246 47.6956 209.799 278.664 278.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 0.000256 512 300 320 48384 3.91754 1.70989 6.73568 52.5835 65.1033 65.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1060 0.000256 1024 70 576 73248 2.92624 3.42739 25.0139 104.96 136.396 136.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 600 6.4e-05 512 225 832 86016 31.3006 6.5767 27.8653 202.293 268.276 268.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 0.000512 1024 440 640 32592 1.4361 1.6671 12.8394 52.2081 68.2224 68.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.000128 512 200 256 129024 6.56474 3.41635 13.938 104.878 128.955 129.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 290 0.001024 4096 61 1664 6888 2.71104 25.186 104.606 132.545 132.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1490 0.000128 512 240 384 132608 6.62429 3.49594 25.6989 103.694 139.684 139.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1370 3.2e-05 1024 150 704 569856 47.8399 26.8812 259.841 836.727 1171.45 1171.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 0.000512 4096 135 3200 23296 5.73373 6.56214 144.585 208.087 365.04 365.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 350 0.000256 2048 60 832 37632 13.6545 6.94998 43.6168 207.426 271.774 271.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 0.000256 512 300 320 43008 3.91664 1.65683 5.48333 50.7904 62.003 62.1291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1060 0.000256 1024 70 576 72576 2.8991 3.40406 21.7467 104.369 132.488 132.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 600 6.4e-05 512 225 832 57344 31.9401 6.43296 16.8323 192.606 248.05 248.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 0.000512 1024 440 640 32256 1.43155 1.6681 11.7014 52.1063 66.9805 67.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.000128 512 200 256 125440 6.5297 3.39763 12.2269 103.653 125.962 126.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 290 0.001024 4096 61 1664 6720 2.69869 21.9689 103.951 128.662 128.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1490 0.000128 512 240 384 129920 6.63232 3.4881 22.6037 102.513 135.412 135.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1370 3.2e-05 1024 150 704 568960 47.9755 26.9267 230.377 835.468 1140.9 1141.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 0.000512 4096 135 3200 22960 5.77126 6.59072 127.083 208.883 348.405 348.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 350 0.000256 2048 60 832 35840 13.7113 6.92442 137.502 205.14 363.41 363.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 0.000256 512 300 320 44800 3.93258 1.67747 5.08154 51.421 62.2695 62.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1060 0.000256 1024 70 576 72800 2.92454 3.4263 19.626 104.884 130.932 131.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 600 6.4e-05 512 225 832 71680 30.7603 6.44096 18.6316 192.608 248.677 248.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1780 0.000512 1024 440 640 32480 1.44026 1.6624 10.3496 52.3241 65.8435 65.9213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 0.000128 512 200 256 125440 6.44659 3.38678 11.0132 102.478 123.48 123.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 290 0.001024 4096 61 1664 6720 2.70336 20.3981 104.231 127.374 127.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1490 0.000128 512 240 384 136192 6.61043 3.50899 52.7835 104.601 167.676 167.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1370 3.2e-05 1024 150 704 573440 47.6479 26.8974 547.295 837.766 1459.77 1459.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 0.000512 4096 135 3200 23680 5.77149 6.62118 304.868 209.187 526.521 526.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 350 0.000256 2048 60 832 38400 13.7364 7.01328 88.9592 209.03 318.869 318.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 0.000256 512 300 320 48128 3.88861 1.70202 11.5617 52.392 69.6979 69.8248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1060 0.000256 1024 70 576 73216 2.90611 3.40995 45.4402 104.743 156.571 156.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 600 6.4e-05 512 225 832 90112 32.1941 6.7072 52.1287 208.95 300.222 300.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 0.000512 1024 440 640 33024 1.4377 1.68317 23.6429 52.4 79.2359 79.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.000128 512 200 256 130048 6.44662 3.40582 25.1167 104.563 139.689 139.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 290 0.001024 4096 61 1664 7040 2.71974 47.6816 104.791 155.236 155.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1490 0.000128 512 240 384 135168 6.67891 3.51203 35.7466 104.621 150.732 150.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1370 3.2e-05 1024 150 704 573440 47.6774 26.9023 367.226 837.62 1279.58 1279.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 0.000512 4096 135 3200 23552 5.80291 6.62234 206.324 209.465 428.286 428.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 350 0.000256 2048 60 832 37888 13.8271 7.03008 60.9362 209.151 291.071 291.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 0.000256 512 300 320 47104 3.94496 1.70598 7.80659 52.418 66.0242 66.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1060 0.000256 1024 70 576 72960 2.90176 3.40781 30.9719 104.627 141.977 142.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 600 6.4e-05 512 225 832 81920 32.8554 6.7072 31.7383 208.931 280.46 280.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 0.000512 1024 440 640 33024 1.44282 1.68755 15.9355 52.478 71.6134 71.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.000128 512 200 256 129024 6.51894 3.41197 16.9064 104.581 131.567 131.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 290 0.001024 4096 61 1664 6912 2.70998 31.4081 104.418 138.578 138.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1490 0.000128 512 240 384 132096 6.62634 3.49389 29.6555 103.414 143.362 143.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1370 3.2e-05 1024 150 704 571392 47.7864 27.0397 303.425 837.349 1215.76 1215.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 0.000512 4096 135 3200 23424 5.77056 6.61709 169.677 209.371 391.507 391.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 350 0.000256 2048 60 832 36864 13.675 6.93043 49.1481 206.818 276.699 276.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 0.000256 512 300 320 46080 3.91651 1.68346 6.3753 51.8441 63.9724 64.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1060 0.000256 1024 70 576 72576 2.89434 3.40243 25.5675 104.495 136.431 136.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 600 6.4e-05 512 225 832 73728 31.5806 6.53344 23.916 198.229 260.499 260.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 0.000512 1024 440 640 32640 1.44237 1.68618 13.1632 52.4482 68.8142 68.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.000128 512 200 256 125952 6.46374 3.39968 13.7865 103.372 127.177 127.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 290 0.001024 4096 61 1664 6912 2.71571 25.9522 104.89 133.599 133.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1490 0.000128 512 240 384 135168 6.68509 3.51802 27.5609 104.82 142.759 142.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1370 3.2e-05 1024 150 704 569344 47.7911 26.8451 278.806 835.984 1189.59 1189.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 0.000512 4096 135 3200 23040 5.72416 6.53107 154.997 207.642 374.967 375.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 350 0.000256 2048 60 832 36864 13.9356 7.03181 46.3209 209.79 277.207 277.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 0.000256 512 300 320 45056 4.03334 1.70598 5.75446 52.5643 64.2141 64.3456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1060 0.000256 1024 70 576 72704 2.90406 3.41392 23.9037 104.923 135.221 135.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 600 6.4e-05 512 225 832 65536 32.2217 6.53821 19.7407 198.259 256.995 257.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 0.000512 1024 440 640 32256 1.42803 1.66278 12.0921 52.0131 67.2684 67.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.000128 512 200 256 126976 6.59955 3.41402 13.0308 104.779 127.981 128.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 290 0.001024 4096 61 1664 6656 2.69312 22.7598 103.849 129.344 129.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1490 0.000128 512 240 384 133120 6.57155 3.49389 25.9289 103.414 139.58 139.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1370 3.2e-05 1024 150 704 573440 47.6594 26.9097 258.593 838.313 1171.63 1171.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 0.000512 4096 135 3200 23040 5.73235 6.55034 142.546 207.846 362.745 362.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 350 0.000256 2048 60 832 35840 13.8171 6.94307 41.478 206.998 269.365 269.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 0.000256 512 300 320 46080 3.92838 1.68771 5.92838 51.8822 63.582 63.7145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1060 0.000256 1024 70 576 72320 2.89997 3.40582 21.6063 104.412 132.395 132.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 600 6.4e-05 512 225 832 40960 33.5935 6.44189 12.1628 192.667 245.103 245.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 0.000512 1024 440 640 32000 1.4336 1.66746 11.2461 52.0663 66.4856 66.5519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.000128 512 200 256 128000 6.40298 3.39766 12.0622 103.378 125.39 125.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 290 0.001024 4096 61 1664 6720 2.7095 23.3465 104.465 130.563 130.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1490 0.000128 512 240 384 129024 6.7503 3.49344 23.9766 103.444 137.842 137.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1370 3.2e-05 1024 150 704 565248 47.8121 26.754 242.628 832.789 1150.15 1150.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 0.000512 4096 135 3200 23040 5.74669 6.56387 136.92 208.16 357.467 357.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 350 0.000256 2048 60 832 36864 13.7237 6.94336 42.3299 207.151 270.274 270.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 0.000256 512 300 320 43008 3.82736 1.62829 5.31626 49.864 60.7932 60.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1060 0.000256 1024 70 576 72192 2.90694 3.40787 20.8094 104.659 131.857 131.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 600 6.4e-05 512 225 832 49152 33.8488 6.53926 13.6011 198.179 252.405 252.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 0.000512 1024 440 640 32256 1.43667 1.66573 11.1412 52.1383 66.4535 66.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 0.000128 512 200 256 122880 6.60592 3.39626 11.4359 103.407 125.003 125.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 290 0.001024 4096 61 1664 6528 2.69517 20.9643 103.762 127.464 127.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1490 0.000128 512 240 384 128768 6.75718 3.5153 69.7659 105.009 185.222 185.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1370 3.2e-05 1024 150 768 566784 48.7191 26.921 880.761 838.823 1795.4 1795.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 550 0.000512 4096 135 3200 23008 5.81686 6.62528 449.905 209.809 672.231 672.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 350 0.000256 2048 60 896 38144 13.8832 7.04211 142.884 209.867 373.809 373.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 960 0.000256 512 300 384 46336 3.98026 1.70893 16.8328 52.5802 75.2597 75.3871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1060 0.000256 1024 70 640 72096 2.92733 3.41606 72.3803 104.956 183.758 183.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 600 6.4e-05 512 225 896 55296 35.5268 6.71869 29.6655 209.106 281.247 281.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1780 0.000512 1024 440 640 33184 1.4481 1.67072 32.0407 52.5551 87.7869 87.8613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 0.000128 512 200 256 122368 6.7953 3.41296 32.6985 104.978 148.151 148.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 290 0.001024 4096 61 1664 7104 2.72042 78.9171 105.123 186.805 186.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1490 0.000128 512 240 384 128512 6.9513 3.51437 51.6212 105.927 168.189 168.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1370 3.2e-05 1024 150 768 566272 48.2257 26.9005 604.819 845.769 1525.88 1526.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 0.000512 4096 135 3200 22912 5.77754 6.62032 289.486 211.368 513.326 513.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 350 0.000256 2048 60 896 38144 13.8305 7.20176 148.473 211.645 381.281 381.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 0.000256 512 300 384 46080 3.96179 1.70378 16.2808 52.871 74.9733 75.0919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1060 0.000256 1024 70 640 72064 2.91094 3.41955 50.1708 105.88 162.455 162.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 600 6.4e-05 512 225 896 53248 35.5761 6.71533 31.942 210.93 285.402 285.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1780 0.000512 1024 440 640 33088 1.44042 1.67117 24.174 52.9448 80.3033 80.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1300 0.000128 512 200 256 122368 6.78285 3.41197 23.3348 105.89 139.572 139.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 290 0.001024 4096 61 1664 7072 2.71853 46.4018 105.798 154.961 155.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1490 0.000128 512 240 384 128000 6.96413 3.5071 35.3833 104.619 150.65 150.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1370 3.2e-05 1024 150 768 566272 48.3275 26.9005 428.755 837.858 1342 1342.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 0.000512 4096 135 3200 22784 5.77526 6.61299 186.393 209.213 408.066 408.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 350 0.000256 2048 60 896 37888 13.8192 7.01763 146.626 209.06 376.649 376.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 0.000256 512 300 384 46080 3.97411 1.70448 15.2233 52.3994 73.4565 73.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1060 0.000256 1024 70 640 71936 2.90227 3.40787 32.7106 104.752 143.847 143.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 600 6.4e-05 512 225 896 49152 35.9645 6.70874 20.4979 208.973 272.382 272.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1780 0.000512 1024 440 640 33024 1.43917 1.67299 16.5128 52.4091 72.1063 72.1838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1300 0.000128 512 200 256 121856 6.77024 3.40992 28.5047 104.58 143.422 143.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 290 0.001024 4096 61 1664 7040 2.72115 30.8571 104.815 138.435 138.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1490 0.000128 512 240 384 127488 6.90624 3.50822 29.3907 104.279 144.262 144.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1370 3.2e-05 1024 150 768 565248 48.2606 26.8825 371.88 836.435 1283.62 1283.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 0.000512 4096 135 3200 22656 5.74874 6.59037 151.182 208.742 372.336 372.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 350 0.000256 2048 60 896 37632 13.7846 6.9903 146.173 208.426 375.509 375.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 0.000256 512 300 384 44544 3.9584 1.68346 14.4505 51.7281 71.9783 72.0998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1060 0.000256 1024 70 640 71808 2.90371 3.4089 26.6776 104.786 137.848 137.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 600 6.4e-05 512 225 896 49152 35.4202 6.61267 16.854 206.219 265.356 265.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1780 0.000512 1024 440 640 32832 1.43648 1.66003 14.354 52.2662 69.7944 69.8697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1300 0.000128 512 200 256 121344 6.77517 3.40582 28.1223 104.241 142.702 142.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 290 0.001024 4096 61 1664 7008 2.71914 74.2542 104.795 181.812 181.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1490 0.000128 512 240 384 126976 6.99622 3.50976 25.9222 104.647 141.251 141.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1370 3.2e-05 1024 150 768 565248 48.3925 26.9025 342.153 837.854 1255.46 1255.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 0.000512 4096 135 3200 22784 5.80083 6.62662 137.366 209.523 359.388 359.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 350 0.000256 2048 60 896 37888 13.8508 7.11389 147.096 209.202 377.389 377.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 960 0.000256 512 300 384 45056 4.02326 1.70534 14.7399 52.4375 73.0628 73.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1060 0.000256 1024 70 640 71680 2.90362 3.40797 24.4684 104.656 135.512 135.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 600 6.4e-05 512 225 896 49152 35.9768 6.7087 15.5271 208.984 267.436 267.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1780 0.000512 1024 440 640 33024 1.44384 1.67232 12.7916 53.0776 69.0578 69.1351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1300 0.000128 512 200 256 120832 6.84557 3.40941 27.5897 104.653 142.653 142.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 290 0.001024 4096 61 1664 6912 2.71155 72.9766 104.449 180.179 180.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1490 0.000128 512 240 384 125440 6.8743 3.49389 23.282 103.288 137.112 137.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1370 3.2e-05 1024 150 768 565760 48.309 26.9086 395.694 837.848 1308.92 1309.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 0.000512 4096 135 3200 22400 5.7481 6.59821 125.295 208.656 346.368 346.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 350 0.000256 2048 60 896 35840 13.7811 7.27658 139.277 206.528 366.992 367.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 960 0.000256 512 300 384 43520 4.01088 1.70416 13.6728 51.7707 71.3163 71.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1060 0.000256 1024 70 640 71680 2.90406 3.41264 22.1924 104.612 133.198 133.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 600 6.4e-05 512 225 896 40960 36.2429 6.61782 12.2546 206.257 261.613 261.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1780 0.000512 1024 440 640 32640 1.43904 1.66093 11.9644 52.2628 67.3979 67.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1300 0.000128 512 200 256 117760 6.79709 3.39456 26.79 103.253 140.39 140.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 290 0.001024 4096 61 1664 6880 2.71155 72.4855 104.442 179.683 179.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1490 0.000128 512 240 384 125952 6.86272 3.49523 22.1064 103.311 135.951 136.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1370 3.2e-05 1024 150 768 565248 48.3684 26.8841 377.079 836.563 1289.07 1289.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 550 0.000512 4096 135 3200 22656 5.77942 6.61504 121.762 209.184 343.41 343.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 350 0.000256 2048 60 896 36864 13.709 6.93181 143.485 206.623 370.881 370.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 960 0.000256 512 300 384 43008 4.03427 1.70726 13.6293 51.7938 71.3136 71.4335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1060 0.000256 1024 70 640 71424 2.91226 3.40186 73.9686 104.397 184.756 184.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 600 6.4e-05 512 225 896 24576 36.212 6.53312 7.54893 198.043 248.578 248.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1780 0.000512 1024 440 640 32640 1.43974 1.66992 11.4358 52.3968 67.0146 67.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1300 0.000128 512 200 256 119808 6.72134 3.39994 32.8432 103.442 146.566 146.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 290 0.001024 4096 61 1664 6912 2.71613 73.4171 104.792 180.969 181.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1490 0.000128 512 240 384 125440 6.90765 3.49642 21.532 103.752 135.861 135.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1370 3.2e-05 1024 150 768 562688 48.5346 26.8879 367.398 837.203 1280.18 1280.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 550 0.000512 4096 135 3200 22400 5.74259 6.55974 113.269 208.135 333.778 333.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 350 0.000256 2048 60 896 35840 13.864 6.95091 140.596 207.545 369.088 369.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 960 0.000256 512 300 384 43008 3.92118 1.67414 13.7599 50.8192 70.3269 70.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1060 0.000256 1024 70 640 71232 2.90554 3.40358 73.8317 104.434 184.648 184.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 600 6.4e-05 512 225 896 28672 34.6401 6.43482 8.31277 192.803 242.429 242.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1780 0.000512 1024 440 640 32256 1.43181 1.65136 10.9437 52.1349 66.2325 66.3081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1300 0.000128 512 200 256 118272 6.82285 3.39661 32.8423 103.717 146.937 147.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 290 0.001024 4096 61 1664 6720 2.70243 70.519 104.015 177.28 177.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1490 0.000128 512 240 384 126976 6.99795 3.51437 20.1435 104.812 135.641 135.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1370 3.2e-05 1024 150 768 561152 48.5151 26.8513 354.451 836.01 1266 1266.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 550 0.000512 4096 135 3200 22016 5.72442 6.53773 106.733 207.684 326.753 326.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 350 0.000256 2048 60 896 36864 13.9556 7.06336 143.047 209.695 373.893 374.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 960 0.000256 512 300 384 45056 4.02858 1.73178 14.4774 52.5606 72.9545 73.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1060 0.000256 1024 70 640 71680 2.91389 3.41267 74.1527 104.906 185.46 185.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 600 6.4e-05 512 225 896 32768 35.3341 6.53312 8.98179 198.239 249.328 249.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1780 0.000512 1024 440 640 32256 1.43142 1.64528 10.709 52.0085 65.8641 65.9395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 0.000128 512 200 256 118784 6.91606 3.41402 32.2726 104.768 147.533 147.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 290 0.001024 4096 61 1664 6656 2.69722 70.4643 103.838 177.044 177.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1490 0.000128 512 240 420 132608 6.44656 3.49424 69.1706 103.671 182.952 183.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1370 3.2e-05 1024 150 660 573440 47.9424 26.8636 758.267 836.595 1669.83 1669.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 550 0.000512 4096 135 3180 22400 5.76058 6.55386 438.201 207.979 658.569 658.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 350 0.000256 2048 60 840 39424 13.5544 6.95706 136.541 207.395 364.577 364.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 960 0.000256 512 300 300 46592 3.77027 1.65478 14.6745 50.7831 71.037 71.1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1060 0.000256 1024 70 600 72576 2.91485 3.4071 66.9936 104.353 177.74 177.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 600 6.4e-05 512 225 840 57344 31.9377 6.42915 12.1605 192.666 243.437 243.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1780 0.000512 1024 440 660 32704 1.43504 1.65274 33.1035 52.0938 88.3578 88.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 0.000128 512 200 300 129024 6.40557 3.39539 38.9194 103.641 152.517 152.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 290 0.001024 4096 61 1680 6720 2.71366 69.0747 104.572 176.405 176.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1490 0.000128 512 240 384 132608 6.44701 3.49594 65.1254 103.676 178.911 179.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1370 3.2e-05 1024 150 704 569856 48.2712 26.8718 784.221 836.682 1696.22 1696.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 550 0.000512 4096 135 3200 23296 5.73648 6.55891 103.345 207.982 323.692 323.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 350 0.000256 2048 60 832 37632 13.7094 6.9481 126.474 207.403 354.67 354.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 960 0.000256 512 300 320 43008 3.91136 1.65274 13.6114 50.786 70.1176 70.2471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1060 0.000256 1024 70 576 72576 2.9103 3.40179 62.6669 104.352 173.406 173.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 600 6.4e-05 512 225 832 57344 31.9424 6.43475 11.8744 192.575 243.068 243.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1780 0.000512 1024 440 640 32256 1.43094 1.65146 30.8425 52.1055 86.103 86.1803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 0.000128 512 200 256 125440 6.53424 3.39645 32.9495 103.639 146.68 146.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 290 0.001024 4096 61 1664 6720 2.70528 68.6244 103.937 175.311 175.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1490 0.000128 512 240 400 134400 6.27533 3.48662 67.9244 102.511 180.361 180.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1370 3.2e-05 1024 150 700 568960 48.3027 27.0152 817.484 835.828 1728.79 1728.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 550 0.000512 4096 135 3200 22960 5.76832 6.5879 107.4 208.879 328.707 328.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 350 0.000256 2048 60 850 38080 13.5816 6.92678 134.596 205.141 360.371 360.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 960 0.000256 512 300 300 49280 3.75744 1.6776 16.0124 51.4185 73.0206 73.1482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1060 0.000256 1024 70 600 72800 2.93302 3.42262 69.0005 104.879 180.309 180.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 600 6.4e-05 512 225 800 71680 30.75 6.4409 14.3923 192.611 244.43 244.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1780 0.000512 1024 440 650 33040 1.4456 1.66115 34.1685 52.3206 89.666 89.7413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 0.000128 512 200 250 125440 6.44586 3.39062 34.0631 102.482 146.533 146.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 290 0.001024 4096 61 1650 6720 2.69872 68.5696 103.677 174.988 175.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1490 0.000128 512 240 384 134400 6.35149 3.48931 67.8372 102.589 180.435 180.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1370 3.2e-05 1024 150 672 573440 47.9676 26.9028 795.265 836.096 1706.4 1706.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 550 0.000512 4096 135 3168 22960 5.79542 6.5912 449.248 209.04 670.749 670.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 350 0.000256 2048 60 864 38080 13.5847 6.93043 136.65 205.296 362.592 362.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 960 0.000256 512 300 288 49280 3.75584 1.67939 15.7036 51.4605 72.7542 72.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1060 0.000256 1024 70 576 72800 2.93507 3.42525 66.384 104.96 177.787 177.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 600 6.4e-05 512 225 816 71680 30.7458 6.43958 14.3449 193.111 244.88 245.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1780 0.000512 1024 440 624 33040 1.44701 1.66093 32.8322 52.3622 88.3741 88.4489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 0.000128 512 200 288 125440 6.45094 3.38739 37.4327 102.557 149.988 150.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 290 0.001024 4096 61 1632 7000 2.7143 69.0524 104.537 176.349 176.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1490 0.000128 512 240 384 139264 6.30304 3.51027 66.283 104.719 180.983 181.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1370 3.2e-05 1024 150 672 577536 47.8196 27.1045 777.665 838.49 1691.24 1691.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 550 0.000512 4096 135 3168 23808 5.81875 6.62038 454.864 209.683 677.06 677.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 350 0.000256 2048 60 832 41984 13.496 7.02326 139.882 209.356 369.89 370.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 960 0.000256 512 300 288 53248 3.69126 1.7025 15.6812 52.4775 73.702 73.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1060 0.000256 1024 70 576 73472 2.9207 3.41002 63.5819 104.739 174.731 174.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 600 6.4e-05 512 225 800 114688 29.9052 6.7072 24.4044 209.148 270.406 270.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1780 0.000512 1024 440 608 33792 1.4479 1.67347 31.0064 52.5251 86.7258 86.8009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 0.000128 512 200 256 133120 6.37027 3.41219 34.2203 104.685 148.844 148.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 290 0.001024 4096 61 1632 7168 2.71792 69.8606 104.625 177.246 177.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1490 0.000128 512 240 384 138240 6.01277 3.49542 86.8181 103.602 200.093 200.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1370 3.2e-05 1024 150 672 576000 47.2721 26.8208 1034.38 835.669 1944.3 1944.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 550 0.000512 4096 135 3168 23040 5.75898 6.58819 178.411 208.868 399.698 399.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 350 0.000256 2048 60 832 38400 13.5836 6.9608 186.376 207.592 414.638 414.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 960 0.000256 512 300 288 46080 3.93258 1.69082 17.8676 52.0316 75.6765 75.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1060 0.000256 1024 70 576 72000 2.87738 3.38032 83.6946 103.852 193.878 193.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 600 6.4e-05 512 225 800 61440 34.304 6.62717 20.9457 206.682 268.788 268.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1780 0.000512 1024 440 608 32640 1.43414 1.66278 41.7519 52.3145 97.234 97.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 0.000128 512 200 256 130560 6.30474 3.39734 47.4003 103.566 160.827 160.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 290 0.001024 4096 61 1632 6720 2.7047 96.0655 104.127 202.939 202.996
