Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 12 13:21:05 2023
| Host         : LAPTOP-HVF7AG5I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.629     -706.004                    261                 2718        0.072        0.000                      0                 2718        4.500        0.000                       0                  1004  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.629     -706.004                    261                 2718        0.072        0.000                      0                 2718        4.500        0.000                       0                  1004  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          261  Failing Endpoints,  Worst Slack       -3.629ns,  Total Violation     -706.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.629ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_check_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.560ns  (logic 5.599ns (41.292%)  route 7.961ns (58.708%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.723    18.710    betaUnit/regUnit/D[0]
    SLICE_X14Y47         FDRE                                         r  betaUnit/regUnit/M_check_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.451    14.856    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  betaUnit/regUnit/M_check_timer_q_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X14Y47         FDRE (Setup_fdre_C_D)       -0.013    15.081    betaUnit/regUnit/M_check_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -18.710    
  -------------------------------------------------------------------
                         slack                                 -3.629    

Slack (VIOLATED) :        -3.511ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_pos_mike_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.393ns  (logic 5.599ns (41.806%)  route 7.794ns (58.194%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.556    18.543    betaUnit/regUnit/D[0]
    SLICE_X13Y44         FDRE                                         r  betaUnit/regUnit/M_pos_mike_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.450    14.855    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  betaUnit/regUnit/M_pos_mike_q_reg[0]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)       -0.061    15.032    betaUnit/regUnit/M_pos_mike_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 -3.511    

Slack (VIOLATED) :        -3.490ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_p1_buttonpress_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 5.599ns (41.813%)  route 7.791ns (58.187%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.554    18.541    betaUnit/regUnit/D[0]
    SLICE_X15Y39         FDRE                                         r  betaUnit/regUnit/M_p1_buttonpress_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.448    14.853    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  betaUnit/regUnit/M_p1_buttonpress_q_reg[0]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)       -0.040    15.051    betaUnit/regUnit/M_p1_buttonpress_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -18.541    
  -------------------------------------------------------------------
                         slack                                 -3.490    

Slack (VIOLATED) :        -3.489ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_p1_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.390ns  (logic 5.599ns (41.815%)  route 7.791ns (58.185%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.553    18.540    betaUnit/regUnit/D[0]
    SLICE_X15Y40         FDRE                                         r  betaUnit/regUnit/M_p1_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.448    14.853    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X15Y40         FDRE                                         r  betaUnit/regUnit/M_p1_score_q_reg[0]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)       -0.040    15.051    betaUnit/regUnit/M_p1_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -18.540    
  -------------------------------------------------------------------
                         slack                                 -3.489    

Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_p1_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.418ns  (logic 5.599ns (41.729%)  route 7.819ns (58.271%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.581    18.568    betaUnit/regUnit/D[0]
    SLICE_X14Y45         FDRE                                         r  betaUnit/regUnit/M_p1_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.450    14.855    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  betaUnit/regUnit/M_p1_win_q_reg[0]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X14Y45         FDRE (Setup_fdre_C_D)       -0.013    15.080    betaUnit/regUnit/M_p1_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -18.568    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.488ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_round_num_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.399ns  (logic 5.599ns (41.786%)  route 7.800ns (58.214%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.563    18.550    betaUnit/regUnit/D[0]
    SLICE_X14Y43         FDRE                                         r  betaUnit/regUnit/M_round_num_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.450    14.855    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X14Y43         FDRE                                         r  betaUnit/regUnit/M_round_num_q_reg[0]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X14Y43         FDRE (Setup_fdre_C_D)       -0.031    15.062    betaUnit/regUnit/M_round_num_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -18.550    
  -------------------------------------------------------------------
                         slack                                 -3.488    

Slack (VIOLATED) :        -3.479ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_temp_two_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.407ns  (logic 5.599ns (41.763%)  route 7.808ns (58.237%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.570    18.557    betaUnit/regUnit/D[0]
    SLICE_X12Y40         FDRE                                         r  betaUnit/regUnit/M_temp_two_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.448    14.853    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X12Y40         FDRE                                         r  betaUnit/regUnit/M_temp_two_q_reg[0]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)       -0.013    15.078    betaUnit/regUnit/M_temp_two_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -18.557    
  -------------------------------------------------------------------
                         slack                                 -3.479    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.395ns  (logic 5.599ns (41.799%)  route 7.796ns (58.201%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.558    18.545    betaUnit/regUnit/D[0]
    SLICE_X12Y45         FDRE                                         r  betaUnit/regUnit/M_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.450    14.855    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  betaUnit/regUnit/M_timer_q_reg[0]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X12Y45         FDRE (Setup_fdre_C_D)       -0.013    15.080    betaUnit/regUnit/M_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -18.545    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.462ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_p2_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.392ns  (logic 5.599ns (41.808%)  route 7.793ns (58.192%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.555    18.542    betaUnit/regUnit/D[0]
    SLICE_X14Y46         FDRE                                         r  betaUnit/regUnit/M_p2_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.450    14.855    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  betaUnit/regUnit/M_p2_win_q_reg[0]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)       -0.013    15.080    betaUnit/regUnit/M_p2_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -18.542    
  -------------------------------------------------------------------
                         slack                                 -3.462    

Slack (VIOLATED) :        -3.375ns  (required time - arrival time)
  Source:                 btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/regUnit/M_out_mike_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.250ns  (logic 5.599ns (42.255%)  route 7.651ns (57.745%))
  Logic Levels:           11  (DSP48E1=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.566     5.150    btn_cond_p2_gen_0[2].btn_cond_p2/CLK
    SLICE_X14Y38         FDRE                                         r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           1.075     6.743    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[4]
    SLICE_X14Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6/O
                         net (fo=2, routed)           0.437     7.304    btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_8__6_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.428 r  btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q[0]_i_2__6_comp/O
                         net (fo=25, routed)          0.636     8.064    btn_cond_p2_gen_0[0].btn_cond_p2/s0_i_52
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.188 f  btn_cond_p2_gen_0[0].btn_cond_p2/i__carry_i_8/O
                         net (fo=12, routed)          0.924     9.112    betaUnit/controlUnit/s0_14
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.124     9.236 r  betaUnit/controlUnit/s0_i_70/O
                         net (fo=20, routed)          0.693     9.930    betaUnit/controlUnit/s0_i_70_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.054 f  betaUnit/controlUnit/s0_i_60/O
                         net (fo=10, routed)          0.701    10.755    betaUnit/regUnit/s0_0
    SLICE_X9Y47          LUT4 (Prop_lut4_I3_O)        0.124    10.879 r  betaUnit/regUnit/s0_i_18/O
                         net (fo=8, routed)           0.752    11.631    betaUnit/aluUnit/adderUnit/inputAlu_a[14]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841    15.472 r  betaUnit/aluUnit/adderUnit/s0/P[2]
                         net (fo=3, routed)           0.685    16.157    betaUnit/aluUnit/adderUnit/s0_n_103
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    16.281 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_comp/O
                         net (fo=1, routed)           0.726    17.007    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_22_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I3_O)        0.124    17.131 r  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_comp_1/O
                         net (fo=1, routed)           0.296    17.427    betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_9_n_0
    SLICE_X14Y44         LUT6 (Prop_lut6_I2_O)        0.124    17.551 f  betaUnit/aluUnit/adderUnit/M_p1_score_q[0]_i_3_comp/O
                         net (fo=1, routed)           0.312    17.863    betaUnit/controlUnit/M_p1_score_q_reg[0]
    SLICE_X14Y43         LUT6 (Prop_lut6_I2_O)        0.124    17.987 r  betaUnit/controlUnit/M_p1_score_q[0]_i_1/O
                         net (fo=18, routed)          0.414    18.401    betaUnit/regUnit/D[0]
    SLICE_X15Y41         FDRE                                         r  betaUnit/regUnit/M_out_mike_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        1.449    14.854    betaUnit/regUnit/clk_IBUF_BUFG
    SLICE_X15Y41         FDRE                                         r  betaUnit/regUnit/M_out_mike_q_reg[0]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X15Y41         FDRE (Setup_fdre_C_D)       -0.066    15.026    betaUnit/regUnit/M_out_mike_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -18.401    
  -------------------------------------------------------------------
                         slack                                 -3.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.743%)  route 0.239ns (59.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.594     1.538    reset_cond/CLK
    SLICE_X2Y51          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDSE (Prop_fdse_C_Q)         0.164     1.702 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.239     1.940    reset_cond/M_stage_d[2]
    SLICE_X2Y46          FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.866     2.056    reset_cond/CLK
    SLICE_X2Y46          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.810    
    SLICE_X2Y46          FDSE (Hold_fdse_C_D)         0.059     1.869    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.567     1.511    btn_cond_p2_gen_0[0].btn_cond_p2/CLK
    SLICE_X12Y48         FDRE                                         r  btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.801    btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[10]
    SLICE_X12Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.957 r  btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.957    btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.997 r  btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[12]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.998    btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[12]_i_1__9_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[16]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.051    btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[16]_i_1__9_n_7
    SLICE_X12Y50         FDRE                                         r  btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.834     2.024    btn_cond_p2_gen_0[0].btn_cond_p2/CLK
    SLICE_X12Y50         FDRE                                         r  btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.913    btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 betaUnit/randomiser_dynamike/rand/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/randomiser_dynamike/rand/M_w_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.587     1.531    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.086     1.758    betaUnit/randomiser_dynamike/rand/M_x_q[8]
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  betaUnit/randomiser_dynamike/rand/M_w_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    betaUnit/randomiser_dynamike/rand/M_w_q[11]_i_1__0_n_0
    SLICE_X2Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.856     2.046    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[11]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121     1.665    betaUnit/randomiser_dynamike/rand/M_w_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 betaUnit/randomiser_dynamike/rand/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/randomiser_dynamike/rand/M_w_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.013%)  route 0.087ns (31.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.557     1.501    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.087     1.729    betaUnit/randomiser_dynamike/rand/M_x_q[9]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  betaUnit/randomiser_dynamike/rand/M_w_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.774    betaUnit/randomiser_dynamike/rand/M_w_q[12]_i_1__0_n_0
    SLICE_X8Y20          FDSE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.825     2.015    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X8Y20          FDSE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[12]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X8Y20          FDSE (Hold_fdse_C_D)         0.121     1.635    betaUnit/randomiser_dynamike/rand/M_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 betaUnit/randomiser_dynamike/rand/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/randomiser_dynamike/rand/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.587     1.531    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.088     1.760    betaUnit/randomiser_dynamike/rand/M_x_q[8]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.805 r  betaUnit/randomiser_dynamike/rand/M_w_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.805    betaUnit/randomiser_dynamike/rand/M_w_q[8]_i_1__0_n_0
    SLICE_X2Y19          FDSE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.856     2.046    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X2Y19          FDSE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[8]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X2Y19          FDSE (Hold_fdse_C_D)         0.121     1.665    betaUnit/randomiser_dynamike/rand/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 betaUnit/randomiser_dynamike/rand/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/randomiser_dynamike/rand/M_w_q_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.557     1.501    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X9Y20          FDSE                                         r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDSE (Prop_fdse_C_Q)         0.141     1.642 r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.099     1.741    betaUnit/randomiser_dynamike/rand/M_x_q[20]
    SLICE_X8Y20          LUT5 (Prop_lut5_I1_O)        0.045     1.786 r  betaUnit/randomiser_dynamike/rand/M_w_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    betaUnit/randomiser_dynamike/rand/M_w_q[20]_i_1__0_n_0
    SLICE_X8Y20          FDSE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.825     2.015    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X8Y20          FDSE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[20]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X8Y20          FDSE (Hold_fdse_C_D)         0.120     1.634    betaUnit/randomiser_dynamike/rand/M_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 betaUnit/randomiser_dynamike/rand/M_x_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/randomiser_dynamike/rand/M_w_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.558     1.502    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[28]/Q
                         net (fo=2, routed)           0.099     1.742    betaUnit/randomiser_dynamike/rand/M_x_q[28]
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.787 r  betaUnit/randomiser_dynamike/rand/M_w_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    betaUnit/randomiser_dynamike/rand/M_w_q[28]_i_1__0_n_0
    SLICE_X8Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.826     2.016    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[28]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.120     1.635    betaUnit/randomiser_dynamike/rand/M_w_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 betaUnit/randomiser_dynamike/rand/M_x_q_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/randomiser_dynamike/rand/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.587     1.531    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.141     1.672 r  betaUnit/randomiser_dynamike/rand/M_x_q_reg[19]/Q
                         net (fo=4, routed)           0.110     1.782    betaUnit/randomiser_dynamike/rand/M_x_q[19]
    SLICE_X2Y19          LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  betaUnit/randomiser_dynamike/rand/M_w_q[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    betaUnit/randomiser_dynamike/rand/M_w_q[19]_i_1__0_n_0
    SLICE_X2Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.856     2.046    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[19]/C
                         clock pessimism             -0.502     1.544    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.120     1.664    betaUnit/randomiser_dynamike/rand/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 betaUnit/randomiser_dynamike/rand/M_w_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/randomiser_dynamike/rand/M_z_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.586     1.530    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     1.671 r  betaUnit/randomiser_dynamike/rand/M_w_q_reg[14]/Q
                         net (fo=2, routed)           0.113     1.784    betaUnit/randomiser_dynamike/rand/M_w_q_reg_n_0_[14]
    SLICE_X7Y18          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_z_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.855     2.045    betaUnit/randomiser_dynamike/rand/clk_IBUF_BUFG
    SLICE_X7Y18          FDRE                                         r  betaUnit/randomiser_dynamike/rand/M_z_q_reg[14]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X7Y18          FDRE (Hold_fdre_C_D)         0.071     1.615    betaUnit/randomiser_dynamike/rand/M_z_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 betaUnit/randomiser/rand/M_x_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaUnit/randomiser/rand/M_w_q_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.659%)  route 0.142ns (43.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.560     1.504    betaUnit/randomiser/rand/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  betaUnit/randomiser/rand/M_x_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  betaUnit/randomiser/rand/M_x_q_reg[21]/Q
                         net (fo=2, routed)           0.142     1.787    betaUnit/randomiser/rand/M_x_q[21]
    SLICE_X10Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.832 r  betaUnit/randomiser/rand/M_w_q[21]_i_1/O
                         net (fo=1, routed)           0.000     1.832    betaUnit/randomiser/rand/M_w_q[21]_i_1_n_0
    SLICE_X10Y32         FDSE                                         r  betaUnit/randomiser/rand/M_w_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1003, routed)        0.828     2.018    betaUnit/randomiser/rand/clk_IBUF_BUFG
    SLICE_X10Y32         FDSE                                         r  betaUnit/randomiser/rand/M_w_q_reg[21]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X10Y32         FDSE (Hold_fdse_C_D)         0.121     1.659    betaUnit/randomiser/rand/M_w_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y44   betaUnit/regUnit/M_check_round_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y51    betaUnit/regUnit/M_check_round_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51   betaUnit/regUnit/M_check_round_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y51   betaUnit/regUnit/M_check_round_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y51    betaUnit/regUnit/M_check_round_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y51    betaUnit/regUnit/M_check_round_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y36    btn_cond_p1_gen_0[3].btn_cond_p1/sync/M_pipe_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y36    btn_cond_p1_gen_0[3].btn_cond_p1/sync/M_pipe_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    btn_cond_p1_gen_0[4].btn_cond_p1/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44   betaUnit/regUnit/M_check_round_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y45   betaUnit/regUnit/M_check_timer_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    betaUnit/regUnit/M_check_timer_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y43    betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y48    betaUnit/regUnit/M_check_timer_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y45   betaUnit/regUnit/M_check_timer_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    betaUnit/regUnit/M_out_exmike_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    betaUnit/regUnit/M_out_exmike_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46    betaUnit/regUnit/M_out_exmike_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y44   betaUnit/regUnit/M_check_round_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y55    betaUnit/regUnit/M_check_round_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y41   betaUnit/regUnit/M_check_round_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y41   betaUnit/regUnit/M_check_round_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y51    betaUnit/regUnit/M_check_round_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y52    betaUnit/regUnit/M_check_timer_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y45   betaUnit/regUnit/M_check_timer_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y44    betaUnit/regUnit/M_check_timer_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    btn_cond_p1_gen_0[4].btn_cond_p1/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    btn_cond_p1_gen_0[4].btn_cond_p1/M_ctr_q_reg[17]/C



