{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685536156357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685536156357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 14:29:16 2023 " "Processing started: Wed May 31 14:29:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685536156357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536156357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ascii-roller-seven-segment-display -c ascii-roller-seven-segment-display " "Command: quartus_map --read_settings_files=on --write_settings_files=off ascii-roller-seven-segment-display -c ascii-roller-seven-segment-display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536156357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685536156850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685536156850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_seven_segment_decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_seven_segment_decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_seven_segment_decoder-rtl " "Found design unit 1: ascii_seven_segment_decoder-rtl" {  } { { "../vhdl/modules/ascii_seven_segment_decoder.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_seven_segment_decoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536165739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_seven_segment_decoder " "Found entity 1: ascii_seven_segment_decoder" {  } { { "../vhdl/modules/ascii_seven_segment_decoder.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_seven_segment_decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536165739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536165739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_roller-rtl " "Found design unit 1: ascii_roller-rtl" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536165741 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_roller " "Found entity 1: ascii_roller" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536165741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536165741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /dokumente/informatik-wettbewerbe/invent_a_chip/chip-designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ascii_display_top-rtl " "Found design unit 1: ascii_display_top-rtl" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536165743 ""} { "Info" "ISGN_ENTITY_NAME" "1 ascii_display_top " "Found entity 1: ascii_display_top" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536165743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536165743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ascii_display_top " "Elaborating entity \"ascii_display_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685536165826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_roller ascii_roller:ascii_roller_1 " "Elaborating entity \"ascii_roller\" for hierarchy \"ascii_roller:ascii_roller_1\"" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "ascii_roller_1" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536165829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_seven_segment_decoder ascii_seven_segment_decoder:ascii_decoder_1 " "Elaborating entity \"ascii_seven_segment_decoder\" for hierarchy \"ascii_seven_segment_decoder:ascii_decoder_1\"" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "ascii_decoder_1" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536165833 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod5\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod5" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536166167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod4\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod4" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536166167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod3\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod3" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536166167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod2\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod2" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536166167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod1\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod1" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536166167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ascii_roller:ascii_roller_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ascii_roller:ascii_roller_1\|Mod0\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Mod0" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536166167 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1685536166167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascii_roller:ascii_roller_1\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"ascii_roller:ascii_roller_1\|lpm_divide:Mod5\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536166219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascii_roller:ascii_roller_1\|lpm_divide:Mod5 " "Instantiated megafunction \"ascii_roller:ascii_roller_1\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536166219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536166219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536166219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536166219 ""}  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685536166219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_anl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_anl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_anl " "Found entity 1: lpm_divide_anl" {  } { { "db/lpm_divide_anl.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/lpm_divide_anl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536166275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536166275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536166293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536166293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536166375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536166375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536166454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536166454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536166519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536166519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ascii_roller:ascii_roller_1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ascii_roller:ascii_roller_1\|lpm_divide:Mod0\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536166586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ascii_roller:ascii_roller_1\|lpm_divide:Mod0 " "Instantiated megafunction \"ascii_roller:ascii_roller_1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536166586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536166586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536166586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685536166586 ""}  } { { "../vhdl/modules/ascii_roller.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685536166586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8nl " "Found entity 1: lpm_divide_8nl" {  } { { "db/lpm_divide_8nl.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/lpm_divide_8nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536166643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536166643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536166659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536166659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oke " "Found entity 1: alt_u_div_oke" {  } { { "db/alt_u_div_oke.tdf" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/db/alt_u_div_oke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685536166741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536166741 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment_g_1 GND " "Pin \"segment_g_1\" is stuck at GND" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_g_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_1 VCC " "Pin \"segment_dp_1\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_dp_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_g_2 GND " "Pin \"segment_g_2\" is stuck at GND" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_g_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_2 VCC " "Pin \"segment_dp_2\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_dp_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_g_3 GND " "Pin \"segment_g_3\" is stuck at GND" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_g_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_3 VCC " "Pin \"segment_dp_3\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_dp_3"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_g_4 GND " "Pin \"segment_g_4\" is stuck at GND" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_g_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_4 VCC " "Pin \"segment_dp_4\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_dp_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_g_5 GND " "Pin \"segment_g_5\" is stuck at GND" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_g_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_5 VCC " "Pin \"segment_dp_5\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_dp_5"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_g_6 GND " "Pin \"segment_g_6\" is stuck at GND" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_g_6"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment_dp_6 VCC " "Pin \"segment_dp_6\" is stuck at VCC" {  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685536169056 "|ascii_display_top|segment_dp_6"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685536169056 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685536169125 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ascii_roller:ascii_roller_1\|Add4~0 " "Logic cell \"ascii_roller:ascii_roller_1\|Add4~0\"" {  } { { "../vhdl/modules/ascii_roller.vhdl" "Add4~0" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_roller.vhdl" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1685536169549 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1685536169549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685536169704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685536169704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685536169765 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685536169765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "698 " "Implemented 698 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685536169765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685536169765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685536169784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 14:29:29 2023 " "Processing ended: Wed May 31 14:29:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685536169784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685536169784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685536169784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685536169784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1685536171070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685536171071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 14:29:30 2023 " "Processing started: Wed May 31 14:29:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685536171071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1685536171071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ascii-roller-seven-segment-display -c ascii-roller-seven-segment-display " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ascii-roller-seven-segment-display -c ascii-roller-seven-segment-display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1685536171071 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1685536171224 ""}
{ "Info" "0" "" "Project  = ascii-roller-seven-segment-display" {  } {  } 0 0 "Project  = ascii-roller-seven-segment-display" 0 0 "Fitter" 0 0 1685536171225 ""}
{ "Info" "0" "" "Revision = ascii-roller-seven-segment-display" {  } {  } 0 0 "Revision = ascii-roller-seven-segment-display" 0 0 "Fitter" 0 0 1685536171225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1685536171355 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1685536171356 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ascii-roller-seven-segment-display 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ascii-roller-seven-segment-display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1685536171367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685536171424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685536171424 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685536171645 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1685536171653 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1685536171845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685536171845 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685536171849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685536171849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685536171849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685536171849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685536171849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685536171849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685536171849 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1685536171849 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685536171849 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685536171850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685536171850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685536171850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1685536171850 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685536171851 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ascii-roller-seven-segment-display.sdc " "Synopsys Design Constraints File file not found: 'ascii-roller-seven-segment-display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685536172984 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685536172985 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685536172989 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1685536172990 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685536172990 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_in~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clock_in~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1685536173039 ""}  } { { "../vhdl/modules/ascii_display_top.vhdl" "" { Text "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/vhdl/modules/ascii_display_top.vhdl" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dokumente/Informatik-Wettbewerbe/Invent_A_Chip/Chip-Designs/ascii-roller-seven-segment-display/quartus/" { { 0 { 0 ""} 0 1551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685536173039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685536173533 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685536173533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685536173533 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685536173535 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685536173536 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685536173536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685536173536 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685536173537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685536173537 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1685536173537 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685536173537 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685536173751 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1685536173755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685536175106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685536175241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685536175270 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685536178019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685536178020 ""}
