Restore Archived Project report for mp_fifo_system
Thu Jun 27 16:16:46 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Thu Jun 27 16:16:46 2019 ;
; Revision Name                   ; mp_fifo_system                        ;
; Top-level Entity Name           ; mp_fifo_system                        ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored '/home/deki/master/13m041vs_projekat/lab/ivs2/mat/mp_fifo_system.qar' into the '/home/deki/master/13m041vs_projekat/lab/ivs2/mat/mp_fifo_system_restored/' directory
Info: Generated report 'mp_fifo_system.restore.rpt'
Info (23030): Evaluation of Tcl script /home/deki/intelFPGA_lite/17.0/quartus/common/tcl/apps/qpm/qar.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1059 megabytes
    Info: Processing ended: Thu Jun 27 16:16:46 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


+-------------------------------------------------------------------------------------------+
; Files Restored                                                                            ;
+-------------------------------------------------------------------------------------------+
; File Name                                                                                 ;
+-------------------------------------------------------------------------------------------+
; qar_info.json                                                                             ;
; mp_fifo_system.bdf                                                                        ;
; mp_fifo_system.qpf                                                                        ;
; mp_fifo_system.qsf                                                                        ;
; pin_assign_de1_soc.tcl                                                                    ;
; system.qsys                                                                               ;
; system.sopcinfo                                                                           ;
; system/synthesis/submodules/altera_avalon_mailbox.v                                       ;
; system/synthesis/submodules/altera_avalon_sc_fifo.v                                       ;
; system/synthesis/submodules/altera_avalon_st_pipeline_base.v                              ;
; system/synthesis/submodules/altera_merlin_arbitrator.sv                                   ;
; system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                           ;
; system/synthesis/submodules/altera_merlin_master_agent.sv                                 ;
; system/synthesis/submodules/altera_merlin_master_translator.sv                            ;
; system/synthesis/submodules/altera_merlin_reorder_memory.sv                               ;
; system/synthesis/submodules/altera_merlin_slave_agent.sv                                  ;
; system/synthesis/submodules/altera_merlin_slave_translator.sv                             ;
; system/synthesis/submodules/altera_merlin_traffic_limiter.sv                              ;
; system/synthesis/submodules/altera_reset_controller.sdc                                   ;
; system/synthesis/submodules/altera_reset_controller.v                                     ;
; system/synthesis/submodules/altera_reset_synchronizer.v                                   ;
; system/synthesis/submodules/system_client0.v                                              ;
; system/synthesis/submodules/system_client0_cpu.ocp                                        ;
; system/synthesis/submodules/system_client0_cpu.sdc                                        ;
; system/synthesis/submodules/system_client0_cpu.v                                          ;
; system/synthesis/submodules/system_client0_cpu_bht_ram.mif                                ;
; system/synthesis/submodules/system_client0_cpu_dc_tag_ram.mif                             ;
; system/synthesis/submodules/system_client0_cpu_debug_slave_sysclk.v                       ;
; system/synthesis/submodules/system_client0_cpu_debug_slave_tck.v                          ;
; system/synthesis/submodules/system_client0_cpu_debug_slave_wrapper.v                      ;
; system/synthesis/submodules/system_client0_cpu_ic_tag_ram.mif                             ;
; system/synthesis/submodules/system_client0_cpu_mult_cell.v                                ;
; system/synthesis/submodules/system_client0_cpu_ociram_default_contents.mif                ;
; system/synthesis/submodules/system_client0_cpu_rf_ram_a.mif                               ;
; system/synthesis/submodules/system_client0_cpu_rf_ram_b.mif                               ;
; system/synthesis/submodules/system_client0_cpu_test_bench.v                               ;
; system/synthesis/submodules/system_client0_jtag.v                                         ;
; system/synthesis/submodules/system_client0_ocm.v                                          ;
; system/synthesis/submodules/system_client1.v                                              ;
; system/synthesis/submodules/system_client1_cpu.ocp                                        ;
; system/synthesis/submodules/system_client1_cpu.sdc                                        ;
; system/synthesis/submodules/system_client1_cpu.v                                          ;
; system/synthesis/submodules/system_client1_cpu_bht_ram.mif                                ;
; system/synthesis/submodules/system_client1_cpu_dc_tag_ram.mif                             ;
; system/synthesis/submodules/system_client1_cpu_debug_slave_sysclk.v                       ;
; system/synthesis/submodules/system_client1_cpu_debug_slave_tck.v                          ;
; system/synthesis/submodules/system_client1_cpu_debug_slave_wrapper.v                      ;
; system/synthesis/submodules/system_client1_cpu_ic_tag_ram.mif                             ;
; system/synthesis/submodules/system_client1_cpu_mult_cell.v                                ;
; system/synthesis/submodules/system_client1_cpu_ociram_default_contents.mif                ;
; system/synthesis/submodules/system_client1_cpu_rf_ram_a.mif                               ;
; system/synthesis/submodules/system_client1_cpu_rf_ram_b.mif                               ;
; system/synthesis/submodules/system_client1_cpu_test_bench.v                               ;
; system/synthesis/submodules/system_client1_ocm.v                                          ;
; system/synthesis/submodules/system_client2.v                                              ;
; system/synthesis/submodules/system_client2_cpu.ocp                                        ;
; system/synthesis/submodules/system_client2_cpu.sdc                                        ;
; system/synthesis/submodules/system_client2_cpu.v                                          ;
; system/synthesis/submodules/system_client2_cpu_bht_ram.mif                                ;
; system/synthesis/submodules/system_client2_cpu_dc_tag_ram.mif                             ;
; system/synthesis/submodules/system_client2_cpu_debug_slave_sysclk.v                       ;
; system/synthesis/submodules/system_client2_cpu_debug_slave_tck.v                          ;
; system/synthesis/submodules/system_client2_cpu_debug_slave_wrapper.v                      ;
; system/synthesis/submodules/system_client2_cpu_ic_tag_ram.mif                             ;
; system/synthesis/submodules/system_client2_cpu_mult_cell.v                                ;
; system/synthesis/submodules/system_client2_cpu_ociram_default_contents.mif                ;
; system/synthesis/submodules/system_client2_cpu_rf_ram_a.mif                               ;
; system/synthesis/submodules/system_client2_cpu_rf_ram_b.mif                               ;
; system/synthesis/submodules/system_client2_cpu_test_bench.v                               ;
; system/synthesis/submodules/system_client2_ocm.v                                          ;
; system/synthesis/submodules/system_fifo_client0.sdc                                       ;
; system/synthesis/submodules/system_fifo_client0.v                                         ;
; system/synthesis/submodules/system_irq_mapper.sv                                          ;
; system/synthesis/submodules/system_irq_mapper_003.sv                                      ;
; system/synthesis/submodules/system_mm_interconnect_0.v                                    ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v                  ;
; system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv                     ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv                       ;
; system/synthesis/submodules/system_mm_interconnect_0_router.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_0_router_001.sv                        ;
; system/synthesis/submodules/system_mm_interconnect_0_router_002.sv                        ;
; system/synthesis/submodules/system_mm_interconnect_0_router_003.sv                        ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv                     ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv                       ;
; system/synthesis/submodules/system_mm_interconnect_1.v                                    ;
; system/synthesis/submodules/system_mm_interconnect_1_cmd_demux.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_1_cmd_demux_001.sv                     ;
; system/synthesis/submodules/system_mm_interconnect_1_cmd_mux.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_1_cmd_mux_001.sv                       ;
; system/synthesis/submodules/system_mm_interconnect_1_router.sv                            ;
; system/synthesis/submodules/system_mm_interconnect_1_router_001.sv                        ;
; system/synthesis/submodules/system_mm_interconnect_1_router_002.sv                        ;
; system/synthesis/submodules/system_mm_interconnect_1_router_003.sv                        ;
; system/synthesis/submodules/system_mm_interconnect_1_rsp_demux.sv                         ;
; system/synthesis/submodules/system_mm_interconnect_1_rsp_demux_001.sv                     ;
; system/synthesis/submodules/system_mm_interconnect_1_rsp_mux.sv                           ;
; system/synthesis/submodules/system_mm_interconnect_1_rsp_mux_001.sv                       ;
; system/synthesis/submodules/system_mm_interconnect_2.v                                    ;
; system/synthesis/submodules/system_mm_interconnect_3.v                                    ;
; system/synthesis/submodules/system_perf.v                                                 ;
; system/synthesis/submodules/system_perfmon.v                                              ;
; system/synthesis/submodules/system_pio.v                                                  ;
; system/synthesis/submodules/system_pll_100MHz.qip                                         ;
; system/synthesis/submodules/system_pll_100MHz.v                                           ;
; system/synthesis/submodules/system_server.v                                               ;
; system/synthesis/submodules/system_server_cpu.ocp                                         ;
; system/synthesis/submodules/system_server_cpu.sdc                                         ;
; system/synthesis/submodules/system_server_cpu.v                                           ;
; system/synthesis/submodules/system_server_cpu_bht_ram.mif                                 ;
; system/synthesis/submodules/system_server_cpu_dc_tag_ram.mif                              ;
; system/synthesis/submodules/system_server_cpu_debug_slave_sysclk.v                        ;
; system/synthesis/submodules/system_server_cpu_debug_slave_tck.v                           ;
; system/synthesis/submodules/system_server_cpu_debug_slave_wrapper.v                       ;
; system/synthesis/submodules/system_server_cpu_ic_tag_ram.mif                              ;
; system/synthesis/submodules/system_server_cpu_mult_cell.v                                 ;
; system/synthesis/submodules/system_server_cpu_ociram_default_contents.mif                 ;
; system/synthesis/submodules/system_server_cpu_rf_ram_a.mif                                ;
; system/synthesis/submodules/system_server_cpu_rf_ram_b.mif                                ;
; system/synthesis/submodules/system_server_cpu_test_bench.v                                ;
; system/synthesis/submodules/system_server_ocm.v                                           ;
; system/synthesis/system.debuginfo                                                         ;
; system/synthesis/system.qip                                                               ;
; system/synthesis/system.regmap                                                            ;
; system/synthesis/system.vhd                                                               ;
; system/synthesis/system_rst_controller.vhd                                                ;
; system/synthesis/system_rst_controller_001.vhd                                            ;
; system/synthesis/system_rst_controller_002.vhd                                            ;
; system/synthesis/system_rst_controller_004.vhd                                            ;
; system/synthesis/system_rst_controller_007.vhd                                            ;
; system/system.bsf                                                                         ;
; system/system.cmp                                                                         ;
; system/system.html                                                                        ;
; system/system.xml                                                                         ;
; system/system_bb.v                                                                        ;
; system/system_generation.rpt                                                              ;
; system/system_generation_previous.rpt                                                     ;
; system/system_inst.v                                                                      ;
; system/system_inst.vhd                                                                    ;
; assignment_defaults.qdf                                                                   ;
+-------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


