
tmcheck -par "HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.par" 

bitgen -w "HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.udb" -f "HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.t2b" -s "C:/Users/miche/Github_Repositories/HM0360_CrossLink-NX_I2C/HM0360_CrossLinkNX/security_setting/HM0360_CrossLinkNX.secproj"
Loading HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  HM0360_top_level
Family:  LIFCL
Device:  LIFCL-40
Package: CSBGA289
Performance Grade:   8_High-Performance_1.0V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 3 secs , REAL time: 3 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 3.2.1.217.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                          DUAL*  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 9.7.
 
Saving bit stream in "C:\Users\miche\Github_Repositories\HM0360_CrossLink-NX_I2C\HM0360_CrossLinkNX\HM0360_CrossLinkNX_impl\HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.bit".
Bitstream generation complete!

Total CPU Time: 26 secs 
Total REAL Time: 26 secs 
Peak Memory Usage: 528 MB


ibisgen "HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.udb" "C:/lscc/radiant/3.2/cae_library/ibis/lifcl.ibs"
IBIS Models Generator: Lattice Radiant Software (64-bit) 3.2.1.217.3

Tue Dec  6 19:38:37 2022

Loading HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  HM0360_top_level
Family:  LIFCL
Device:  LIFCL-40
Package: CSBGA289
Performance Grade:   8_High-Performance_1.0V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 3 secs , REAL time: 3 secs 

Created design models.


Generating: C:\Users\miche\Github_Repositories\HM0360_CrossLink-NX_I2C\HM0360_CrossLinkNX\HM0360_CrossLinkNX_impl\IBIS\HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.ibs


    <postMsg mid="1191031" type="Info" dynamic="0" navigation="0"  />

Generating package file:  "C:\Users\miche\Github_Repositories\HM0360_CrossLink-NX_I2C\HM0360_CrossLinkNX\HM0360_CrossLinkNX_impl\IBIS\lifcl-40-csbga289.pkg"


backanno "HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl.udb"  -o "HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl_vo.vo"      -sp "8_High-Performance_1.0V"  -w -neg
backanno: version Radiant Software (64-bit) 3.2.1.217.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/lscc/radiant/3.2/ispfpga.
Package Status:                     Final          Version 39.
Loading udb::Database ...
Design:  HM0360_top_level
Family:  LIFCL
Device:  LIFCL-40
Package: CSBGA289
Performance Grade:   8_High-Performance_1.0V
Performance Hardware Data Status:   Final          Version 115.1.



Writing a verilog netlist based on the HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl design file.

Writing Verilog netlist to file HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl_vo.vo
Writing SDF timing to file HM0360_CrossLinkNX_HM0360_CrossLinkNX_impl_vo.sdf
Backanno finished with 0 posted error messages.
Total CPU Time: 5 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 345 MB
