--  >>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
--	  ------------------------------------------------------------------
--	  Copyright(c) 2019 - 2025 by Lattice Semiconductor Corporation
--      ALL RIGHTS RESERVED
--	  ------------------------------------------------------------------

--	  IMPORTANT: THIS FILE IS USED BY OR GENERATED BY the LATTICE PROPEL™
--DEVELOPMENT SUITE, WHICH INCLUDES PROPEL BUILDER AND PROPEL SDK.

--	   Lattice grants permission to use this code pursuant to the
--       terms of the Lattice Propel License Agreement.

--     DISCLAIMER :

--       LATTICE MAKES NO WARRANTIES ON THIS FILE OR ITS CONTENTS, WHETHER
--EXPRESSED, IMPLIED, STATUTORY, OR IN ANY PROVISION OF THE LATTICE PROPEL
--LICENSE AGREEMENT OR COMMUNICATION WITH LICENSEE, AND LATTICE SPECIFICALLY
--DISCLAIMS ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A
--PARTICULAR PURPOSE.LATTICE DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED
--HEREIN WILL MEET LICENSEE'S REQUIREMENTS, OR THAT LICENSEE'S OPERATION OF
--ANY DEVICE, SOFTWARE OR SYSTEM USING THIS FILE OR ITS CONTENTS WILL BE
--UNINTERRUPTED OR ERROR FREE, OR THAT DEFECTS HEREIN WILL BE CORRECTED.
--LICENSEE ASSUMES RESPONSIBILITY FOR SELECTION OF MATERIALS TO ACHIEVE ITS
--INTENDED RESULTS, AND FOR THE PROPER INSTALLATION, USE, AND RESULTS 
--OBTAINED THEREFROM.LICENSEE ASSUMES THE ENTIRE RISK OF THE FILE AND ITS 
--CONTENTS PROVING DEFECTIVE OR FAILING TO PERFORM PROPERLY AND IN SUCH 
--EVENT, LICENSEE SHALL ASSUME THE ENTIRE COST AND RISK OF ANY REPAIR, 
--SERVICE, CORRECTION, OR ANY OTHER LIABILITIES OR DAMAGES CAUSED BY OR 
--ASSOCIATED WITH THE SOFTWARE.IN NO EVENT SHALL LATTICE BE LIABLE TO ANY 
--PARTY FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, 
--INCLUDING LOST PROFITS, ARISING OUT OF THE USE OF THIS FILE OR ITS 
--CONTENTS, EVEN IF LATTICE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH 
--DAMAGES.LATTICE'S SOLE LIABILITY, AND LICENSEE'S SOLE REMEDY, IS SET FORTH 
--ABOVE.LATTICE DOES NOT WARRANT OR REPRESENT THAT THIS FILE, ITS CONTENTS 
--OR USE THEREOF DOES NOT INFRINGE ON THIRD PARTIES' INTELLECTUAL PROPERTY 
--RIGHTS, INCLUDING ANY PATENT. IT IS THE USER'S RESPONSIBILITY TO VERIFY THE 
--USER SOFTWARE DESIGN FOR CONSISTENCY AND FUNCTIONALITY THROUGH THE USE OF 
--FORMAL SOFTWARE VALIDATION METHODS.

--     ------------------------------------------------------------------









--
-- Verific VHDL Description of module bhasa_zero
--

library ieee ;
use ieee.std_logic_1164.all ;

entity bhasa_zero is
    port (gpio_io: inout std_logic_vector(7 downto 0);
        clk_i: in std_logic;
        rstn_i: in std_logic;
        rxd_i: in std_logic;
        txd_o: out std_logic
    );
    
end entity bhasa_zero;

architecture bhasa_zero of bhasa_zero is 
    component ahbl0 is
        generic (FULL_DECODE_EN: integer := 1;
            S0_ADDR_RANGE: std_logic_vector(31 downto 0) := X"00004000";
            S0_BASE_ADDR: std_logic_vector(31 downto 0) := X"00000000";
            S1_ADDR_RANGE: std_logic_vector(31 downto 0) := X"00000800";
            S1_BASE_ADDR: std_logic_vector(31 downto 0) := X"00004000");
        port (ahbl_m00_haddr_mstr_o: out std_logic_vector(31 downto 0);
            ahbl_m00_hburst_mstr_o: out std_logic_vector(2 downto 0);
            ahbl_m00_hprot_mstr_o: out std_logic_vector(3 downto 0);
            ahbl_m00_hrdata_mstr_i: in std_logic_vector(31 downto 0);
            ahbl_m00_hsize_mstr_o: out std_logic_vector(2 downto 0);
            ahbl_m00_htrans_mstr_o: out std_logic_vector(1 downto 0);
            ahbl_m00_hwdata_mstr_o: out std_logic_vector(31 downto 0);
            ahbl_m01_haddr_mstr_o: out std_logic_vector(31 downto 0);
            ahbl_m01_hburst_mstr_o: out std_logic_vector(2 downto 0);
            ahbl_m01_hprot_mstr_o: out std_logic_vector(3 downto 0);
            ahbl_m01_hrdata_mstr_i: in std_logic_vector(31 downto 0);
            ahbl_m01_hsize_mstr_o: out std_logic_vector(2 downto 0);
            ahbl_m01_htrans_mstr_o: out std_logic_vector(1 downto 0);
            ahbl_m01_hwdata_mstr_o: out std_logic_vector(31 downto 0);
            ahbl_s00_haddr_slv_i: in std_logic_vector(31 downto 0);
            ahbl_s00_hburst_slv_i: in std_logic_vector(2 downto 0);
            ahbl_s00_hprot_slv_i: in std_logic_vector(3 downto 0);
            ahbl_s00_hrdata_slv_o: out std_logic_vector(31 downto 0);
            ahbl_s00_hsize_slv_i: in std_logic_vector(2 downto 0);
            ahbl_s00_htrans_slv_i: in std_logic_vector(1 downto 0);
            ahbl_s00_hwdata_slv_i: in std_logic_vector(31 downto 0);
            ahbl_hclk_i: in std_logic;
            ahbl_hresetn_i: in std_logic;
            ahbl_m00_hmastlock_mstr_o: out std_logic;
            ahbl_m00_hready_mstr_i: in std_logic;
            ahbl_m00_hready_mstr_o: out std_logic;
            ahbl_m00_hresp_mstr_i: in std_logic;
            ahbl_m00_hsel_mstr_o: out std_logic;
            ahbl_m00_hwrite_mstr_o: out std_logic;
            ahbl_m01_hmastlock_mstr_o: out std_logic;
            ahbl_m01_hready_mstr_i: in std_logic;
            ahbl_m01_hready_mstr_o: out std_logic;
            ahbl_m01_hresp_mstr_i: in std_logic;
            ahbl_m01_hsel_mstr_o: out std_logic;
            ahbl_m01_hwrite_mstr_o: out std_logic;
            ahbl_s00_hmastlock_slv_i: in std_logic;
            ahbl_s00_hready_slv_i: in std_logic;
            ahbl_s00_hreadyout_slv_o: out std_logic;
            ahbl_s00_hresp_slv_o: out std_logic;
            ahbl_s00_hsel_slv_i: in std_logic;
            ahbl_s00_hwrite_slv_i: in std_logic
        );
        
    end component ahbl0; -- not_need_bbox=true 
    
    
    component ahbl2apb0 is
        port (ahbl_haddr_i: in std_logic_vector(31 downto 0);
            ahbl_hburst_i: in std_logic_vector(2 downto 0);
            ahbl_hprot_i: in std_logic_vector(3 downto 0);
            ahbl_hrdata_o: out std_logic_vector(31 downto 0);
            ahbl_hsize_i: in std_logic_vector(2 downto 0);
            ahbl_htrans_i: in std_logic_vector(1 downto 0);
            ahbl_hwdata_i: in std_logic_vector(31 downto 0);
            apb_paddr_o: out std_logic_vector(31 downto 0);
            apb_prdata_i: in std_logic_vector(31 downto 0);
            apb_pwdata_o: out std_logic_vector(31 downto 0);
            ahbl_hmastlock_i: in std_logic;
            ahbl_hready_i: in std_logic;
            ahbl_hreadyout_o: out std_logic;
            ahbl_hresp_o: out std_logic;
            ahbl_hsel_i: in std_logic;
            ahbl_hwrite_i: in std_logic;
            apb_penable_o: out std_logic;
            apb_pready_i: in std_logic;
            apb_psel_o: out std_logic;
            apb_pslverr_i: in std_logic;
            apb_pwrite_o: out std_logic;
            clk_i: in std_logic;
            rst_n_i: in std_logic
        );
        
    end component ahbl2apb0; -- not_need_bbox=true 
    
    
    component apb0 is
        generic (FULL_DECODE_EN: integer := 1;
            S0_ADDR_RANGE: std_logic_vector(31 downto 0) := X"00000400";
            S0_BASE_ADDR: std_logic_vector(31 downto 0) := X"00004400";
            S1_ADDR_RANGE: std_logic_vector(31 downto 0) := X"00000400";
            S1_BASE_ADDR: std_logic_vector(31 downto 0) := X"00004000");
        port (apb_m00_paddr_mstr_o: out std_logic_vector(31 downto 0);
            apb_m00_prdata_mstr_i: in std_logic_vector(31 downto 0);
            apb_m00_pwdata_mstr_o: out std_logic_vector(31 downto 0);
            apb_m01_paddr_mstr_o: out std_logic_vector(31 downto 0);
            apb_m01_prdata_mstr_i: in std_logic_vector(31 downto 0);
            apb_m01_pwdata_mstr_o: out std_logic_vector(31 downto 0);
            apb_s00_paddr_slv_i: in std_logic_vector(31 downto 0);
            apb_s00_prdata_slv_o: out std_logic_vector(31 downto 0);
            apb_s00_pwdata_slv_i: in std_logic_vector(31 downto 0);
            apb_m00_penable_mstr_o: out std_logic;
            apb_m00_pready_mstr_i: in std_logic;
            apb_m00_psel_mstr_o: out std_logic;
            apb_m00_pslverr_mstr_i: in std_logic;
            apb_m00_pwrite_mstr_o: out std_logic;
            apb_m01_penable_mstr_o: out std_logic;
            apb_m01_pready_mstr_i: in std_logic;
            apb_m01_psel_mstr_o: out std_logic;
            apb_m01_pslverr_mstr_i: in std_logic;
            apb_m01_pwrite_mstr_o: out std_logic;
            apb_pclk_i: in std_logic;
            apb_presetn_i: in std_logic;
            apb_s00_penable_slv_i: in std_logic;
            apb_s00_pready_slv_o: out std_logic;
            apb_s00_psel_slv_i: in std_logic;
            apb_s00_pslverr_slv_o: out std_logic;
            apb_s00_pwrite_slv_i: in std_logic
        );
        
    end component apb0; -- not_need_bbox=true 
    
    
    component cpu0 is
        generic (DCACHE_ENABLE: integer := 0;
            DCACHE_RANGE_HIGH: std_logic_vector(31 downto 0) := X"00000000";
            DCACHE_RANGE_LOW: std_logic_vector(31 downto 0) := X"FFFFFFFF";
            ICACHE_ENABLE: integer := 0;
            ICACHE_RANGE_HIGH: std_logic_vector(31 downto 0) := X"00000000";
            ICACHE_RANGE_LOW: std_logic_vector(31 downto 0) := X"FFFFFFFF");
        port (ahbl_m_data_haddr_o: out std_logic_vector(31 downto 0);
            ahbl_m_data_hburst_o: out std_logic_vector(2 downto 0);
            ahbl_m_data_hprot_o: out std_logic_vector(3 downto 0);
            ahbl_m_data_hrdata_i: in std_logic_vector(31 downto 0);
            ahbl_m_data_hsize_o: out std_logic_vector(2 downto 0);
            ahbl_m_data_htrans_o: out std_logic_vector(1 downto 0);
            ahbl_m_data_hwdata_o: out std_logic_vector(31 downto 0);
            ahbl_m_instr_haddr_o: out std_logic_vector(31 downto 0);
            ahbl_m_instr_hburst_o: out std_logic_vector(2 downto 0);
            ahbl_m_instr_hprot_o: out std_logic_vector(3 downto 0);
            ahbl_m_instr_hrdata_i: in std_logic_vector(31 downto 0);
            ahbl_m_instr_hsize_o: out std_logic_vector(2 downto 0);
            ahbl_m_instr_htrans_o: out std_logic_vector(1 downto 0);
            ahbl_m_instr_hwdata_o: out std_logic_vector(31 downto 0);
            ahbl_m_data_hmastlock_o: out std_logic;
            ahbl_m_data_hready_i: in std_logic;
            ahbl_m_data_hresp_i: in std_logic;
            ahbl_m_data_hwrite_o: out std_logic;
            ahbl_m_instr_hmastlock_o: out std_logic;
            ahbl_m_instr_hready_i: in std_logic;
            ahbl_m_instr_hresp_i: in std_logic;
            ahbl_m_instr_hwrite_o: out std_logic;
            clk_i: in std_logic;
            irq0_i: in std_logic;
            irq1_i: in std_logic;
            rst_n_i: in std_logic;
            system_resetn_o: out std_logic;
            timer_irq_o: out std_logic
        );
        
    end component cpu0; -- not_need_bbox=true 
    
    
    component gpio0 is
        port (apb_paddr_i: in std_logic_vector(5 downto 0);
            apb_prdata_o: out std_logic_vector(31 downto 0);
            apb_pwdata_i: in std_logic_vector(31 downto 0);
            gpio_io: inout std_logic_vector(7 downto 0);
            apb_penable_i: in std_logic;
            apb_pready_o: out std_logic;
            apb_psel_i: in std_logic;
            apb_pslverr_o: out std_logic;
            apb_pwrite_i: in std_logic;
            clk_i: in std_logic;
            int_o: out std_logic;
            resetn_i: in std_logic
        );
        
    end component gpio0; -- not_need_bbox=true 
    
    
    component sysmem0 is
        generic (MEM_ID: string := "sysmem0");
        port (ahbl_s0_haddr_i: in std_logic_vector(31 downto 0);
            ahbl_s0_hburst_i: in std_logic_vector(2 downto 0);
            ahbl_s0_hprot_i: in std_logic_vector(3 downto 0);
            ahbl_s0_hrdata_o: out std_logic_vector(31 downto 0);
            ahbl_s0_hsize_i: in std_logic_vector(2 downto 0);
            ahbl_s0_htrans_i: in std_logic_vector(1 downto 0);
            ahbl_s0_hwdata_i: in std_logic_vector(31 downto 0);
            ahbl_s1_haddr_i: in std_logic_vector(31 downto 0);
            ahbl_s1_hburst_i: in std_logic_vector(2 downto 0);
            ahbl_s1_hprot_i: in std_logic_vector(3 downto 0);
            ahbl_s1_hrdata_o: out std_logic_vector(31 downto 0);
            ahbl_s1_hsize_i: in std_logic_vector(2 downto 0);
            ahbl_s1_htrans_i: in std_logic_vector(1 downto 0);
            ahbl_s1_hwdata_i: in std_logic_vector(31 downto 0);
            ahbl_hclk_i: in std_logic;
            ahbl_hresetn_i: in std_logic;
            ahbl_s0_hmastlock_i: in std_logic;
            ahbl_s0_hready_i: in std_logic;
            ahbl_s0_hreadyout_o: out std_logic;
            ahbl_s0_hresp_o: out std_logic;
            ahbl_s0_hsel_i: in std_logic;
            ahbl_s0_hwrite_i: in std_logic;
            ahbl_s1_hmastlock_i: in std_logic;
            ahbl_s1_hready_i: in std_logic;
            ahbl_s1_hreadyout_o: out std_logic;
            ahbl_s1_hresp_o: out std_logic;
            ahbl_s1_hsel_i: in std_logic;
            ahbl_s1_hwrite_i: in std_logic
        );
        
    end component sysmem0; -- not_need_bbox=true 
    
    
    component uart0 is
        port (apb_paddr_i: in std_logic_vector(5 downto 0);
            apb_prdata_o: out std_logic_vector(31 downto 0);
            apb_pwdata_i: in std_logic_vector(31 downto 0);
            apb_penable_i: in std_logic;
            apb_pready_o: out std_logic;
            apb_psel_i: in std_logic;
            apb_pslverr_o: out std_logic;
            apb_pwrite_i: in std_logic;
            clk_i: in std_logic;
            int_o: out std_logic;
            rst_n_i: in std_logic;
            rxd_i: in std_logic;
            txd_o: out std_logic
        );
        
    end component uart0; -- not_need_bbox=true 
    
    
    signal ahbl0_inst_AHBL_M00_interconnect_HADDR : std_logic_vector(31 downto 0);
    signal ahbl0_inst_AHBL_M00_interconnect_HBURST : std_logic_vector(2 downto 0);
    signal ahbl0_inst_AHBL_M00_interconnect_HPROT : std_logic_vector(3 downto 0);
    signal ahbl0_inst_AHBL_M00_interconnect_HRDATA : std_logic_vector(31 downto 0);
    signal ahbl0_inst_AHBL_M00_interconnect_HSIZE : std_logic_vector(2 downto 0);
    signal ahbl0_inst_AHBL_M00_interconnect_HTRANS : std_logic_vector(1 downto 0);
    signal ahbl0_inst_AHBL_M00_interconnect_HWDATA : std_logic_vector(31 downto 0);
    signal ahbl0_inst_AHBL_M01_interconnect_HADDR : std_logic_vector(31 downto 0);
    signal ahbl0_inst_AHBL_M01_interconnect_HBURST : std_logic_vector(2 downto 0);
    signal ahbl0_inst_AHBL_M01_interconnect_HPROT : std_logic_vector(3 downto 0);
    signal ahbl0_inst_AHBL_M01_interconnect_HRDATA : std_logic_vector(31 downto 0);
    signal ahbl0_inst_AHBL_M01_interconnect_HSIZE : std_logic_vector(2 downto 0);
    signal ahbl0_inst_AHBL_M01_interconnect_HTRANS : std_logic_vector(1 downto 0);
    signal ahbl0_inst_AHBL_M01_interconnect_HWDATA : std_logic_vector(31 downto 0);
    signal cpu0_inst_AHBL_M1_DATA_interconnect_HADDR : std_logic_vector(31 downto 0);
    signal cpu0_inst_AHBL_M1_DATA_interconnect_HBURST : std_logic_vector(2 downto 0);
    signal cpu0_inst_AHBL_M1_DATA_interconnect_HPROT : std_logic_vector(3 downto 0);
    signal cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA : std_logic_vector(31 downto 0);
    signal cpu0_inst_AHBL_M1_DATA_interconnect_HSIZE : std_logic_vector(2 downto 0);
    signal cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS : std_logic_vector(1 downto 0);
    signal cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA : std_logic_vector(31 downto 0);
    signal cpu0_inst_system_resetn_o_net,ahbl0_inst_AHBL_M00_interconnect_HMASTLOCK,
        ahbl0_inst_AHBL_M00_interconnect_HREADYOUT,ahbl0_inst_AHBL_M00_interconnect_HREADY,
        ahbl0_inst_AHBL_M00_interconnect_HRESP,ahbl0_inst_AHBL_M00_interconnect_HSELx,
        ahbl0_inst_AHBL_M00_interconnect_HWRITE,ahbl0_inst_AHBL_M01_interconnect_HMASTLOCK,
        ahbl0_inst_AHBL_M01_interconnect_HREADYOUT,ahbl0_inst_AHBL_M01_interconnect_HREADY,
        ahbl0_inst_AHBL_M01_interconnect_HRESP,ahbl0_inst_AHBL_M01_interconnect_HSELx,
        ahbl0_inst_AHBL_M01_interconnect_HWRITE,cpu0_inst_AHBL_M1_DATA_interconnect_HMASTLOCK,
        cpu0_inst_AHBL_M1_DATA_interconnect_HREADYOUT,cpu0_inst_AHBL_M1_DATA_interconnect_HRESP,
        cpu0_inst_AHBL_M1_DATA_interconnect_HWRITE,ONE : std_logic;
    signal ahbl2apb0_inst_APB_M0_interconnect_PADDR : std_logic_vector(31 downto 0);
    signal ahbl2apb0_inst_APB_M0_interconnect_PRDATA : std_logic_vector(31 downto 0);
    signal ahbl2apb0_inst_APB_M0_interconnect_PWDATA : std_logic_vector(31 downto 0);
    signal ahbl2apb0_inst_APB_M0_interconnect_PENABLE,ahbl2apb0_inst_APB_M0_interconnect_PREADY,
        ahbl2apb0_inst_APB_M0_interconnect_PSELx,ahbl2apb0_inst_APB_M0_interconnect_PSLVERR,
        ahbl2apb0_inst_APB_M0_interconnect_PWRITE : std_logic;
    signal apb0_inst_APB_M00_interconnect_PADDR : std_logic_vector(31 downto 0);
    signal apb0_inst_APB_M00_interconnect_PRDATA : std_logic_vector(31 downto 0);
    signal apb0_inst_APB_M00_interconnect_PWDATA : std_logic_vector(31 downto 0);
    signal apb0_inst_APB_M01_interconnect_PADDR : std_logic_vector(31 downto 0);
    signal apb0_inst_APB_M01_interconnect_PRDATA : std_logic_vector(31 downto 0);
    signal apb0_inst_APB_M01_interconnect_PWDATA : std_logic_vector(31 downto 0);
    signal apb0_inst_APB_M00_interconnect_PENABLE,apb0_inst_APB_M00_interconnect_PREADY,
        apb0_inst_APB_M00_interconnect_PSELx,apb0_inst_APB_M00_interconnect_PSLVERR,
        apb0_inst_APB_M00_interconnect_PWRITE,apb0_inst_APB_M01_interconnect_PENABLE,
        apb0_inst_APB_M01_interconnect_PREADY,apb0_inst_APB_M01_interconnect_PSELx,
        apb0_inst_APB_M01_interconnect_PSLVERR,apb0_inst_APB_M01_interconnect_PWRITE,
        ZERO : std_logic;
    signal cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR : std_logic_vector(31 downto 0);
    signal cpu0_inst_AHBL_M0_INSTR_interconnect_HBURST : std_logic_vector(2 downto 0);
    signal cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT : std_logic_vector(3 downto 0);
    signal cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA : std_logic_vector(31 downto 0);
    signal cpu0_inst_AHBL_M0_INSTR_interconnect_HSIZE : std_logic_vector(2 downto 0);
    signal cpu0_inst_AHBL_M0_INSTR_interconnect_HTRANS : std_logic_vector(1 downto 0);
    signal cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA : std_logic_vector(31 downto 0);
    signal cpu0_inst_AHBL_M0_INSTR_interconnect_HMASTLOCK,cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT,
        cpu0_inst_AHBL_M0_INSTR_interconnect_HRESP,cpu0_inst_AHBL_M0_INSTR_interconnect_HWRITE,
        uart0_inst_INT_M0_interconnect_IRQ,gpio0_inst_INTR_interconnect_IRQ : std_logic; 
begin
    
    ahbl0_inst: component ahbl0 generic map (FULL_DECODE_EN=>1,S0_ADDR_RANGE=>X"00004000",
        S0_BASE_ADDR=>X"00000000",S1_ADDR_RANGE=>X"00000800",S1_BASE_ADDR=>X"00004000")
     port map (ahbl_m00_haddr_mstr_o(31)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(31),
    ahbl_m00_haddr_mstr_o(30)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(30),ahbl_m00_haddr_mstr_o(29)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(29),
    ahbl_m00_haddr_mstr_o(28)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(28),ahbl_m00_haddr_mstr_o(27)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(27),
    ahbl_m00_haddr_mstr_o(26)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(26),ahbl_m00_haddr_mstr_o(25)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(25),
    ahbl_m00_haddr_mstr_o(24)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(24),ahbl_m00_haddr_mstr_o(23)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(23),
    ahbl_m00_haddr_mstr_o(22)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(22),ahbl_m00_haddr_mstr_o(21)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(21),
    ahbl_m00_haddr_mstr_o(20)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(20),ahbl_m00_haddr_mstr_o(19)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(19),
    ahbl_m00_haddr_mstr_o(18)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(18),ahbl_m00_haddr_mstr_o(17)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(17),
    ahbl_m00_haddr_mstr_o(16)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(16),ahbl_m00_haddr_mstr_o(15)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(15),
    ahbl_m00_haddr_mstr_o(14)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(14),ahbl_m00_haddr_mstr_o(13)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(13),
    ahbl_m00_haddr_mstr_o(12)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(12),ahbl_m00_haddr_mstr_o(11)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(11),
    ahbl_m00_haddr_mstr_o(10)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(10),ahbl_m00_haddr_mstr_o(9)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(9),
    ahbl_m00_haddr_mstr_o(8)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(8),ahbl_m00_haddr_mstr_o(7)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(7),
    ahbl_m00_haddr_mstr_o(6)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(6),ahbl_m00_haddr_mstr_o(5)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(5),
    ahbl_m00_haddr_mstr_o(4)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(4),ahbl_m00_haddr_mstr_o(3)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(3),
    ahbl_m00_haddr_mstr_o(2)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(2),ahbl_m00_haddr_mstr_o(1)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(1),
    ahbl_m00_haddr_mstr_o(0)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(0),ahbl_m00_hburst_mstr_o(2)=>ahbl0_inst_AHBL_M00_interconnect_HBURST(2),
    ahbl_m00_hburst_mstr_o(1)=>ahbl0_inst_AHBL_M00_interconnect_HBURST(1),ahbl_m00_hburst_mstr_o(0)=>ahbl0_inst_AHBL_M00_interconnect_HBURST(0),
    ahbl_m00_hprot_mstr_o(3)=>ahbl0_inst_AHBL_M00_interconnect_HPROT(3),ahbl_m00_hprot_mstr_o(2)=>ahbl0_inst_AHBL_M00_interconnect_HPROT(2),
    ahbl_m00_hprot_mstr_o(1)=>ahbl0_inst_AHBL_M00_interconnect_HPROT(1),ahbl_m00_hprot_mstr_o(0)=>ahbl0_inst_AHBL_M00_interconnect_HPROT(0),
    ahbl_m00_hrdata_mstr_i(31)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(31),
    ahbl_m00_hrdata_mstr_i(30)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(30),
    ahbl_m00_hrdata_mstr_i(29)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(29),
    ahbl_m00_hrdata_mstr_i(28)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(28),
    ahbl_m00_hrdata_mstr_i(27)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(27),
    ahbl_m00_hrdata_mstr_i(26)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(26),
    ahbl_m00_hrdata_mstr_i(25)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(25),
    ahbl_m00_hrdata_mstr_i(24)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(24),
    ahbl_m00_hrdata_mstr_i(23)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(23),
    ahbl_m00_hrdata_mstr_i(22)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(22),
    ahbl_m00_hrdata_mstr_i(21)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(21),
    ahbl_m00_hrdata_mstr_i(20)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(20),
    ahbl_m00_hrdata_mstr_i(19)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(19),
    ahbl_m00_hrdata_mstr_i(18)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(18),
    ahbl_m00_hrdata_mstr_i(17)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(17),
    ahbl_m00_hrdata_mstr_i(16)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(16),
    ahbl_m00_hrdata_mstr_i(15)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(15),
    ahbl_m00_hrdata_mstr_i(14)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(14),
    ahbl_m00_hrdata_mstr_i(13)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(13),
    ahbl_m00_hrdata_mstr_i(12)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(12),
    ahbl_m00_hrdata_mstr_i(11)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(11),
    ahbl_m00_hrdata_mstr_i(10)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(10),
    ahbl_m00_hrdata_mstr_i(9)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(9),ahbl_m00_hrdata_mstr_i(8)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(8),
    ahbl_m00_hrdata_mstr_i(7)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(7),ahbl_m00_hrdata_mstr_i(6)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(6),
    ahbl_m00_hrdata_mstr_i(5)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(5),ahbl_m00_hrdata_mstr_i(4)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(4),
    ahbl_m00_hrdata_mstr_i(3)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(3),ahbl_m00_hrdata_mstr_i(2)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(2),
    ahbl_m00_hrdata_mstr_i(1)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(1),ahbl_m00_hrdata_mstr_i(0)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(0),
    ahbl_m00_hsize_mstr_o(2)=>ahbl0_inst_AHBL_M00_interconnect_HSIZE(2),ahbl_m00_hsize_mstr_o(1)=>ahbl0_inst_AHBL_M00_interconnect_HSIZE(1),
    ahbl_m00_hsize_mstr_o(0)=>ahbl0_inst_AHBL_M00_interconnect_HSIZE(0),ahbl_m00_htrans_mstr_o(1)=>ahbl0_inst_AHBL_M00_interconnect_HTRANS(1),
    ahbl_m00_htrans_mstr_o(0)=>ahbl0_inst_AHBL_M00_interconnect_HTRANS(0),ahbl_m00_hwdata_mstr_o(31)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(31),
    ahbl_m00_hwdata_mstr_o(30)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(30),
    ahbl_m00_hwdata_mstr_o(29)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(29),
    ahbl_m00_hwdata_mstr_o(28)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(28),
    ahbl_m00_hwdata_mstr_o(27)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(27),
    ahbl_m00_hwdata_mstr_o(26)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(26),
    ahbl_m00_hwdata_mstr_o(25)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(25),
    ahbl_m00_hwdata_mstr_o(24)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(24),
    ahbl_m00_hwdata_mstr_o(23)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(23),
    ahbl_m00_hwdata_mstr_o(22)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(22),
    ahbl_m00_hwdata_mstr_o(21)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(21),
    ahbl_m00_hwdata_mstr_o(20)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(20),
    ahbl_m00_hwdata_mstr_o(19)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(19),
    ahbl_m00_hwdata_mstr_o(18)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(18),
    ahbl_m00_hwdata_mstr_o(17)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(17),
    ahbl_m00_hwdata_mstr_o(16)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(16),
    ahbl_m00_hwdata_mstr_o(15)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(15),
    ahbl_m00_hwdata_mstr_o(14)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(14),
    ahbl_m00_hwdata_mstr_o(13)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(13),
    ahbl_m00_hwdata_mstr_o(12)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(12),
    ahbl_m00_hwdata_mstr_o(11)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(11),
    ahbl_m00_hwdata_mstr_o(10)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(10),
    ahbl_m00_hwdata_mstr_o(9)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(9),ahbl_m00_hwdata_mstr_o(8)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(8),
    ahbl_m00_hwdata_mstr_o(7)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(7),ahbl_m00_hwdata_mstr_o(6)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(6),
    ahbl_m00_hwdata_mstr_o(5)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(5),ahbl_m00_hwdata_mstr_o(4)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(4),
    ahbl_m00_hwdata_mstr_o(3)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(3),ahbl_m00_hwdata_mstr_o(2)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(2),
    ahbl_m00_hwdata_mstr_o(1)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(1),ahbl_m00_hwdata_mstr_o(0)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(0),
    ahbl_m01_haddr_mstr_o(31)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(31),ahbl_m01_haddr_mstr_o(30)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(30),
    ahbl_m01_haddr_mstr_o(29)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(29),ahbl_m01_haddr_mstr_o(28)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(28),
    ahbl_m01_haddr_mstr_o(27)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(27),ahbl_m01_haddr_mstr_o(26)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(26),
    ahbl_m01_haddr_mstr_o(25)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(25),ahbl_m01_haddr_mstr_o(24)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(24),
    ahbl_m01_haddr_mstr_o(23)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(23),ahbl_m01_haddr_mstr_o(22)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(22),
    ahbl_m01_haddr_mstr_o(21)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(21),ahbl_m01_haddr_mstr_o(20)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(20),
    ahbl_m01_haddr_mstr_o(19)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(19),ahbl_m01_haddr_mstr_o(18)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(18),
    ahbl_m01_haddr_mstr_o(17)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(17),ahbl_m01_haddr_mstr_o(16)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(16),
    ahbl_m01_haddr_mstr_o(15)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(15),ahbl_m01_haddr_mstr_o(14)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(14),
    ahbl_m01_haddr_mstr_o(13)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(13),ahbl_m01_haddr_mstr_o(12)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(12),
    ahbl_m01_haddr_mstr_o(11)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(11),ahbl_m01_haddr_mstr_o(10)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(10),
    ahbl_m01_haddr_mstr_o(9)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(9),ahbl_m01_haddr_mstr_o(8)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(8),
    ahbl_m01_haddr_mstr_o(7)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(7),ahbl_m01_haddr_mstr_o(6)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(6),
    ahbl_m01_haddr_mstr_o(5)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(5),ahbl_m01_haddr_mstr_o(4)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(4),
    ahbl_m01_haddr_mstr_o(3)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(3),ahbl_m01_haddr_mstr_o(2)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(2),
    ahbl_m01_haddr_mstr_o(1)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(1),ahbl_m01_haddr_mstr_o(0)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(0),
    ahbl_m01_hburst_mstr_o(2)=>ahbl0_inst_AHBL_M01_interconnect_HBURST(2),ahbl_m01_hburst_mstr_o(1)=>ahbl0_inst_AHBL_M01_interconnect_HBURST(1),
    ahbl_m01_hburst_mstr_o(0)=>ahbl0_inst_AHBL_M01_interconnect_HBURST(0),ahbl_m01_hprot_mstr_o(3)=>ahbl0_inst_AHBL_M01_interconnect_HPROT(3),
    ahbl_m01_hprot_mstr_o(2)=>ahbl0_inst_AHBL_M01_interconnect_HPROT(2),ahbl_m01_hprot_mstr_o(1)=>ahbl0_inst_AHBL_M01_interconnect_HPROT(1),
    ahbl_m01_hprot_mstr_o(0)=>ahbl0_inst_AHBL_M01_interconnect_HPROT(0),ahbl_m01_hrdata_mstr_i(31)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(31),
    ahbl_m01_hrdata_mstr_i(30)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(30),
    ahbl_m01_hrdata_mstr_i(29)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(29),
    ahbl_m01_hrdata_mstr_i(28)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(28),
    ahbl_m01_hrdata_mstr_i(27)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(27),
    ahbl_m01_hrdata_mstr_i(26)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(26),
    ahbl_m01_hrdata_mstr_i(25)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(25),
    ahbl_m01_hrdata_mstr_i(24)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(24),
    ahbl_m01_hrdata_mstr_i(23)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(23),
    ahbl_m01_hrdata_mstr_i(22)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(22),
    ahbl_m01_hrdata_mstr_i(21)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(21),
    ahbl_m01_hrdata_mstr_i(20)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(20),
    ahbl_m01_hrdata_mstr_i(19)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(19),
    ahbl_m01_hrdata_mstr_i(18)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(18),
    ahbl_m01_hrdata_mstr_i(17)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(17),
    ahbl_m01_hrdata_mstr_i(16)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(16),
    ahbl_m01_hrdata_mstr_i(15)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(15),
    ahbl_m01_hrdata_mstr_i(14)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(14),
    ahbl_m01_hrdata_mstr_i(13)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(13),
    ahbl_m01_hrdata_mstr_i(12)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(12),
    ahbl_m01_hrdata_mstr_i(11)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(11),
    ahbl_m01_hrdata_mstr_i(10)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(10),
    ahbl_m01_hrdata_mstr_i(9)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(9),ahbl_m01_hrdata_mstr_i(8)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(8),
    ahbl_m01_hrdata_mstr_i(7)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(7),ahbl_m01_hrdata_mstr_i(6)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(6),
    ahbl_m01_hrdata_mstr_i(5)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(5),ahbl_m01_hrdata_mstr_i(4)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(4),
    ahbl_m01_hrdata_mstr_i(3)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(3),ahbl_m01_hrdata_mstr_i(2)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(2),
    ahbl_m01_hrdata_mstr_i(1)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(1),ahbl_m01_hrdata_mstr_i(0)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(0),
    ahbl_m01_hsize_mstr_o(2)=>ahbl0_inst_AHBL_M01_interconnect_HSIZE(2),ahbl_m01_hsize_mstr_o(1)=>ahbl0_inst_AHBL_M01_interconnect_HSIZE(1),
    ahbl_m01_hsize_mstr_o(0)=>ahbl0_inst_AHBL_M01_interconnect_HSIZE(0),ahbl_m01_htrans_mstr_o(1)=>ahbl0_inst_AHBL_M01_interconnect_HTRANS(1),
    ahbl_m01_htrans_mstr_o(0)=>ahbl0_inst_AHBL_M01_interconnect_HTRANS(0),ahbl_m01_hwdata_mstr_o(31)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(31),
    ahbl_m01_hwdata_mstr_o(30)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(30),
    ahbl_m01_hwdata_mstr_o(29)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(29),
    ahbl_m01_hwdata_mstr_o(28)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(28),
    ahbl_m01_hwdata_mstr_o(27)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(27),
    ahbl_m01_hwdata_mstr_o(26)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(26),
    ahbl_m01_hwdata_mstr_o(25)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(25),
    ahbl_m01_hwdata_mstr_o(24)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(24),
    ahbl_m01_hwdata_mstr_o(23)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(23),
    ahbl_m01_hwdata_mstr_o(22)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(22),
    ahbl_m01_hwdata_mstr_o(21)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(21),
    ahbl_m01_hwdata_mstr_o(20)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(20),
    ahbl_m01_hwdata_mstr_o(19)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(19),
    ahbl_m01_hwdata_mstr_o(18)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(18),
    ahbl_m01_hwdata_mstr_o(17)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(17),
    ahbl_m01_hwdata_mstr_o(16)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(16),
    ahbl_m01_hwdata_mstr_o(15)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(15),
    ahbl_m01_hwdata_mstr_o(14)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(14),
    ahbl_m01_hwdata_mstr_o(13)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(13),
    ahbl_m01_hwdata_mstr_o(12)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(12),
    ahbl_m01_hwdata_mstr_o(11)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(11),
    ahbl_m01_hwdata_mstr_o(10)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(10),
    ahbl_m01_hwdata_mstr_o(9)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(9),ahbl_m01_hwdata_mstr_o(8)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(8),
    ahbl_m01_hwdata_mstr_o(7)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(7),ahbl_m01_hwdata_mstr_o(6)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(6),
    ahbl_m01_hwdata_mstr_o(5)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(5),ahbl_m01_hwdata_mstr_o(4)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(4),
    ahbl_m01_hwdata_mstr_o(3)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(3),ahbl_m01_hwdata_mstr_o(2)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(2),
    ahbl_m01_hwdata_mstr_o(1)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(1),ahbl_m01_hwdata_mstr_o(0)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(0),
    ahbl_s00_haddr_slv_i(31)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(31),
    ahbl_s00_haddr_slv_i(30)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(30),
    ahbl_s00_haddr_slv_i(29)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(29),
    ahbl_s00_haddr_slv_i(28)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(28),
    ahbl_s00_haddr_slv_i(27)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(27),
    ahbl_s00_haddr_slv_i(26)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(26),
    ahbl_s00_haddr_slv_i(25)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(25),
    ahbl_s00_haddr_slv_i(24)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(24),
    ahbl_s00_haddr_slv_i(23)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(23),
    ahbl_s00_haddr_slv_i(22)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(22),
    ahbl_s00_haddr_slv_i(21)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(21),
    ahbl_s00_haddr_slv_i(20)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(20),
    ahbl_s00_haddr_slv_i(19)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(19),
    ahbl_s00_haddr_slv_i(18)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(18),
    ahbl_s00_haddr_slv_i(17)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(17),
    ahbl_s00_haddr_slv_i(16)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(16),
    ahbl_s00_haddr_slv_i(15)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(15),
    ahbl_s00_haddr_slv_i(14)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(14),
    ahbl_s00_haddr_slv_i(13)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(13),
    ahbl_s00_haddr_slv_i(12)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(12),
    ahbl_s00_haddr_slv_i(11)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(11),
    ahbl_s00_haddr_slv_i(10)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(10),
    ahbl_s00_haddr_slv_i(9)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(9),ahbl_s00_haddr_slv_i(8)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(8),
    ahbl_s00_haddr_slv_i(7)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(7),ahbl_s00_haddr_slv_i(6)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(6),
    ahbl_s00_haddr_slv_i(5)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(5),ahbl_s00_haddr_slv_i(4)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(4),
    ahbl_s00_haddr_slv_i(3)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(3),ahbl_s00_haddr_slv_i(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(2),
    ahbl_s00_haddr_slv_i(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(1),ahbl_s00_haddr_slv_i(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(0),
    ahbl_s00_hburst_slv_i(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HBURST(2),
    ahbl_s00_hburst_slv_i(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HBURST(1),
    ahbl_s00_hburst_slv_i(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HBURST(0),
    ahbl_s00_hprot_slv_i(3)=>cpu0_inst_AHBL_M1_DATA_interconnect_HPROT(3),ahbl_s00_hprot_slv_i(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HPROT(2),
    ahbl_s00_hprot_slv_i(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HPROT(1),ahbl_s00_hprot_slv_i(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HPROT(0),
    ahbl_s00_hrdata_slv_o(31)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(31),
    ahbl_s00_hrdata_slv_o(30)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(30),
    ahbl_s00_hrdata_slv_o(29)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(29),
    ahbl_s00_hrdata_slv_o(28)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(28),
    ahbl_s00_hrdata_slv_o(27)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(27),
    ahbl_s00_hrdata_slv_o(26)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(26),
    ahbl_s00_hrdata_slv_o(25)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(25),
    ahbl_s00_hrdata_slv_o(24)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(24),
    ahbl_s00_hrdata_slv_o(23)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(23),
    ahbl_s00_hrdata_slv_o(22)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(22),
    ahbl_s00_hrdata_slv_o(21)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(21),
    ahbl_s00_hrdata_slv_o(20)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(20),
    ahbl_s00_hrdata_slv_o(19)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(19),
    ahbl_s00_hrdata_slv_o(18)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(18),
    ahbl_s00_hrdata_slv_o(17)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(17),
    ahbl_s00_hrdata_slv_o(16)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(16),
    ahbl_s00_hrdata_slv_o(15)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(15),
    ahbl_s00_hrdata_slv_o(14)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(14),
    ahbl_s00_hrdata_slv_o(13)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(13),
    ahbl_s00_hrdata_slv_o(12)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(12),
    ahbl_s00_hrdata_slv_o(11)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(11),
    ahbl_s00_hrdata_slv_o(10)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(10),
    ahbl_s00_hrdata_slv_o(9)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(9),
    ahbl_s00_hrdata_slv_o(8)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(8),
    ahbl_s00_hrdata_slv_o(7)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(7),
    ahbl_s00_hrdata_slv_o(6)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(6),
    ahbl_s00_hrdata_slv_o(5)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(5),
    ahbl_s00_hrdata_slv_o(4)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(4),
    ahbl_s00_hrdata_slv_o(3)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(3),
    ahbl_s00_hrdata_slv_o(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(2),
    ahbl_s00_hrdata_slv_o(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(1),
    ahbl_s00_hrdata_slv_o(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(0),
    ahbl_s00_hsize_slv_i(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HSIZE(2),ahbl_s00_hsize_slv_i(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HSIZE(1),
    ahbl_s00_hsize_slv_i(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HSIZE(0),ahbl_s00_htrans_slv_i(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS(1),
    ahbl_s00_htrans_slv_i(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS(0),
    ahbl_s00_hwdata_slv_i(31)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(31),
    ahbl_s00_hwdata_slv_i(30)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(30),
    ahbl_s00_hwdata_slv_i(29)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(29),
    ahbl_s00_hwdata_slv_i(28)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(28),
    ahbl_s00_hwdata_slv_i(27)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(27),
    ahbl_s00_hwdata_slv_i(26)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(26),
    ahbl_s00_hwdata_slv_i(25)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(25),
    ahbl_s00_hwdata_slv_i(24)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(24),
    ahbl_s00_hwdata_slv_i(23)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(23),
    ahbl_s00_hwdata_slv_i(22)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(22),
    ahbl_s00_hwdata_slv_i(21)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(21),
    ahbl_s00_hwdata_slv_i(20)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(20),
    ahbl_s00_hwdata_slv_i(19)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(19),
    ahbl_s00_hwdata_slv_i(18)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(18),
    ahbl_s00_hwdata_slv_i(17)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(17),
    ahbl_s00_hwdata_slv_i(16)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(16),
    ahbl_s00_hwdata_slv_i(15)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(15),
    ahbl_s00_hwdata_slv_i(14)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(14),
    ahbl_s00_hwdata_slv_i(13)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(13),
    ahbl_s00_hwdata_slv_i(12)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(12),
    ahbl_s00_hwdata_slv_i(11)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(11),
    ahbl_s00_hwdata_slv_i(10)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(10),
    ahbl_s00_hwdata_slv_i(9)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(9),
    ahbl_s00_hwdata_slv_i(8)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(8),
    ahbl_s00_hwdata_slv_i(7)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(7),
    ahbl_s00_hwdata_slv_i(6)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(6),
    ahbl_s00_hwdata_slv_i(5)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(5),
    ahbl_s00_hwdata_slv_i(4)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(4),
    ahbl_s00_hwdata_slv_i(3)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(3),
    ahbl_s00_hwdata_slv_i(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(2),
    ahbl_s00_hwdata_slv_i(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(1),
    ahbl_s00_hwdata_slv_i(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(0),
    ahbl_hclk_i=>clk_i,ahbl_hresetn_i=>cpu0_inst_system_resetn_o_net,ahbl_m00_hmastlock_mstr_o=>ahbl0_inst_AHBL_M00_interconnect_HMASTLOCK,
    ahbl_m00_hready_mstr_i=>ahbl0_inst_AHBL_M00_interconnect_HREADYOUT,ahbl_m00_hready_mstr_o=>ahbl0_inst_AHBL_M00_interconnect_HREADY,
    ahbl_m00_hresp_mstr_i=>ahbl0_inst_AHBL_M00_interconnect_HRESP,ahbl_m00_hsel_mstr_o=>ahbl0_inst_AHBL_M00_interconnect_HSELx,
    ahbl_m00_hwrite_mstr_o=>ahbl0_inst_AHBL_M00_interconnect_HWRITE,ahbl_m01_hmastlock_mstr_o=>ahbl0_inst_AHBL_M01_interconnect_HMASTLOCK,
    ahbl_m01_hready_mstr_i=>ahbl0_inst_AHBL_M01_interconnect_HREADYOUT,ahbl_m01_hready_mstr_o=>ahbl0_inst_AHBL_M01_interconnect_HREADY,
    ahbl_m01_hresp_mstr_i=>ahbl0_inst_AHBL_M01_interconnect_HRESP,ahbl_m01_hsel_mstr_o=>ahbl0_inst_AHBL_M01_interconnect_HSELx,
    ahbl_m01_hwrite_mstr_o=>ahbl0_inst_AHBL_M01_interconnect_HWRITE,ahbl_s00_hmastlock_slv_i=>cpu0_inst_AHBL_M1_DATA_interconnect_HMASTLOCK,
    ahbl_s00_hready_slv_i=>cpu0_inst_AHBL_M1_DATA_interconnect_HREADYOUT,ahbl_s00_hreadyout_slv_o=>cpu0_inst_AHBL_M1_DATA_interconnect_HREADYOUT,
    ahbl_s00_hresp_slv_o=>cpu0_inst_AHBL_M1_DATA_interconnect_HRESP,ahbl_s00_hsel_slv_i=>ONE,
    ahbl_s00_hwrite_slv_i=>cpu0_inst_AHBL_M1_DATA_interconnect_HWRITE);
    ONE <= '1' ;
    ahbl2apb0_inst: component ahbl2apb0 port map (ahbl_haddr_i(31)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(31),
            ahbl_haddr_i(30)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(30),ahbl_haddr_i(29)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(29),
            ahbl_haddr_i(28)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(28),ahbl_haddr_i(27)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(27),
            ahbl_haddr_i(26)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(26),ahbl_haddr_i(25)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(25),
            ahbl_haddr_i(24)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(24),ahbl_haddr_i(23)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(23),
            ahbl_haddr_i(22)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(22),ahbl_haddr_i(21)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(21),
            ahbl_haddr_i(20)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(20),ahbl_haddr_i(19)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(19),
            ahbl_haddr_i(18)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(18),ahbl_haddr_i(17)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(17),
            ahbl_haddr_i(16)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(16),ahbl_haddr_i(15)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(15),
            ahbl_haddr_i(14)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(14),ahbl_haddr_i(13)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(13),
            ahbl_haddr_i(12)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(12),ahbl_haddr_i(11)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(11),
            ahbl_haddr_i(10)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(10),ahbl_haddr_i(9)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(9),
            ahbl_haddr_i(8)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(8),ahbl_haddr_i(7)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(7),
            ahbl_haddr_i(6)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(6),ahbl_haddr_i(5)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(5),
            ahbl_haddr_i(4)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(4),ahbl_haddr_i(3)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(3),
            ahbl_haddr_i(2)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(2),ahbl_haddr_i(1)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(1),
            ahbl_haddr_i(0)=>ahbl0_inst_AHBL_M01_interconnect_HADDR(0),ahbl_hburst_i(2)=>ahbl0_inst_AHBL_M01_interconnect_HBURST(2),
            ahbl_hburst_i(1)=>ahbl0_inst_AHBL_M01_interconnect_HBURST(1),ahbl_hburst_i(0)=>ahbl0_inst_AHBL_M01_interconnect_HBURST(0),
            ahbl_hprot_i(3)=>ahbl0_inst_AHBL_M01_interconnect_HPROT(3),ahbl_hprot_i(2)=>ahbl0_inst_AHBL_M01_interconnect_HPROT(2),
            ahbl_hprot_i(1)=>ahbl0_inst_AHBL_M01_interconnect_HPROT(1),ahbl_hprot_i(0)=>ahbl0_inst_AHBL_M01_interconnect_HPROT(0),
            ahbl_hrdata_o(31)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(31),
            ahbl_hrdata_o(30)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(30),
            ahbl_hrdata_o(29)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(29),
            ahbl_hrdata_o(28)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(28),
            ahbl_hrdata_o(27)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(27),
            ahbl_hrdata_o(26)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(26),
            ahbl_hrdata_o(25)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(25),
            ahbl_hrdata_o(24)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(24),
            ahbl_hrdata_o(23)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(23),
            ahbl_hrdata_o(22)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(22),
            ahbl_hrdata_o(21)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(21),
            ahbl_hrdata_o(20)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(20),
            ahbl_hrdata_o(19)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(19),
            ahbl_hrdata_o(18)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(18),
            ahbl_hrdata_o(17)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(17),
            ahbl_hrdata_o(16)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(16),
            ahbl_hrdata_o(15)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(15),
            ahbl_hrdata_o(14)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(14),
            ahbl_hrdata_o(13)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(13),
            ahbl_hrdata_o(12)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(12),
            ahbl_hrdata_o(11)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(11),
            ahbl_hrdata_o(10)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(10),
            ahbl_hrdata_o(9)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(9),ahbl_hrdata_o(8)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(8),
            ahbl_hrdata_o(7)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(7),ahbl_hrdata_o(6)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(6),
            ahbl_hrdata_o(5)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(5),ahbl_hrdata_o(4)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(4),
            ahbl_hrdata_o(3)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(3),ahbl_hrdata_o(2)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(2),
            ahbl_hrdata_o(1)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(1),ahbl_hrdata_o(0)=>ahbl0_inst_AHBL_M01_interconnect_HRDATA(0),
            ahbl_hsize_i(2)=>ahbl0_inst_AHBL_M01_interconnect_HSIZE(2),ahbl_hsize_i(1)=>ahbl0_inst_AHBL_M01_interconnect_HSIZE(1),
            ahbl_hsize_i(0)=>ahbl0_inst_AHBL_M01_interconnect_HSIZE(0),ahbl_htrans_i(1)=>ahbl0_inst_AHBL_M01_interconnect_HTRANS(1),
            ahbl_htrans_i(0)=>ahbl0_inst_AHBL_M01_interconnect_HTRANS(0),ahbl_hwdata_i(31)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(31),
            ahbl_hwdata_i(30)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(30),
            ahbl_hwdata_i(29)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(29),
            ahbl_hwdata_i(28)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(28),
            ahbl_hwdata_i(27)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(27),
            ahbl_hwdata_i(26)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(26),
            ahbl_hwdata_i(25)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(25),
            ahbl_hwdata_i(24)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(24),
            ahbl_hwdata_i(23)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(23),
            ahbl_hwdata_i(22)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(22),
            ahbl_hwdata_i(21)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(21),
            ahbl_hwdata_i(20)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(20),
            ahbl_hwdata_i(19)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(19),
            ahbl_hwdata_i(18)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(18),
            ahbl_hwdata_i(17)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(17),
            ahbl_hwdata_i(16)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(16),
            ahbl_hwdata_i(15)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(15),
            ahbl_hwdata_i(14)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(14),
            ahbl_hwdata_i(13)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(13),
            ahbl_hwdata_i(12)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(12),
            ahbl_hwdata_i(11)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(11),
            ahbl_hwdata_i(10)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(10),
            ahbl_hwdata_i(9)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(9),ahbl_hwdata_i(8)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(8),
            ahbl_hwdata_i(7)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(7),ahbl_hwdata_i(6)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(6),
            ahbl_hwdata_i(5)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(5),ahbl_hwdata_i(4)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(4),
            ahbl_hwdata_i(3)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(3),ahbl_hwdata_i(2)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(2),
            ahbl_hwdata_i(1)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(1),ahbl_hwdata_i(0)=>ahbl0_inst_AHBL_M01_interconnect_HWDATA(0),
            apb_paddr_o(31)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(31),apb_paddr_o(30)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(30),
            apb_paddr_o(29)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(29),apb_paddr_o(28)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(28),
            apb_paddr_o(27)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(27),apb_paddr_o(26)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(26),
            apb_paddr_o(25)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(25),apb_paddr_o(24)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(24),
            apb_paddr_o(23)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(23),apb_paddr_o(22)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(22),
            apb_paddr_o(21)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(21),apb_paddr_o(20)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(20),
            apb_paddr_o(19)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(19),apb_paddr_o(18)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(18),
            apb_paddr_o(17)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(17),apb_paddr_o(16)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(16),
            apb_paddr_o(15)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(15),apb_paddr_o(14)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(14),
            apb_paddr_o(13)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(13),apb_paddr_o(12)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(12),
            apb_paddr_o(11)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(11),apb_paddr_o(10)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(10),
            apb_paddr_o(9)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(9),apb_paddr_o(8)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(8),
            apb_paddr_o(7)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(7),apb_paddr_o(6)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(6),
            apb_paddr_o(5)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(5),apb_paddr_o(4)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(4),
            apb_paddr_o(3)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(3),apb_paddr_o(2)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(2),
            apb_paddr_o(1)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(1),apb_paddr_o(0)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(0),
            apb_prdata_i(31)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(31),
            apb_prdata_i(30)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(30),
            apb_prdata_i(29)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(29),
            apb_prdata_i(28)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(28),
            apb_prdata_i(27)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(27),
            apb_prdata_i(26)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(26),
            apb_prdata_i(25)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(25),
            apb_prdata_i(24)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(24),
            apb_prdata_i(23)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(23),
            apb_prdata_i(22)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(22),
            apb_prdata_i(21)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(21),
            apb_prdata_i(20)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(20),
            apb_prdata_i(19)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(19),
            apb_prdata_i(18)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(18),
            apb_prdata_i(17)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(17),
            apb_prdata_i(16)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(16),
            apb_prdata_i(15)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(15),
            apb_prdata_i(14)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(14),
            apb_prdata_i(13)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(13),
            apb_prdata_i(12)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(12),
            apb_prdata_i(11)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(11),
            apb_prdata_i(10)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(10),
            apb_prdata_i(9)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(9),apb_prdata_i(8)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(8),
            apb_prdata_i(7)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(7),apb_prdata_i(6)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(6),
            apb_prdata_i(5)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(5),apb_prdata_i(4)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(4),
            apb_prdata_i(3)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(3),apb_prdata_i(2)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(2),
            apb_prdata_i(1)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(1),apb_prdata_i(0)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(0),
            apb_pwdata_o(31)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(31),
            apb_pwdata_o(30)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(30),
            apb_pwdata_o(29)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(29),
            apb_pwdata_o(28)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(28),
            apb_pwdata_o(27)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(27),
            apb_pwdata_o(26)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(26),
            apb_pwdata_o(25)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(25),
            apb_pwdata_o(24)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(24),
            apb_pwdata_o(23)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(23),
            apb_pwdata_o(22)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(22),
            apb_pwdata_o(21)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(21),
            apb_pwdata_o(20)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(20),
            apb_pwdata_o(19)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(19),
            apb_pwdata_o(18)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(18),
            apb_pwdata_o(17)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(17),
            apb_pwdata_o(16)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(16),
            apb_pwdata_o(15)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(15),
            apb_pwdata_o(14)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(14),
            apb_pwdata_o(13)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(13),
            apb_pwdata_o(12)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(12),
            apb_pwdata_o(11)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(11),
            apb_pwdata_o(10)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(10),
            apb_pwdata_o(9)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(9),apb_pwdata_o(8)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(8),
            apb_pwdata_o(7)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(7),apb_pwdata_o(6)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(6),
            apb_pwdata_o(5)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(5),apb_pwdata_o(4)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(4),
            apb_pwdata_o(3)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(3),apb_pwdata_o(2)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(2),
            apb_pwdata_o(1)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(1),apb_pwdata_o(0)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(0),
            ahbl_hmastlock_i=>ahbl0_inst_AHBL_M01_interconnect_HMASTLOCK,ahbl_hready_i=>ahbl0_inst_AHBL_M01_interconnect_HREADY,
            ahbl_hreadyout_o=>ahbl0_inst_AHBL_M01_interconnect_HREADYOUT,ahbl_hresp_o=>ahbl0_inst_AHBL_M01_interconnect_HRESP,
            ahbl_hsel_i=>ahbl0_inst_AHBL_M01_interconnect_HSELx,ahbl_hwrite_i=>ahbl0_inst_AHBL_M01_interconnect_HWRITE,
            apb_penable_o=>ahbl2apb0_inst_APB_M0_interconnect_PENABLE,apb_pready_i=>ahbl2apb0_inst_APB_M0_interconnect_PREADY,
            apb_psel_o=>ahbl2apb0_inst_APB_M0_interconnect_PSELx,apb_pslverr_i=>ahbl2apb0_inst_APB_M0_interconnect_PSLVERR,
            apb_pwrite_o=>ahbl2apb0_inst_APB_M0_interconnect_PWRITE,clk_i=>clk_i,
            rst_n_i=>cpu0_inst_system_resetn_o_net);
    apb0_inst: component apb0 generic map (FULL_DECODE_EN=>1,S0_ADDR_RANGE=>X"00000400",
            S0_BASE_ADDR=>X"00004400",S1_ADDR_RANGE=>X"00000400",S1_BASE_ADDR=>X"00004000")
     port map (apb_m00_paddr_mstr_o(31)=>apb0_inst_APB_M00_interconnect_PADDR(31),
    apb_m00_paddr_mstr_o(30)=>apb0_inst_APB_M00_interconnect_PADDR(30),apb_m00_paddr_mstr_o(29)=>apb0_inst_APB_M00_interconnect_PADDR(29),
    apb_m00_paddr_mstr_o(28)=>apb0_inst_APB_M00_interconnect_PADDR(28),apb_m00_paddr_mstr_o(27)=>apb0_inst_APB_M00_interconnect_PADDR(27),
    apb_m00_paddr_mstr_o(26)=>apb0_inst_APB_M00_interconnect_PADDR(26),apb_m00_paddr_mstr_o(25)=>apb0_inst_APB_M00_interconnect_PADDR(25),
    apb_m00_paddr_mstr_o(24)=>apb0_inst_APB_M00_interconnect_PADDR(24),apb_m00_paddr_mstr_o(23)=>apb0_inst_APB_M00_interconnect_PADDR(23),
    apb_m00_paddr_mstr_o(22)=>apb0_inst_APB_M00_interconnect_PADDR(22),apb_m00_paddr_mstr_o(21)=>apb0_inst_APB_M00_interconnect_PADDR(21),
    apb_m00_paddr_mstr_o(20)=>apb0_inst_APB_M00_interconnect_PADDR(20),apb_m00_paddr_mstr_o(19)=>apb0_inst_APB_M00_interconnect_PADDR(19),
    apb_m00_paddr_mstr_o(18)=>apb0_inst_APB_M00_interconnect_PADDR(18),apb_m00_paddr_mstr_o(17)=>apb0_inst_APB_M00_interconnect_PADDR(17),
    apb_m00_paddr_mstr_o(16)=>apb0_inst_APB_M00_interconnect_PADDR(16),apb_m00_paddr_mstr_o(15)=>apb0_inst_APB_M00_interconnect_PADDR(15),
    apb_m00_paddr_mstr_o(14)=>apb0_inst_APB_M00_interconnect_PADDR(14),apb_m00_paddr_mstr_o(13)=>apb0_inst_APB_M00_interconnect_PADDR(13),
    apb_m00_paddr_mstr_o(12)=>apb0_inst_APB_M00_interconnect_PADDR(12),apb_m00_paddr_mstr_o(11)=>apb0_inst_APB_M00_interconnect_PADDR(11),
    apb_m00_paddr_mstr_o(10)=>apb0_inst_APB_M00_interconnect_PADDR(10),apb_m00_paddr_mstr_o(9)=>apb0_inst_APB_M00_interconnect_PADDR(9),
    apb_m00_paddr_mstr_o(8)=>apb0_inst_APB_M00_interconnect_PADDR(8),apb_m00_paddr_mstr_o(7)=>apb0_inst_APB_M00_interconnect_PADDR(7),
    apb_m00_paddr_mstr_o(6)=>apb0_inst_APB_M00_interconnect_PADDR(6),apb_m00_paddr_mstr_o(5)=>apb0_inst_APB_M00_interconnect_PADDR(5),
    apb_m00_paddr_mstr_o(4)=>apb0_inst_APB_M00_interconnect_PADDR(4),apb_m00_paddr_mstr_o(3)=>apb0_inst_APB_M00_interconnect_PADDR(3),
    apb_m00_paddr_mstr_o(2)=>apb0_inst_APB_M00_interconnect_PADDR(2),apb_m00_paddr_mstr_o(1)=>apb0_inst_APB_M00_interconnect_PADDR(1),
    apb_m00_paddr_mstr_o(0)=>apb0_inst_APB_M00_interconnect_PADDR(0),apb_m00_prdata_mstr_i(31)=>apb0_inst_APB_M00_interconnect_PRDATA(31),
    apb_m00_prdata_mstr_i(30)=>apb0_inst_APB_M00_interconnect_PRDATA(30),apb_m00_prdata_mstr_i(29)=>apb0_inst_APB_M00_interconnect_PRDATA(29),
    apb_m00_prdata_mstr_i(28)=>apb0_inst_APB_M00_interconnect_PRDATA(28),apb_m00_prdata_mstr_i(27)=>apb0_inst_APB_M00_interconnect_PRDATA(27),
    apb_m00_prdata_mstr_i(26)=>apb0_inst_APB_M00_interconnect_PRDATA(26),apb_m00_prdata_mstr_i(25)=>apb0_inst_APB_M00_interconnect_PRDATA(25),
    apb_m00_prdata_mstr_i(24)=>apb0_inst_APB_M00_interconnect_PRDATA(24),apb_m00_prdata_mstr_i(23)=>apb0_inst_APB_M00_interconnect_PRDATA(23),
    apb_m00_prdata_mstr_i(22)=>apb0_inst_APB_M00_interconnect_PRDATA(22),apb_m00_prdata_mstr_i(21)=>apb0_inst_APB_M00_interconnect_PRDATA(21),
    apb_m00_prdata_mstr_i(20)=>apb0_inst_APB_M00_interconnect_PRDATA(20),apb_m00_prdata_mstr_i(19)=>apb0_inst_APB_M00_interconnect_PRDATA(19),
    apb_m00_prdata_mstr_i(18)=>apb0_inst_APB_M00_interconnect_PRDATA(18),apb_m00_prdata_mstr_i(17)=>apb0_inst_APB_M00_interconnect_PRDATA(17),
    apb_m00_prdata_mstr_i(16)=>apb0_inst_APB_M00_interconnect_PRDATA(16),apb_m00_prdata_mstr_i(15)=>apb0_inst_APB_M00_interconnect_PRDATA(15),
    apb_m00_prdata_mstr_i(14)=>apb0_inst_APB_M00_interconnect_PRDATA(14),apb_m00_prdata_mstr_i(13)=>apb0_inst_APB_M00_interconnect_PRDATA(13),
    apb_m00_prdata_mstr_i(12)=>apb0_inst_APB_M00_interconnect_PRDATA(12),apb_m00_prdata_mstr_i(11)=>apb0_inst_APB_M00_interconnect_PRDATA(11),
    apb_m00_prdata_mstr_i(10)=>apb0_inst_APB_M00_interconnect_PRDATA(10),apb_m00_prdata_mstr_i(9)=>apb0_inst_APB_M00_interconnect_PRDATA(9),
    apb_m00_prdata_mstr_i(8)=>apb0_inst_APB_M00_interconnect_PRDATA(8),apb_m00_prdata_mstr_i(7)=>apb0_inst_APB_M00_interconnect_PRDATA(7),
    apb_m00_prdata_mstr_i(6)=>apb0_inst_APB_M00_interconnect_PRDATA(6),apb_m00_prdata_mstr_i(5)=>apb0_inst_APB_M00_interconnect_PRDATA(5),
    apb_m00_prdata_mstr_i(4)=>apb0_inst_APB_M00_interconnect_PRDATA(4),apb_m00_prdata_mstr_i(3)=>apb0_inst_APB_M00_interconnect_PRDATA(3),
    apb_m00_prdata_mstr_i(2)=>apb0_inst_APB_M00_interconnect_PRDATA(2),apb_m00_prdata_mstr_i(1)=>apb0_inst_APB_M00_interconnect_PRDATA(1),
    apb_m00_prdata_mstr_i(0)=>apb0_inst_APB_M00_interconnect_PRDATA(0),apb_m00_pwdata_mstr_o(31)=>apb0_inst_APB_M00_interconnect_PWDATA(31),
    apb_m00_pwdata_mstr_o(30)=>apb0_inst_APB_M00_interconnect_PWDATA(30),apb_m00_pwdata_mstr_o(29)=>apb0_inst_APB_M00_interconnect_PWDATA(29),
    apb_m00_pwdata_mstr_o(28)=>apb0_inst_APB_M00_interconnect_PWDATA(28),apb_m00_pwdata_mstr_o(27)=>apb0_inst_APB_M00_interconnect_PWDATA(27),
    apb_m00_pwdata_mstr_o(26)=>apb0_inst_APB_M00_interconnect_PWDATA(26),apb_m00_pwdata_mstr_o(25)=>apb0_inst_APB_M00_interconnect_PWDATA(25),
    apb_m00_pwdata_mstr_o(24)=>apb0_inst_APB_M00_interconnect_PWDATA(24),apb_m00_pwdata_mstr_o(23)=>apb0_inst_APB_M00_interconnect_PWDATA(23),
    apb_m00_pwdata_mstr_o(22)=>apb0_inst_APB_M00_interconnect_PWDATA(22),apb_m00_pwdata_mstr_o(21)=>apb0_inst_APB_M00_interconnect_PWDATA(21),
    apb_m00_pwdata_mstr_o(20)=>apb0_inst_APB_M00_interconnect_PWDATA(20),apb_m00_pwdata_mstr_o(19)=>apb0_inst_APB_M00_interconnect_PWDATA(19),
    apb_m00_pwdata_mstr_o(18)=>apb0_inst_APB_M00_interconnect_PWDATA(18),apb_m00_pwdata_mstr_o(17)=>apb0_inst_APB_M00_interconnect_PWDATA(17),
    apb_m00_pwdata_mstr_o(16)=>apb0_inst_APB_M00_interconnect_PWDATA(16),apb_m00_pwdata_mstr_o(15)=>apb0_inst_APB_M00_interconnect_PWDATA(15),
    apb_m00_pwdata_mstr_o(14)=>apb0_inst_APB_M00_interconnect_PWDATA(14),apb_m00_pwdata_mstr_o(13)=>apb0_inst_APB_M00_interconnect_PWDATA(13),
    apb_m00_pwdata_mstr_o(12)=>apb0_inst_APB_M00_interconnect_PWDATA(12),apb_m00_pwdata_mstr_o(11)=>apb0_inst_APB_M00_interconnect_PWDATA(11),
    apb_m00_pwdata_mstr_o(10)=>apb0_inst_APB_M00_interconnect_PWDATA(10),apb_m00_pwdata_mstr_o(9)=>apb0_inst_APB_M00_interconnect_PWDATA(9),
    apb_m00_pwdata_mstr_o(8)=>apb0_inst_APB_M00_interconnect_PWDATA(8),apb_m00_pwdata_mstr_o(7)=>apb0_inst_APB_M00_interconnect_PWDATA(7),
    apb_m00_pwdata_mstr_o(6)=>apb0_inst_APB_M00_interconnect_PWDATA(6),apb_m00_pwdata_mstr_o(5)=>apb0_inst_APB_M00_interconnect_PWDATA(5),
    apb_m00_pwdata_mstr_o(4)=>apb0_inst_APB_M00_interconnect_PWDATA(4),apb_m00_pwdata_mstr_o(3)=>apb0_inst_APB_M00_interconnect_PWDATA(3),
    apb_m00_pwdata_mstr_o(2)=>apb0_inst_APB_M00_interconnect_PWDATA(2),apb_m00_pwdata_mstr_o(1)=>apb0_inst_APB_M00_interconnect_PWDATA(1),
    apb_m00_pwdata_mstr_o(0)=>apb0_inst_APB_M00_interconnect_PWDATA(0),apb_m01_paddr_mstr_o(31)=>apb0_inst_APB_M01_interconnect_PADDR(31),
    apb_m01_paddr_mstr_o(30)=>apb0_inst_APB_M01_interconnect_PADDR(30),apb_m01_paddr_mstr_o(29)=>apb0_inst_APB_M01_interconnect_PADDR(29),
    apb_m01_paddr_mstr_o(28)=>apb0_inst_APB_M01_interconnect_PADDR(28),apb_m01_paddr_mstr_o(27)=>apb0_inst_APB_M01_interconnect_PADDR(27),
    apb_m01_paddr_mstr_o(26)=>apb0_inst_APB_M01_interconnect_PADDR(26),apb_m01_paddr_mstr_o(25)=>apb0_inst_APB_M01_interconnect_PADDR(25),
    apb_m01_paddr_mstr_o(24)=>apb0_inst_APB_M01_interconnect_PADDR(24),apb_m01_paddr_mstr_o(23)=>apb0_inst_APB_M01_interconnect_PADDR(23),
    apb_m01_paddr_mstr_o(22)=>apb0_inst_APB_M01_interconnect_PADDR(22),apb_m01_paddr_mstr_o(21)=>apb0_inst_APB_M01_interconnect_PADDR(21),
    apb_m01_paddr_mstr_o(20)=>apb0_inst_APB_M01_interconnect_PADDR(20),apb_m01_paddr_mstr_o(19)=>apb0_inst_APB_M01_interconnect_PADDR(19),
    apb_m01_paddr_mstr_o(18)=>apb0_inst_APB_M01_interconnect_PADDR(18),apb_m01_paddr_mstr_o(17)=>apb0_inst_APB_M01_interconnect_PADDR(17),
    apb_m01_paddr_mstr_o(16)=>apb0_inst_APB_M01_interconnect_PADDR(16),apb_m01_paddr_mstr_o(15)=>apb0_inst_APB_M01_interconnect_PADDR(15),
    apb_m01_paddr_mstr_o(14)=>apb0_inst_APB_M01_interconnect_PADDR(14),apb_m01_paddr_mstr_o(13)=>apb0_inst_APB_M01_interconnect_PADDR(13),
    apb_m01_paddr_mstr_o(12)=>apb0_inst_APB_M01_interconnect_PADDR(12),apb_m01_paddr_mstr_o(11)=>apb0_inst_APB_M01_interconnect_PADDR(11),
    apb_m01_paddr_mstr_o(10)=>apb0_inst_APB_M01_interconnect_PADDR(10),apb_m01_paddr_mstr_o(9)=>apb0_inst_APB_M01_interconnect_PADDR(9),
    apb_m01_paddr_mstr_o(8)=>apb0_inst_APB_M01_interconnect_PADDR(8),apb_m01_paddr_mstr_o(7)=>apb0_inst_APB_M01_interconnect_PADDR(7),
    apb_m01_paddr_mstr_o(6)=>apb0_inst_APB_M01_interconnect_PADDR(6),apb_m01_paddr_mstr_o(5)=>apb0_inst_APB_M01_interconnect_PADDR(5),
    apb_m01_paddr_mstr_o(4)=>apb0_inst_APB_M01_interconnect_PADDR(4),apb_m01_paddr_mstr_o(3)=>apb0_inst_APB_M01_interconnect_PADDR(3),
    apb_m01_paddr_mstr_o(2)=>apb0_inst_APB_M01_interconnect_PADDR(2),apb_m01_paddr_mstr_o(1)=>apb0_inst_APB_M01_interconnect_PADDR(1),
    apb_m01_paddr_mstr_o(0)=>apb0_inst_APB_M01_interconnect_PADDR(0),apb_m01_prdata_mstr_i(31)=>apb0_inst_APB_M01_interconnect_PRDATA(31),
    apb_m01_prdata_mstr_i(30)=>apb0_inst_APB_M01_interconnect_PRDATA(30),apb_m01_prdata_mstr_i(29)=>apb0_inst_APB_M01_interconnect_PRDATA(29),
    apb_m01_prdata_mstr_i(28)=>apb0_inst_APB_M01_interconnect_PRDATA(28),apb_m01_prdata_mstr_i(27)=>apb0_inst_APB_M01_interconnect_PRDATA(27),
    apb_m01_prdata_mstr_i(26)=>apb0_inst_APB_M01_interconnect_PRDATA(26),apb_m01_prdata_mstr_i(25)=>apb0_inst_APB_M01_interconnect_PRDATA(25),
    apb_m01_prdata_mstr_i(24)=>apb0_inst_APB_M01_interconnect_PRDATA(24),apb_m01_prdata_mstr_i(23)=>apb0_inst_APB_M01_interconnect_PRDATA(23),
    apb_m01_prdata_mstr_i(22)=>apb0_inst_APB_M01_interconnect_PRDATA(22),apb_m01_prdata_mstr_i(21)=>apb0_inst_APB_M01_interconnect_PRDATA(21),
    apb_m01_prdata_mstr_i(20)=>apb0_inst_APB_M01_interconnect_PRDATA(20),apb_m01_prdata_mstr_i(19)=>apb0_inst_APB_M01_interconnect_PRDATA(19),
    apb_m01_prdata_mstr_i(18)=>apb0_inst_APB_M01_interconnect_PRDATA(18),apb_m01_prdata_mstr_i(17)=>apb0_inst_APB_M01_interconnect_PRDATA(17),
    apb_m01_prdata_mstr_i(16)=>apb0_inst_APB_M01_interconnect_PRDATA(16),apb_m01_prdata_mstr_i(15)=>apb0_inst_APB_M01_interconnect_PRDATA(15),
    apb_m01_prdata_mstr_i(14)=>apb0_inst_APB_M01_interconnect_PRDATA(14),apb_m01_prdata_mstr_i(13)=>apb0_inst_APB_M01_interconnect_PRDATA(13),
    apb_m01_prdata_mstr_i(12)=>apb0_inst_APB_M01_interconnect_PRDATA(12),apb_m01_prdata_mstr_i(11)=>apb0_inst_APB_M01_interconnect_PRDATA(11),
    apb_m01_prdata_mstr_i(10)=>apb0_inst_APB_M01_interconnect_PRDATA(10),apb_m01_prdata_mstr_i(9)=>apb0_inst_APB_M01_interconnect_PRDATA(9),
    apb_m01_prdata_mstr_i(8)=>apb0_inst_APB_M01_interconnect_PRDATA(8),apb_m01_prdata_mstr_i(7)=>apb0_inst_APB_M01_interconnect_PRDATA(7),
    apb_m01_prdata_mstr_i(6)=>apb0_inst_APB_M01_interconnect_PRDATA(6),apb_m01_prdata_mstr_i(5)=>apb0_inst_APB_M01_interconnect_PRDATA(5),
    apb_m01_prdata_mstr_i(4)=>apb0_inst_APB_M01_interconnect_PRDATA(4),apb_m01_prdata_mstr_i(3)=>apb0_inst_APB_M01_interconnect_PRDATA(3),
    apb_m01_prdata_mstr_i(2)=>apb0_inst_APB_M01_interconnect_PRDATA(2),apb_m01_prdata_mstr_i(1)=>apb0_inst_APB_M01_interconnect_PRDATA(1),
    apb_m01_prdata_mstr_i(0)=>apb0_inst_APB_M01_interconnect_PRDATA(0),apb_m01_pwdata_mstr_o(31)=>apb0_inst_APB_M01_interconnect_PWDATA(31),
    apb_m01_pwdata_mstr_o(30)=>apb0_inst_APB_M01_interconnect_PWDATA(30),apb_m01_pwdata_mstr_o(29)=>apb0_inst_APB_M01_interconnect_PWDATA(29),
    apb_m01_pwdata_mstr_o(28)=>apb0_inst_APB_M01_interconnect_PWDATA(28),apb_m01_pwdata_mstr_o(27)=>apb0_inst_APB_M01_interconnect_PWDATA(27),
    apb_m01_pwdata_mstr_o(26)=>apb0_inst_APB_M01_interconnect_PWDATA(26),apb_m01_pwdata_mstr_o(25)=>apb0_inst_APB_M01_interconnect_PWDATA(25),
    apb_m01_pwdata_mstr_o(24)=>apb0_inst_APB_M01_interconnect_PWDATA(24),apb_m01_pwdata_mstr_o(23)=>apb0_inst_APB_M01_interconnect_PWDATA(23),
    apb_m01_pwdata_mstr_o(22)=>apb0_inst_APB_M01_interconnect_PWDATA(22),apb_m01_pwdata_mstr_o(21)=>apb0_inst_APB_M01_interconnect_PWDATA(21),
    apb_m01_pwdata_mstr_o(20)=>apb0_inst_APB_M01_interconnect_PWDATA(20),apb_m01_pwdata_mstr_o(19)=>apb0_inst_APB_M01_interconnect_PWDATA(19),
    apb_m01_pwdata_mstr_o(18)=>apb0_inst_APB_M01_interconnect_PWDATA(18),apb_m01_pwdata_mstr_o(17)=>apb0_inst_APB_M01_interconnect_PWDATA(17),
    apb_m01_pwdata_mstr_o(16)=>apb0_inst_APB_M01_interconnect_PWDATA(16),apb_m01_pwdata_mstr_o(15)=>apb0_inst_APB_M01_interconnect_PWDATA(15),
    apb_m01_pwdata_mstr_o(14)=>apb0_inst_APB_M01_interconnect_PWDATA(14),apb_m01_pwdata_mstr_o(13)=>apb0_inst_APB_M01_interconnect_PWDATA(13),
    apb_m01_pwdata_mstr_o(12)=>apb0_inst_APB_M01_interconnect_PWDATA(12),apb_m01_pwdata_mstr_o(11)=>apb0_inst_APB_M01_interconnect_PWDATA(11),
    apb_m01_pwdata_mstr_o(10)=>apb0_inst_APB_M01_interconnect_PWDATA(10),apb_m01_pwdata_mstr_o(9)=>apb0_inst_APB_M01_interconnect_PWDATA(9),
    apb_m01_pwdata_mstr_o(8)=>apb0_inst_APB_M01_interconnect_PWDATA(8),apb_m01_pwdata_mstr_o(7)=>apb0_inst_APB_M01_interconnect_PWDATA(7),
    apb_m01_pwdata_mstr_o(6)=>apb0_inst_APB_M01_interconnect_PWDATA(6),apb_m01_pwdata_mstr_o(5)=>apb0_inst_APB_M01_interconnect_PWDATA(5),
    apb_m01_pwdata_mstr_o(4)=>apb0_inst_APB_M01_interconnect_PWDATA(4),apb_m01_pwdata_mstr_o(3)=>apb0_inst_APB_M01_interconnect_PWDATA(3),
    apb_m01_pwdata_mstr_o(2)=>apb0_inst_APB_M01_interconnect_PWDATA(2),apb_m01_pwdata_mstr_o(1)=>apb0_inst_APB_M01_interconnect_PWDATA(1),
    apb_m01_pwdata_mstr_o(0)=>apb0_inst_APB_M01_interconnect_PWDATA(0),apb_s00_paddr_slv_i(31)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(31),
    apb_s00_paddr_slv_i(30)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(30),apb_s00_paddr_slv_i(29)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(29),
    apb_s00_paddr_slv_i(28)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(28),apb_s00_paddr_slv_i(27)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(27),
    apb_s00_paddr_slv_i(26)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(26),apb_s00_paddr_slv_i(25)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(25),
    apb_s00_paddr_slv_i(24)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(24),apb_s00_paddr_slv_i(23)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(23),
    apb_s00_paddr_slv_i(22)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(22),apb_s00_paddr_slv_i(21)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(21),
    apb_s00_paddr_slv_i(20)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(20),apb_s00_paddr_slv_i(19)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(19),
    apb_s00_paddr_slv_i(18)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(18),apb_s00_paddr_slv_i(17)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(17),
    apb_s00_paddr_slv_i(16)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(16),apb_s00_paddr_slv_i(15)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(15),
    apb_s00_paddr_slv_i(14)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(14),apb_s00_paddr_slv_i(13)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(13),
    apb_s00_paddr_slv_i(12)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(12),apb_s00_paddr_slv_i(11)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(11),
    apb_s00_paddr_slv_i(10)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(10),apb_s00_paddr_slv_i(9)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(9),
    apb_s00_paddr_slv_i(8)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(8),apb_s00_paddr_slv_i(7)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(7),
    apb_s00_paddr_slv_i(6)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(6),apb_s00_paddr_slv_i(5)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(5),
    apb_s00_paddr_slv_i(4)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(4),apb_s00_paddr_slv_i(3)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(3),
    apb_s00_paddr_slv_i(2)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(2),apb_s00_paddr_slv_i(1)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(1),
    apb_s00_paddr_slv_i(0)=>ahbl2apb0_inst_APB_M0_interconnect_PADDR(0),apb_s00_prdata_slv_o(31)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(31),
    apb_s00_prdata_slv_o(30)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(30),
    apb_s00_prdata_slv_o(29)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(29),
    apb_s00_prdata_slv_o(28)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(28),
    apb_s00_prdata_slv_o(27)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(27),
    apb_s00_prdata_slv_o(26)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(26),
    apb_s00_prdata_slv_o(25)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(25),
    apb_s00_prdata_slv_o(24)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(24),
    apb_s00_prdata_slv_o(23)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(23),
    apb_s00_prdata_slv_o(22)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(22),
    apb_s00_prdata_slv_o(21)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(21),
    apb_s00_prdata_slv_o(20)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(20),
    apb_s00_prdata_slv_o(19)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(19),
    apb_s00_prdata_slv_o(18)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(18),
    apb_s00_prdata_slv_o(17)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(17),
    apb_s00_prdata_slv_o(16)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(16),
    apb_s00_prdata_slv_o(15)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(15),
    apb_s00_prdata_slv_o(14)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(14),
    apb_s00_prdata_slv_o(13)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(13),
    apb_s00_prdata_slv_o(12)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(12),
    apb_s00_prdata_slv_o(11)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(11),
    apb_s00_prdata_slv_o(10)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(10),
    apb_s00_prdata_slv_o(9)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(9),apb_s00_prdata_slv_o(8)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(8),
    apb_s00_prdata_slv_o(7)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(7),apb_s00_prdata_slv_o(6)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(6),
    apb_s00_prdata_slv_o(5)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(5),apb_s00_prdata_slv_o(4)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(4),
    apb_s00_prdata_slv_o(3)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(3),apb_s00_prdata_slv_o(2)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(2),
    apb_s00_prdata_slv_o(1)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(1),apb_s00_prdata_slv_o(0)=>ahbl2apb0_inst_APB_M0_interconnect_PRDATA(0),
    apb_s00_pwdata_slv_i(31)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(31),
    apb_s00_pwdata_slv_i(30)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(30),
    apb_s00_pwdata_slv_i(29)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(29),
    apb_s00_pwdata_slv_i(28)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(28),
    apb_s00_pwdata_slv_i(27)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(27),
    apb_s00_pwdata_slv_i(26)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(26),
    apb_s00_pwdata_slv_i(25)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(25),
    apb_s00_pwdata_slv_i(24)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(24),
    apb_s00_pwdata_slv_i(23)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(23),
    apb_s00_pwdata_slv_i(22)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(22),
    apb_s00_pwdata_slv_i(21)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(21),
    apb_s00_pwdata_slv_i(20)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(20),
    apb_s00_pwdata_slv_i(19)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(19),
    apb_s00_pwdata_slv_i(18)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(18),
    apb_s00_pwdata_slv_i(17)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(17),
    apb_s00_pwdata_slv_i(16)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(16),
    apb_s00_pwdata_slv_i(15)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(15),
    apb_s00_pwdata_slv_i(14)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(14),
    apb_s00_pwdata_slv_i(13)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(13),
    apb_s00_pwdata_slv_i(12)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(12),
    apb_s00_pwdata_slv_i(11)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(11),
    apb_s00_pwdata_slv_i(10)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(10),
    apb_s00_pwdata_slv_i(9)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(9),apb_s00_pwdata_slv_i(8)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(8),
    apb_s00_pwdata_slv_i(7)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(7),apb_s00_pwdata_slv_i(6)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(6),
    apb_s00_pwdata_slv_i(5)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(5),apb_s00_pwdata_slv_i(4)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(4),
    apb_s00_pwdata_slv_i(3)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(3),apb_s00_pwdata_slv_i(2)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(2),
    apb_s00_pwdata_slv_i(1)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(1),apb_s00_pwdata_slv_i(0)=>ahbl2apb0_inst_APB_M0_interconnect_PWDATA(0),
    apb_m00_penable_mstr_o=>apb0_inst_APB_M00_interconnect_PENABLE,apb_m00_pready_mstr_i=>apb0_inst_APB_M00_interconnect_PREADY,
    apb_m00_psel_mstr_o=>apb0_inst_APB_M00_interconnect_PSELx,apb_m00_pslverr_mstr_i=>apb0_inst_APB_M00_interconnect_PSLVERR,
    apb_m00_pwrite_mstr_o=>apb0_inst_APB_M00_interconnect_PWRITE,apb_m01_penable_mstr_o=>apb0_inst_APB_M01_interconnect_PENABLE,
    apb_m01_pready_mstr_i=>apb0_inst_APB_M01_interconnect_PREADY,apb_m01_psel_mstr_o=>apb0_inst_APB_M01_interconnect_PSELx,
    apb_m01_pslverr_mstr_i=>apb0_inst_APB_M01_interconnect_PSLVERR,apb_m01_pwrite_mstr_o=>apb0_inst_APB_M01_interconnect_PWRITE,
    apb_pclk_i=>clk_i,apb_presetn_i=>cpu0_inst_system_resetn_o_net,apb_s00_penable_slv_i=>ahbl2apb0_inst_APB_M0_interconnect_PENABLE,
    apb_s00_pready_slv_o=>ahbl2apb0_inst_APB_M0_interconnect_PREADY,apb_s00_psel_slv_i=>ahbl2apb0_inst_APB_M0_interconnect_PSELx,
    apb_s00_pslverr_slv_o=>ahbl2apb0_inst_APB_M0_interconnect_PSLVERR,apb_s00_pwrite_slv_i=>ahbl2apb0_inst_APB_M0_interconnect_PWRITE);
    ZERO <= '0' ;
    cpu0_inst: component cpu0 generic map (DCACHE_ENABLE=>0,DCACHE_RANGE_HIGH=>X"00000000",
        DCACHE_RANGE_LOW=>X"FFFFFFFF",ICACHE_ENABLE=>0,ICACHE_RANGE_HIGH=>X"00000000",
        ICACHE_RANGE_LOW=>X"FFFFFFFF")
     port map (ahbl_m_data_haddr_o(31)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(31),
    ahbl_m_data_haddr_o(30)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(30),
    ahbl_m_data_haddr_o(29)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(29),
    ahbl_m_data_haddr_o(28)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(28),
    ahbl_m_data_haddr_o(27)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(27),
    ahbl_m_data_haddr_o(26)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(26),
    ahbl_m_data_haddr_o(25)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(25),
    ahbl_m_data_haddr_o(24)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(24),
    ahbl_m_data_haddr_o(23)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(23),
    ahbl_m_data_haddr_o(22)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(22),
    ahbl_m_data_haddr_o(21)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(21),
    ahbl_m_data_haddr_o(20)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(20),
    ahbl_m_data_haddr_o(19)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(19),
    ahbl_m_data_haddr_o(18)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(18),
    ahbl_m_data_haddr_o(17)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(17),
    ahbl_m_data_haddr_o(16)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(16),
    ahbl_m_data_haddr_o(15)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(15),
    ahbl_m_data_haddr_o(14)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(14),
    ahbl_m_data_haddr_o(13)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(13),
    ahbl_m_data_haddr_o(12)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(12),
    ahbl_m_data_haddr_o(11)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(11),
    ahbl_m_data_haddr_o(10)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(10),
    ahbl_m_data_haddr_o(9)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(9),ahbl_m_data_haddr_o(8)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(8),
    ahbl_m_data_haddr_o(7)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(7),ahbl_m_data_haddr_o(6)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(6),
    ahbl_m_data_haddr_o(5)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(5),ahbl_m_data_haddr_o(4)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(4),
    ahbl_m_data_haddr_o(3)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(3),ahbl_m_data_haddr_o(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(2),
    ahbl_m_data_haddr_o(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(1),ahbl_m_data_haddr_o(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HADDR(0),
    ahbl_m_data_hburst_o(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HBURST(2),
    ahbl_m_data_hburst_o(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HBURST(1),
    ahbl_m_data_hburst_o(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HBURST(0),
    ahbl_m_data_hprot_o(3)=>cpu0_inst_AHBL_M1_DATA_interconnect_HPROT(3),ahbl_m_data_hprot_o(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HPROT(2),
    ahbl_m_data_hprot_o(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HPROT(1),ahbl_m_data_hprot_o(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HPROT(0),
    ahbl_m_data_hrdata_i(31)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(31),
    ahbl_m_data_hrdata_i(30)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(30),
    ahbl_m_data_hrdata_i(29)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(29),
    ahbl_m_data_hrdata_i(28)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(28),
    ahbl_m_data_hrdata_i(27)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(27),
    ahbl_m_data_hrdata_i(26)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(26),
    ahbl_m_data_hrdata_i(25)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(25),
    ahbl_m_data_hrdata_i(24)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(24),
    ahbl_m_data_hrdata_i(23)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(23),
    ahbl_m_data_hrdata_i(22)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(22),
    ahbl_m_data_hrdata_i(21)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(21),
    ahbl_m_data_hrdata_i(20)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(20),
    ahbl_m_data_hrdata_i(19)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(19),
    ahbl_m_data_hrdata_i(18)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(18),
    ahbl_m_data_hrdata_i(17)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(17),
    ahbl_m_data_hrdata_i(16)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(16),
    ahbl_m_data_hrdata_i(15)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(15),
    ahbl_m_data_hrdata_i(14)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(14),
    ahbl_m_data_hrdata_i(13)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(13),
    ahbl_m_data_hrdata_i(12)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(12),
    ahbl_m_data_hrdata_i(11)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(11),
    ahbl_m_data_hrdata_i(10)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(10),
    ahbl_m_data_hrdata_i(9)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(9),
    ahbl_m_data_hrdata_i(8)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(8),
    ahbl_m_data_hrdata_i(7)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(7),
    ahbl_m_data_hrdata_i(6)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(6),
    ahbl_m_data_hrdata_i(5)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(5),
    ahbl_m_data_hrdata_i(4)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(4),
    ahbl_m_data_hrdata_i(3)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(3),
    ahbl_m_data_hrdata_i(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(2),
    ahbl_m_data_hrdata_i(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(1),
    ahbl_m_data_hrdata_i(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HRDATA(0),
    ahbl_m_data_hsize_o(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HSIZE(2),ahbl_m_data_hsize_o(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HSIZE(1),
    ahbl_m_data_hsize_o(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HSIZE(0),ahbl_m_data_htrans_o(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS(1),
    ahbl_m_data_htrans_o(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HTRANS(0),
    ahbl_m_data_hwdata_o(31)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(31),
    ahbl_m_data_hwdata_o(30)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(30),
    ahbl_m_data_hwdata_o(29)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(29),
    ahbl_m_data_hwdata_o(28)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(28),
    ahbl_m_data_hwdata_o(27)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(27),
    ahbl_m_data_hwdata_o(26)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(26),
    ahbl_m_data_hwdata_o(25)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(25),
    ahbl_m_data_hwdata_o(24)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(24),
    ahbl_m_data_hwdata_o(23)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(23),
    ahbl_m_data_hwdata_o(22)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(22),
    ahbl_m_data_hwdata_o(21)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(21),
    ahbl_m_data_hwdata_o(20)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(20),
    ahbl_m_data_hwdata_o(19)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(19),
    ahbl_m_data_hwdata_o(18)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(18),
    ahbl_m_data_hwdata_o(17)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(17),
    ahbl_m_data_hwdata_o(16)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(16),
    ahbl_m_data_hwdata_o(15)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(15),
    ahbl_m_data_hwdata_o(14)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(14),
    ahbl_m_data_hwdata_o(13)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(13),
    ahbl_m_data_hwdata_o(12)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(12),
    ahbl_m_data_hwdata_o(11)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(11),
    ahbl_m_data_hwdata_o(10)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(10),
    ahbl_m_data_hwdata_o(9)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(9),
    ahbl_m_data_hwdata_o(8)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(8),
    ahbl_m_data_hwdata_o(7)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(7),
    ahbl_m_data_hwdata_o(6)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(6),
    ahbl_m_data_hwdata_o(5)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(5),
    ahbl_m_data_hwdata_o(4)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(4),
    ahbl_m_data_hwdata_o(3)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(3),
    ahbl_m_data_hwdata_o(2)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(2),
    ahbl_m_data_hwdata_o(1)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(1),
    ahbl_m_data_hwdata_o(0)=>cpu0_inst_AHBL_M1_DATA_interconnect_HWDATA(0),
    ahbl_m_instr_haddr_o(31)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(31),
    ahbl_m_instr_haddr_o(30)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(30),
    ahbl_m_instr_haddr_o(29)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(29),
    ahbl_m_instr_haddr_o(28)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(28),
    ahbl_m_instr_haddr_o(27)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(27),
    ahbl_m_instr_haddr_o(26)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(26),
    ahbl_m_instr_haddr_o(25)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(25),
    ahbl_m_instr_haddr_o(24)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(24),
    ahbl_m_instr_haddr_o(23)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(23),
    ahbl_m_instr_haddr_o(22)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(22),
    ahbl_m_instr_haddr_o(21)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(21),
    ahbl_m_instr_haddr_o(20)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(20),
    ahbl_m_instr_haddr_o(19)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(19),
    ahbl_m_instr_haddr_o(18)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(18),
    ahbl_m_instr_haddr_o(17)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(17),
    ahbl_m_instr_haddr_o(16)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(16),
    ahbl_m_instr_haddr_o(15)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(15),
    ahbl_m_instr_haddr_o(14)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(14),
    ahbl_m_instr_haddr_o(13)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(13),
    ahbl_m_instr_haddr_o(12)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(12),
    ahbl_m_instr_haddr_o(11)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(11),
    ahbl_m_instr_haddr_o(10)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(10),
    ahbl_m_instr_haddr_o(9)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(9),
    ahbl_m_instr_haddr_o(8)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(8),
    ahbl_m_instr_haddr_o(7)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(7),
    ahbl_m_instr_haddr_o(6)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(6),
    ahbl_m_instr_haddr_o(5)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(5),
    ahbl_m_instr_haddr_o(4)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(4),
    ahbl_m_instr_haddr_o(3)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(3),
    ahbl_m_instr_haddr_o(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(2),
    ahbl_m_instr_haddr_o(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(1),
    ahbl_m_instr_haddr_o(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(0),
    ahbl_m_instr_hburst_o(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HBURST(2),
    ahbl_m_instr_hburst_o(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HBURST(1),
    ahbl_m_instr_hburst_o(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HBURST(0),
    ahbl_m_instr_hprot_o(3)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT(3),
    ahbl_m_instr_hprot_o(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT(2),
    ahbl_m_instr_hprot_o(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT(1),
    ahbl_m_instr_hprot_o(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT(0),
    ahbl_m_instr_hrdata_i(31)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(31),
    ahbl_m_instr_hrdata_i(30)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(30),
    ahbl_m_instr_hrdata_i(29)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(29),
    ahbl_m_instr_hrdata_i(28)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(28),
    ahbl_m_instr_hrdata_i(27)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(27),
    ahbl_m_instr_hrdata_i(26)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(26),
    ahbl_m_instr_hrdata_i(25)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(25),
    ahbl_m_instr_hrdata_i(24)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(24),
    ahbl_m_instr_hrdata_i(23)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(23),
    ahbl_m_instr_hrdata_i(22)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(22),
    ahbl_m_instr_hrdata_i(21)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(21),
    ahbl_m_instr_hrdata_i(20)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(20),
    ahbl_m_instr_hrdata_i(19)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(19),
    ahbl_m_instr_hrdata_i(18)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(18),
    ahbl_m_instr_hrdata_i(17)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(17),
    ahbl_m_instr_hrdata_i(16)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(16),
    ahbl_m_instr_hrdata_i(15)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(15),
    ahbl_m_instr_hrdata_i(14)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(14),
    ahbl_m_instr_hrdata_i(13)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(13),
    ahbl_m_instr_hrdata_i(12)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(12),
    ahbl_m_instr_hrdata_i(11)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(11),
    ahbl_m_instr_hrdata_i(10)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(10),
    ahbl_m_instr_hrdata_i(9)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(9),
    ahbl_m_instr_hrdata_i(8)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(8),
    ahbl_m_instr_hrdata_i(7)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(7),
    ahbl_m_instr_hrdata_i(6)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(6),
    ahbl_m_instr_hrdata_i(5)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(5),
    ahbl_m_instr_hrdata_i(4)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(4),
    ahbl_m_instr_hrdata_i(3)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(3),
    ahbl_m_instr_hrdata_i(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(2),
    ahbl_m_instr_hrdata_i(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(1),
    ahbl_m_instr_hrdata_i(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(0),
    ahbl_m_instr_hsize_o(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HSIZE(2),
    ahbl_m_instr_hsize_o(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HSIZE(1),
    ahbl_m_instr_hsize_o(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HSIZE(0),
    ahbl_m_instr_htrans_o(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HTRANS(1),
    ahbl_m_instr_htrans_o(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HTRANS(0),
    ahbl_m_instr_hwdata_o(31)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(31),
    ahbl_m_instr_hwdata_o(30)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(30),
    ahbl_m_instr_hwdata_o(29)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(29),
    ahbl_m_instr_hwdata_o(28)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(28),
    ahbl_m_instr_hwdata_o(27)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(27),
    ahbl_m_instr_hwdata_o(26)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(26),
    ahbl_m_instr_hwdata_o(25)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(25),
    ahbl_m_instr_hwdata_o(24)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(24),
    ahbl_m_instr_hwdata_o(23)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(23),
    ahbl_m_instr_hwdata_o(22)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(22),
    ahbl_m_instr_hwdata_o(21)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(21),
    ahbl_m_instr_hwdata_o(20)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(20),
    ahbl_m_instr_hwdata_o(19)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(19),
    ahbl_m_instr_hwdata_o(18)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(18),
    ahbl_m_instr_hwdata_o(17)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(17),
    ahbl_m_instr_hwdata_o(16)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(16),
    ahbl_m_instr_hwdata_o(15)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(15),
    ahbl_m_instr_hwdata_o(14)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(14),
    ahbl_m_instr_hwdata_o(13)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(13),
    ahbl_m_instr_hwdata_o(12)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(12),
    ahbl_m_instr_hwdata_o(11)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(11),
    ahbl_m_instr_hwdata_o(10)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(10),
    ahbl_m_instr_hwdata_o(9)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(9),
    ahbl_m_instr_hwdata_o(8)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(8),
    ahbl_m_instr_hwdata_o(7)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(7),
    ahbl_m_instr_hwdata_o(6)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(6),
    ahbl_m_instr_hwdata_o(5)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(5),
    ahbl_m_instr_hwdata_o(4)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(4),
    ahbl_m_instr_hwdata_o(3)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(3),
    ahbl_m_instr_hwdata_o(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(2),
    ahbl_m_instr_hwdata_o(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(1),
    ahbl_m_instr_hwdata_o(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(0),
    ahbl_m_data_hmastlock_o=>cpu0_inst_AHBL_M1_DATA_interconnect_HMASTLOCK,
    ahbl_m_data_hready_i=>cpu0_inst_AHBL_M1_DATA_interconnect_HREADYOUT,ahbl_m_data_hresp_i=>cpu0_inst_AHBL_M1_DATA_interconnect_HRESP,
    ahbl_m_data_hwrite_o=>cpu0_inst_AHBL_M1_DATA_interconnect_HWRITE,ahbl_m_instr_hmastlock_o=>cpu0_inst_AHBL_M0_INSTR_interconnect_HMASTLOCK,
    ahbl_m_instr_hready_i=>cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT,ahbl_m_instr_hresp_i=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRESP,
    ahbl_m_instr_hwrite_o=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWRITE,clk_i=>clk_i,
    irq0_i=>uart0_inst_INT_M0_interconnect_IRQ,irq1_i=>gpio0_inst_INTR_interconnect_IRQ,
    rst_n_i=>rstn_i,system_resetn_o=>cpu0_inst_system_resetn_o_net,timer_irq_o=>open);
    gpio0_inst: component gpio0 port map (apb_paddr_i(5)=>apb0_inst_APB_M01_interconnect_PADDR(5),
            apb_paddr_i(4)=>apb0_inst_APB_M01_interconnect_PADDR(4),apb_paddr_i(3)=>apb0_inst_APB_M01_interconnect_PADDR(3),
            apb_paddr_i(2)=>apb0_inst_APB_M01_interconnect_PADDR(2),apb_paddr_i(1)=>apb0_inst_APB_M01_interconnect_PADDR(1),
            apb_paddr_i(0)=>apb0_inst_APB_M01_interconnect_PADDR(0),apb_prdata_o(31)=>apb0_inst_APB_M01_interconnect_PRDATA(31),
            apb_prdata_o(30)=>apb0_inst_APB_M01_interconnect_PRDATA(30),apb_prdata_o(29)=>apb0_inst_APB_M01_interconnect_PRDATA(29),
            apb_prdata_o(28)=>apb0_inst_APB_M01_interconnect_PRDATA(28),apb_prdata_o(27)=>apb0_inst_APB_M01_interconnect_PRDATA(27),
            apb_prdata_o(26)=>apb0_inst_APB_M01_interconnect_PRDATA(26),apb_prdata_o(25)=>apb0_inst_APB_M01_interconnect_PRDATA(25),
            apb_prdata_o(24)=>apb0_inst_APB_M01_interconnect_PRDATA(24),apb_prdata_o(23)=>apb0_inst_APB_M01_interconnect_PRDATA(23),
            apb_prdata_o(22)=>apb0_inst_APB_M01_interconnect_PRDATA(22),apb_prdata_o(21)=>apb0_inst_APB_M01_interconnect_PRDATA(21),
            apb_prdata_o(20)=>apb0_inst_APB_M01_interconnect_PRDATA(20),apb_prdata_o(19)=>apb0_inst_APB_M01_interconnect_PRDATA(19),
            apb_prdata_o(18)=>apb0_inst_APB_M01_interconnect_PRDATA(18),apb_prdata_o(17)=>apb0_inst_APB_M01_interconnect_PRDATA(17),
            apb_prdata_o(16)=>apb0_inst_APB_M01_interconnect_PRDATA(16),apb_prdata_o(15)=>apb0_inst_APB_M01_interconnect_PRDATA(15),
            apb_prdata_o(14)=>apb0_inst_APB_M01_interconnect_PRDATA(14),apb_prdata_o(13)=>apb0_inst_APB_M01_interconnect_PRDATA(13),
            apb_prdata_o(12)=>apb0_inst_APB_M01_interconnect_PRDATA(12),apb_prdata_o(11)=>apb0_inst_APB_M01_interconnect_PRDATA(11),
            apb_prdata_o(10)=>apb0_inst_APB_M01_interconnect_PRDATA(10),apb_prdata_o(9)=>apb0_inst_APB_M01_interconnect_PRDATA(9),
            apb_prdata_o(8)=>apb0_inst_APB_M01_interconnect_PRDATA(8),apb_prdata_o(7)=>apb0_inst_APB_M01_interconnect_PRDATA(7),
            apb_prdata_o(6)=>apb0_inst_APB_M01_interconnect_PRDATA(6),apb_prdata_o(5)=>apb0_inst_APB_M01_interconnect_PRDATA(5),
            apb_prdata_o(4)=>apb0_inst_APB_M01_interconnect_PRDATA(4),apb_prdata_o(3)=>apb0_inst_APB_M01_interconnect_PRDATA(3),
            apb_prdata_o(2)=>apb0_inst_APB_M01_interconnect_PRDATA(2),apb_prdata_o(1)=>apb0_inst_APB_M01_interconnect_PRDATA(1),
            apb_prdata_o(0)=>apb0_inst_APB_M01_interconnect_PRDATA(0),apb_pwdata_i(31)=>apb0_inst_APB_M01_interconnect_PWDATA(31),
            apb_pwdata_i(30)=>apb0_inst_APB_M01_interconnect_PWDATA(30),apb_pwdata_i(29)=>apb0_inst_APB_M01_interconnect_PWDATA(29),
            apb_pwdata_i(28)=>apb0_inst_APB_M01_interconnect_PWDATA(28),apb_pwdata_i(27)=>apb0_inst_APB_M01_interconnect_PWDATA(27),
            apb_pwdata_i(26)=>apb0_inst_APB_M01_interconnect_PWDATA(26),apb_pwdata_i(25)=>apb0_inst_APB_M01_interconnect_PWDATA(25),
            apb_pwdata_i(24)=>apb0_inst_APB_M01_interconnect_PWDATA(24),apb_pwdata_i(23)=>apb0_inst_APB_M01_interconnect_PWDATA(23),
            apb_pwdata_i(22)=>apb0_inst_APB_M01_interconnect_PWDATA(22),apb_pwdata_i(21)=>apb0_inst_APB_M01_interconnect_PWDATA(21),
            apb_pwdata_i(20)=>apb0_inst_APB_M01_interconnect_PWDATA(20),apb_pwdata_i(19)=>apb0_inst_APB_M01_interconnect_PWDATA(19),
            apb_pwdata_i(18)=>apb0_inst_APB_M01_interconnect_PWDATA(18),apb_pwdata_i(17)=>apb0_inst_APB_M01_interconnect_PWDATA(17),
            apb_pwdata_i(16)=>apb0_inst_APB_M01_interconnect_PWDATA(16),apb_pwdata_i(15)=>apb0_inst_APB_M01_interconnect_PWDATA(15),
            apb_pwdata_i(14)=>apb0_inst_APB_M01_interconnect_PWDATA(14),apb_pwdata_i(13)=>apb0_inst_APB_M01_interconnect_PWDATA(13),
            apb_pwdata_i(12)=>apb0_inst_APB_M01_interconnect_PWDATA(12),apb_pwdata_i(11)=>apb0_inst_APB_M01_interconnect_PWDATA(11),
            apb_pwdata_i(10)=>apb0_inst_APB_M01_interconnect_PWDATA(10),apb_pwdata_i(9)=>apb0_inst_APB_M01_interconnect_PWDATA(9),
            apb_pwdata_i(8)=>apb0_inst_APB_M01_interconnect_PWDATA(8),apb_pwdata_i(7)=>apb0_inst_APB_M01_interconnect_PWDATA(7),
            apb_pwdata_i(6)=>apb0_inst_APB_M01_interconnect_PWDATA(6),apb_pwdata_i(5)=>apb0_inst_APB_M01_interconnect_PWDATA(5),
            apb_pwdata_i(4)=>apb0_inst_APB_M01_interconnect_PWDATA(4),apb_pwdata_i(3)=>apb0_inst_APB_M01_interconnect_PWDATA(3),
            apb_pwdata_i(2)=>apb0_inst_APB_M01_interconnect_PWDATA(2),apb_pwdata_i(1)=>apb0_inst_APB_M01_interconnect_PWDATA(1),
            apb_pwdata_i(0)=>apb0_inst_APB_M01_interconnect_PWDATA(0),gpio_io(7)=>gpio_io(7),
            gpio_io(6)=>gpio_io(6),gpio_io(5)=>gpio_io(5),gpio_io(4)=>gpio_io(4),
            gpio_io(3)=>gpio_io(3),gpio_io(2)=>gpio_io(2),gpio_io(1)=>gpio_io(1),
            gpio_io(0)=>gpio_io(0),apb_penable_i=>apb0_inst_APB_M01_interconnect_PENABLE,
            apb_pready_o=>apb0_inst_APB_M01_interconnect_PREADY,apb_psel_i=>apb0_inst_APB_M01_interconnect_PSELx,
            apb_pslverr_o=>apb0_inst_APB_M01_interconnect_PSLVERR,apb_pwrite_i=>apb0_inst_APB_M01_interconnect_PWRITE,
            clk_i=>clk_i,int_o=>gpio0_inst_INTR_interconnect_IRQ,resetn_i=>cpu0_inst_system_resetn_o_net);
    sysmem0_inst: component sysmem0 generic map (MEM_ID=>"sysmem0")
     port map (ahbl_s0_haddr_i(31)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(31),
    ahbl_s0_haddr_i(30)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(30),ahbl_s0_haddr_i(29)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(29),
    ahbl_s0_haddr_i(28)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(28),ahbl_s0_haddr_i(27)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(27),
    ahbl_s0_haddr_i(26)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(26),ahbl_s0_haddr_i(25)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(25),
    ahbl_s0_haddr_i(24)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(24),ahbl_s0_haddr_i(23)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(23),
    ahbl_s0_haddr_i(22)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(22),ahbl_s0_haddr_i(21)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(21),
    ahbl_s0_haddr_i(20)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(20),ahbl_s0_haddr_i(19)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(19),
    ahbl_s0_haddr_i(18)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(18),ahbl_s0_haddr_i(17)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(17),
    ahbl_s0_haddr_i(16)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(16),ahbl_s0_haddr_i(15)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(15),
    ahbl_s0_haddr_i(14)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(14),ahbl_s0_haddr_i(13)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(13),
    ahbl_s0_haddr_i(12)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(12),ahbl_s0_haddr_i(11)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(11),
    ahbl_s0_haddr_i(10)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(10),ahbl_s0_haddr_i(9)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(9),
    ahbl_s0_haddr_i(8)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(8),ahbl_s0_haddr_i(7)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(7),
    ahbl_s0_haddr_i(6)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(6),ahbl_s0_haddr_i(5)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(5),
    ahbl_s0_haddr_i(4)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(4),ahbl_s0_haddr_i(3)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(3),
    ahbl_s0_haddr_i(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(2),ahbl_s0_haddr_i(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(1),
    ahbl_s0_haddr_i(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HADDR(0),ahbl_s0_hburst_i(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HBURST(2),
    ahbl_s0_hburst_i(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HBURST(1),ahbl_s0_hburst_i(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HBURST(0),
    ahbl_s0_hprot_i(3)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT(3),ahbl_s0_hprot_i(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT(2),
    ahbl_s0_hprot_i(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT(1),ahbl_s0_hprot_i(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HPROT(0),
    ahbl_s0_hrdata_o(31)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(31),ahbl_s0_hrdata_o(30)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(30),
    ahbl_s0_hrdata_o(29)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(29),ahbl_s0_hrdata_o(28)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(28),
    ahbl_s0_hrdata_o(27)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(27),ahbl_s0_hrdata_o(26)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(26),
    ahbl_s0_hrdata_o(25)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(25),ahbl_s0_hrdata_o(24)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(24),
    ahbl_s0_hrdata_o(23)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(23),ahbl_s0_hrdata_o(22)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(22),
    ahbl_s0_hrdata_o(21)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(21),ahbl_s0_hrdata_o(20)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(20),
    ahbl_s0_hrdata_o(19)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(19),ahbl_s0_hrdata_o(18)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(18),
    ahbl_s0_hrdata_o(17)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(17),ahbl_s0_hrdata_o(16)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(16),
    ahbl_s0_hrdata_o(15)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(15),ahbl_s0_hrdata_o(14)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(14),
    ahbl_s0_hrdata_o(13)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(13),ahbl_s0_hrdata_o(12)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(12),
    ahbl_s0_hrdata_o(11)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(11),ahbl_s0_hrdata_o(10)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(10),
    ahbl_s0_hrdata_o(9)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(9),ahbl_s0_hrdata_o(8)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(8),
    ahbl_s0_hrdata_o(7)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(7),ahbl_s0_hrdata_o(6)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(6),
    ahbl_s0_hrdata_o(5)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(5),ahbl_s0_hrdata_o(4)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(4),
    ahbl_s0_hrdata_o(3)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(3),ahbl_s0_hrdata_o(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(2),
    ahbl_s0_hrdata_o(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(1),ahbl_s0_hrdata_o(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRDATA(0),
    ahbl_s0_hsize_i(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HSIZE(2),ahbl_s0_hsize_i(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HSIZE(1),
    ahbl_s0_hsize_i(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HSIZE(0),ahbl_s0_htrans_i(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HTRANS(1),
    ahbl_s0_htrans_i(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HTRANS(0),ahbl_s0_hwdata_i(31)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(31),
    ahbl_s0_hwdata_i(30)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(30),ahbl_s0_hwdata_i(29)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(29),
    ahbl_s0_hwdata_i(28)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(28),ahbl_s0_hwdata_i(27)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(27),
    ahbl_s0_hwdata_i(26)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(26),ahbl_s0_hwdata_i(25)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(25),
    ahbl_s0_hwdata_i(24)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(24),ahbl_s0_hwdata_i(23)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(23),
    ahbl_s0_hwdata_i(22)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(22),ahbl_s0_hwdata_i(21)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(21),
    ahbl_s0_hwdata_i(20)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(20),ahbl_s0_hwdata_i(19)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(19),
    ahbl_s0_hwdata_i(18)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(18),ahbl_s0_hwdata_i(17)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(17),
    ahbl_s0_hwdata_i(16)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(16),ahbl_s0_hwdata_i(15)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(15),
    ahbl_s0_hwdata_i(14)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(14),ahbl_s0_hwdata_i(13)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(13),
    ahbl_s0_hwdata_i(12)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(12),ahbl_s0_hwdata_i(11)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(11),
    ahbl_s0_hwdata_i(10)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(10),ahbl_s0_hwdata_i(9)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(9),
    ahbl_s0_hwdata_i(8)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(8),ahbl_s0_hwdata_i(7)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(7),
    ahbl_s0_hwdata_i(6)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(6),ahbl_s0_hwdata_i(5)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(5),
    ahbl_s0_hwdata_i(4)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(4),ahbl_s0_hwdata_i(3)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(3),
    ahbl_s0_hwdata_i(2)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(2),ahbl_s0_hwdata_i(1)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(1),
    ahbl_s0_hwdata_i(0)=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWDATA(0),ahbl_s1_haddr_i(31)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(31),
    ahbl_s1_haddr_i(30)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(30),ahbl_s1_haddr_i(29)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(29),
    ahbl_s1_haddr_i(28)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(28),ahbl_s1_haddr_i(27)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(27),
    ahbl_s1_haddr_i(26)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(26),ahbl_s1_haddr_i(25)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(25),
    ahbl_s1_haddr_i(24)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(24),ahbl_s1_haddr_i(23)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(23),
    ahbl_s1_haddr_i(22)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(22),ahbl_s1_haddr_i(21)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(21),
    ahbl_s1_haddr_i(20)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(20),ahbl_s1_haddr_i(19)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(19),
    ahbl_s1_haddr_i(18)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(18),ahbl_s1_haddr_i(17)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(17),
    ahbl_s1_haddr_i(16)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(16),ahbl_s1_haddr_i(15)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(15),
    ahbl_s1_haddr_i(14)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(14),ahbl_s1_haddr_i(13)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(13),
    ahbl_s1_haddr_i(12)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(12),ahbl_s1_haddr_i(11)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(11),
    ahbl_s1_haddr_i(10)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(10),ahbl_s1_haddr_i(9)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(9),
    ahbl_s1_haddr_i(8)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(8),ahbl_s1_haddr_i(7)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(7),
    ahbl_s1_haddr_i(6)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(6),ahbl_s1_haddr_i(5)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(5),
    ahbl_s1_haddr_i(4)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(4),ahbl_s1_haddr_i(3)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(3),
    ahbl_s1_haddr_i(2)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(2),ahbl_s1_haddr_i(1)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(1),
    ahbl_s1_haddr_i(0)=>ahbl0_inst_AHBL_M00_interconnect_HADDR(0),ahbl_s1_hburst_i(2)=>ahbl0_inst_AHBL_M00_interconnect_HBURST(2),
    ahbl_s1_hburst_i(1)=>ahbl0_inst_AHBL_M00_interconnect_HBURST(1),ahbl_s1_hburst_i(0)=>ahbl0_inst_AHBL_M00_interconnect_HBURST(0),
    ahbl_s1_hprot_i(3)=>ahbl0_inst_AHBL_M00_interconnect_HPROT(3),ahbl_s1_hprot_i(2)=>ahbl0_inst_AHBL_M00_interconnect_HPROT(2),
    ahbl_s1_hprot_i(1)=>ahbl0_inst_AHBL_M00_interconnect_HPROT(1),ahbl_s1_hprot_i(0)=>ahbl0_inst_AHBL_M00_interconnect_HPROT(0),
    ahbl_s1_hrdata_o(31)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(31),ahbl_s1_hrdata_o(30)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(30),
    ahbl_s1_hrdata_o(29)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(29),ahbl_s1_hrdata_o(28)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(28),
    ahbl_s1_hrdata_o(27)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(27),ahbl_s1_hrdata_o(26)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(26),
    ahbl_s1_hrdata_o(25)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(25),ahbl_s1_hrdata_o(24)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(24),
    ahbl_s1_hrdata_o(23)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(23),ahbl_s1_hrdata_o(22)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(22),
    ahbl_s1_hrdata_o(21)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(21),ahbl_s1_hrdata_o(20)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(20),
    ahbl_s1_hrdata_o(19)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(19),ahbl_s1_hrdata_o(18)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(18),
    ahbl_s1_hrdata_o(17)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(17),ahbl_s1_hrdata_o(16)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(16),
    ahbl_s1_hrdata_o(15)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(15),ahbl_s1_hrdata_o(14)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(14),
    ahbl_s1_hrdata_o(13)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(13),ahbl_s1_hrdata_o(12)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(12),
    ahbl_s1_hrdata_o(11)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(11),ahbl_s1_hrdata_o(10)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(10),
    ahbl_s1_hrdata_o(9)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(9),ahbl_s1_hrdata_o(8)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(8),
    ahbl_s1_hrdata_o(7)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(7),ahbl_s1_hrdata_o(6)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(6),
    ahbl_s1_hrdata_o(5)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(5),ahbl_s1_hrdata_o(4)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(4),
    ahbl_s1_hrdata_o(3)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(3),ahbl_s1_hrdata_o(2)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(2),
    ahbl_s1_hrdata_o(1)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(1),ahbl_s1_hrdata_o(0)=>ahbl0_inst_AHBL_M00_interconnect_HRDATA(0),
    ahbl_s1_hsize_i(2)=>ahbl0_inst_AHBL_M00_interconnect_HSIZE(2),ahbl_s1_hsize_i(1)=>ahbl0_inst_AHBL_M00_interconnect_HSIZE(1),
    ahbl_s1_hsize_i(0)=>ahbl0_inst_AHBL_M00_interconnect_HSIZE(0),ahbl_s1_htrans_i(1)=>ahbl0_inst_AHBL_M00_interconnect_HTRANS(1),
    ahbl_s1_htrans_i(0)=>ahbl0_inst_AHBL_M00_interconnect_HTRANS(0),ahbl_s1_hwdata_i(31)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(31),
    ahbl_s1_hwdata_i(30)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(30),ahbl_s1_hwdata_i(29)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(29),
    ahbl_s1_hwdata_i(28)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(28),ahbl_s1_hwdata_i(27)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(27),
    ahbl_s1_hwdata_i(26)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(26),ahbl_s1_hwdata_i(25)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(25),
    ahbl_s1_hwdata_i(24)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(24),ahbl_s1_hwdata_i(23)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(23),
    ahbl_s1_hwdata_i(22)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(22),ahbl_s1_hwdata_i(21)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(21),
    ahbl_s1_hwdata_i(20)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(20),ahbl_s1_hwdata_i(19)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(19),
    ahbl_s1_hwdata_i(18)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(18),ahbl_s1_hwdata_i(17)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(17),
    ahbl_s1_hwdata_i(16)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(16),ahbl_s1_hwdata_i(15)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(15),
    ahbl_s1_hwdata_i(14)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(14),ahbl_s1_hwdata_i(13)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(13),
    ahbl_s1_hwdata_i(12)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(12),ahbl_s1_hwdata_i(11)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(11),
    ahbl_s1_hwdata_i(10)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(10),ahbl_s1_hwdata_i(9)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(9),
    ahbl_s1_hwdata_i(8)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(8),ahbl_s1_hwdata_i(7)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(7),
    ahbl_s1_hwdata_i(6)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(6),ahbl_s1_hwdata_i(5)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(5),
    ahbl_s1_hwdata_i(4)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(4),ahbl_s1_hwdata_i(3)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(3),
    ahbl_s1_hwdata_i(2)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(2),ahbl_s1_hwdata_i(1)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(1),
    ahbl_s1_hwdata_i(0)=>ahbl0_inst_AHBL_M00_interconnect_HWDATA(0),ahbl_hclk_i=>clk_i,
    ahbl_hresetn_i=>cpu0_inst_system_resetn_o_net,ahbl_s0_hmastlock_i=>cpu0_inst_AHBL_M0_INSTR_interconnect_HMASTLOCK,
    ahbl_s0_hready_i=>cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT,ahbl_s0_hreadyout_o=>cpu0_inst_AHBL_M0_INSTR_interconnect_HREADYOUT,
    ahbl_s0_hresp_o=>cpu0_inst_AHBL_M0_INSTR_interconnect_HRESP,ahbl_s0_hsel_i=>ONE,
    ahbl_s0_hwrite_i=>cpu0_inst_AHBL_M0_INSTR_interconnect_HWRITE,ahbl_s1_hmastlock_i=>ahbl0_inst_AHBL_M00_interconnect_HMASTLOCK,
    ahbl_s1_hready_i=>ahbl0_inst_AHBL_M00_interconnect_HREADY,ahbl_s1_hreadyout_o=>ahbl0_inst_AHBL_M00_interconnect_HREADYOUT,
    ahbl_s1_hresp_o=>ahbl0_inst_AHBL_M00_interconnect_HRESP,ahbl_s1_hsel_i=>ahbl0_inst_AHBL_M00_interconnect_HSELx,
    ahbl_s1_hwrite_i=>ahbl0_inst_AHBL_M00_interconnect_HWRITE);
    uart0_inst: component uart0 port map (apb_paddr_i(5)=>apb0_inst_APB_M00_interconnect_PADDR(5),
            apb_paddr_i(4)=>apb0_inst_APB_M00_interconnect_PADDR(4),apb_paddr_i(3)=>apb0_inst_APB_M00_interconnect_PADDR(3),
            apb_paddr_i(2)=>apb0_inst_APB_M00_interconnect_PADDR(2),apb_paddr_i(1)=>apb0_inst_APB_M00_interconnect_PADDR(1),
            apb_paddr_i(0)=>apb0_inst_APB_M00_interconnect_PADDR(0),apb_prdata_o(31)=>apb0_inst_APB_M00_interconnect_PRDATA(31),
            apb_prdata_o(30)=>apb0_inst_APB_M00_interconnect_PRDATA(30),apb_prdata_o(29)=>apb0_inst_APB_M00_interconnect_PRDATA(29),
            apb_prdata_o(28)=>apb0_inst_APB_M00_interconnect_PRDATA(28),apb_prdata_o(27)=>apb0_inst_APB_M00_interconnect_PRDATA(27),
            apb_prdata_o(26)=>apb0_inst_APB_M00_interconnect_PRDATA(26),apb_prdata_o(25)=>apb0_inst_APB_M00_interconnect_PRDATA(25),
            apb_prdata_o(24)=>apb0_inst_APB_M00_interconnect_PRDATA(24),apb_prdata_o(23)=>apb0_inst_APB_M00_interconnect_PRDATA(23),
            apb_prdata_o(22)=>apb0_inst_APB_M00_interconnect_PRDATA(22),apb_prdata_o(21)=>apb0_inst_APB_M00_interconnect_PRDATA(21),
            apb_prdata_o(20)=>apb0_inst_APB_M00_interconnect_PRDATA(20),apb_prdata_o(19)=>apb0_inst_APB_M00_interconnect_PRDATA(19),
            apb_prdata_o(18)=>apb0_inst_APB_M00_interconnect_PRDATA(18),apb_prdata_o(17)=>apb0_inst_APB_M00_interconnect_PRDATA(17),
            apb_prdata_o(16)=>apb0_inst_APB_M00_interconnect_PRDATA(16),apb_prdata_o(15)=>apb0_inst_APB_M00_interconnect_PRDATA(15),
            apb_prdata_o(14)=>apb0_inst_APB_M00_interconnect_PRDATA(14),apb_prdata_o(13)=>apb0_inst_APB_M00_interconnect_PRDATA(13),
            apb_prdata_o(12)=>apb0_inst_APB_M00_interconnect_PRDATA(12),apb_prdata_o(11)=>apb0_inst_APB_M00_interconnect_PRDATA(11),
            apb_prdata_o(10)=>apb0_inst_APB_M00_interconnect_PRDATA(10),apb_prdata_o(9)=>apb0_inst_APB_M00_interconnect_PRDATA(9),
            apb_prdata_o(8)=>apb0_inst_APB_M00_interconnect_PRDATA(8),apb_prdata_o(7)=>apb0_inst_APB_M00_interconnect_PRDATA(7),
            apb_prdata_o(6)=>apb0_inst_APB_M00_interconnect_PRDATA(6),apb_prdata_o(5)=>apb0_inst_APB_M00_interconnect_PRDATA(5),
            apb_prdata_o(4)=>apb0_inst_APB_M00_interconnect_PRDATA(4),apb_prdata_o(3)=>apb0_inst_APB_M00_interconnect_PRDATA(3),
            apb_prdata_o(2)=>apb0_inst_APB_M00_interconnect_PRDATA(2),apb_prdata_o(1)=>apb0_inst_APB_M00_interconnect_PRDATA(1),
            apb_prdata_o(0)=>apb0_inst_APB_M00_interconnect_PRDATA(0),apb_pwdata_i(31)=>apb0_inst_APB_M00_interconnect_PWDATA(31),
            apb_pwdata_i(30)=>apb0_inst_APB_M00_interconnect_PWDATA(30),apb_pwdata_i(29)=>apb0_inst_APB_M00_interconnect_PWDATA(29),
            apb_pwdata_i(28)=>apb0_inst_APB_M00_interconnect_PWDATA(28),apb_pwdata_i(27)=>apb0_inst_APB_M00_interconnect_PWDATA(27),
            apb_pwdata_i(26)=>apb0_inst_APB_M00_interconnect_PWDATA(26),apb_pwdata_i(25)=>apb0_inst_APB_M00_interconnect_PWDATA(25),
            apb_pwdata_i(24)=>apb0_inst_APB_M00_interconnect_PWDATA(24),apb_pwdata_i(23)=>apb0_inst_APB_M00_interconnect_PWDATA(23),
            apb_pwdata_i(22)=>apb0_inst_APB_M00_interconnect_PWDATA(22),apb_pwdata_i(21)=>apb0_inst_APB_M00_interconnect_PWDATA(21),
            apb_pwdata_i(20)=>apb0_inst_APB_M00_interconnect_PWDATA(20),apb_pwdata_i(19)=>apb0_inst_APB_M00_interconnect_PWDATA(19),
            apb_pwdata_i(18)=>apb0_inst_APB_M00_interconnect_PWDATA(18),apb_pwdata_i(17)=>apb0_inst_APB_M00_interconnect_PWDATA(17),
            apb_pwdata_i(16)=>apb0_inst_APB_M00_interconnect_PWDATA(16),apb_pwdata_i(15)=>apb0_inst_APB_M00_interconnect_PWDATA(15),
            apb_pwdata_i(14)=>apb0_inst_APB_M00_interconnect_PWDATA(14),apb_pwdata_i(13)=>apb0_inst_APB_M00_interconnect_PWDATA(13),
            apb_pwdata_i(12)=>apb0_inst_APB_M00_interconnect_PWDATA(12),apb_pwdata_i(11)=>apb0_inst_APB_M00_interconnect_PWDATA(11),
            apb_pwdata_i(10)=>apb0_inst_APB_M00_interconnect_PWDATA(10),apb_pwdata_i(9)=>apb0_inst_APB_M00_interconnect_PWDATA(9),
            apb_pwdata_i(8)=>apb0_inst_APB_M00_interconnect_PWDATA(8),apb_pwdata_i(7)=>apb0_inst_APB_M00_interconnect_PWDATA(7),
            apb_pwdata_i(6)=>apb0_inst_APB_M00_interconnect_PWDATA(6),apb_pwdata_i(5)=>apb0_inst_APB_M00_interconnect_PWDATA(5),
            apb_pwdata_i(4)=>apb0_inst_APB_M00_interconnect_PWDATA(4),apb_pwdata_i(3)=>apb0_inst_APB_M00_interconnect_PWDATA(3),
            apb_pwdata_i(2)=>apb0_inst_APB_M00_interconnect_PWDATA(2),apb_pwdata_i(1)=>apb0_inst_APB_M00_interconnect_PWDATA(1),
            apb_pwdata_i(0)=>apb0_inst_APB_M00_interconnect_PWDATA(0),apb_penable_i=>apb0_inst_APB_M00_interconnect_PENABLE,
            apb_pready_o=>apb0_inst_APB_M00_interconnect_PREADY,apb_psel_i=>apb0_inst_APB_M00_interconnect_PSELx,
            apb_pslverr_o=>apb0_inst_APB_M00_interconnect_PSLVERR,apb_pwrite_i=>apb0_inst_APB_M00_interconnect_PWRITE,
            clk_i=>clk_i,int_o=>uart0_inst_INT_M0_interconnect_IRQ,rst_n_i=>cpu0_inst_system_resetn_o_net,
            rxd_i=>rxd_i,txd_o=>txd_o);
    
end architecture bhasa_zero;

