{
  "Top": "computeS4",
  "RtlTop": "computeS4",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "25689612",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "computeS4",
    "Version": "1.0",
    "DisplayName": "Computes4",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/Compute.cpp"],
    "Vhdl": [
      "impl\/vhdl\/computeS4_control_s_axi.vhd",
      "impl\/vhdl\/computeS4_hostmem_m_axi.vhd",
      "impl\/vhdl\/computeS4_mux_646g8j.vhd",
      "impl\/vhdl\/computeS4_mux_646g8j_x.vhd",
      "impl\/vhdl\/Conv1DBuffer_new.vhd",
      "impl\/vhdl\/Conv1DBuffer_new_1.vhd",
      "impl\/vhdl\/Conv1DBuffer_new_bkb.vhd",
      "impl\/vhdl\/Conv1DBuffer_new_hbi.vhd",
      "impl\/vhdl\/Conv1DMac_new.vhd",
      "impl\/vhdl\/Conv1DMac_new_1.vhd",
      "impl\/vhdl\/Conv1DMac_new_1_wibs.vhd",
      "impl\/vhdl\/Conv1DMac_new_1_wjbC.vhd",
      "impl\/vhdl\/Conv1DMac_new_1_wkbM.vhd",
      "impl\/vhdl\/Conv1DMac_new_1_wlbW.vhd",
      "impl\/vhdl\/Conv1DMac_new_weicud.vhd",
      "impl\/vhdl\/Conv1DMac_new_weidEe.vhd",
      "impl\/vhdl\/Conv1DMac_new_weieOg.vhd",
      "impl\/vhdl\/Conv1DMac_new_weifYi.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d11_A.vhd",
      "impl\/vhdl\/fifo_w64_d2_A.vhd",
      "impl\/vhdl\/Relu1D.vhd",
      "impl\/vhdl\/Relu1D77.vhd",
      "impl\/vhdl\/ResizeStream.vhd",
      "impl\/vhdl\/ResizeStream_14.vhd",
      "impl\/vhdl\/start_for_Conv1DBmb6.vhd",
      "impl\/vhdl\/start_for_Conv1DBrcU.vhd",
      "impl\/vhdl\/start_for_Conv1DMocq.vhd",
      "impl\/vhdl\/start_for_Conv1DMsc4.vhd",
      "impl\/vhdl\/start_for_Relu1D7pcA.vhd",
      "impl\/vhdl\/start_for_Relu1D_U0.vhd",
      "impl\/vhdl\/start_for_ResizeSudo.vhd",
      "impl\/vhdl\/start_for_Stream2ncg.vhd",
      "impl\/vhdl\/start_for_StreamiqcK.vhd",
      "impl\/vhdl\/start_for_Streamitde.vhd",
      "impl\/vhdl\/Stream2Mem.vhd",
      "impl\/vhdl\/StreamingDataWidthCo.vhd",
      "impl\/vhdl\/StreamingDataWidthCo_1.vhd",
      "impl\/vhdl\/computeS4.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/computeS4_control_s_axi.v",
      "impl\/verilog\/computeS4_hostmem_m_axi.v",
      "impl\/verilog\/computeS4_mux_646g8j.v",
      "impl\/verilog\/computeS4_mux_646g8j_x.v",
      "impl\/verilog\/Conv1DBuffer_new.v",
      "impl\/verilog\/Conv1DBuffer_new_1.v",
      "impl\/verilog\/Conv1DBuffer_new_bkb.v",
      "impl\/verilog\/Conv1DBuffer_new_hbi.v",
      "impl\/verilog\/Conv1DMac_new.v",
      "impl\/verilog\/Conv1DMac_new_1.v",
      "impl\/verilog\/Conv1DMac_new_1_wibs.v",
      "impl\/verilog\/Conv1DMac_new_1_wibs_rom.dat",
      "impl\/verilog\/Conv1DMac_new_1_wjbC.v",
      "impl\/verilog\/Conv1DMac_new_1_wjbC_rom.dat",
      "impl\/verilog\/Conv1DMac_new_1_wkbM.v",
      "impl\/verilog\/Conv1DMac_new_1_wkbM_rom.dat",
      "impl\/verilog\/Conv1DMac_new_1_wlbW.v",
      "impl\/verilog\/Conv1DMac_new_1_wlbW_rom.dat",
      "impl\/verilog\/Conv1DMac_new_weicud.v",
      "impl\/verilog\/Conv1DMac_new_weicud_rom.dat",
      "impl\/verilog\/Conv1DMac_new_weidEe.v",
      "impl\/verilog\/Conv1DMac_new_weidEe_rom.dat",
      "impl\/verilog\/Conv1DMac_new_weieOg.v",
      "impl\/verilog\/Conv1DMac_new_weieOg_rom.dat",
      "impl\/verilog\/Conv1DMac_new_weifYi.v",
      "impl\/verilog\/Conv1DMac_new_weifYi_rom.dat",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d11_A.v",
      "impl\/verilog\/fifo_w64_d2_A.v",
      "impl\/verilog\/Relu1D.v",
      "impl\/verilog\/Relu1D77.v",
      "impl\/verilog\/ResizeStream.v",
      "impl\/verilog\/ResizeStream_14.v",
      "impl\/verilog\/start_for_Conv1DBmb6.v",
      "impl\/verilog\/start_for_Conv1DBrcU.v",
      "impl\/verilog\/start_for_Conv1DMocq.v",
      "impl\/verilog\/start_for_Conv1DMsc4.v",
      "impl\/verilog\/start_for_Relu1D7pcA.v",
      "impl\/verilog\/start_for_Relu1D_U0.v",
      "impl\/verilog\/start_for_ResizeSudo.v",
      "impl\/verilog\/start_for_Stream2ncg.v",
      "impl\/verilog\/start_for_StreamiqcK.v",
      "impl\/verilog\/start_for_Streamitde.v",
      "impl\/verilog\/Stream2Mem.v",
      "impl\/verilog\/StreamingDataWidthCo.v",
      "impl\/verilog\/StreamingDataWidthCo_1.v",
      "impl\/verilog\/computeS4.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/computeS4_v1_0\/data\/computeS4.mdd",
      "impl\/misc\/drivers\/computeS4_v1_0\/data\/computeS4.tcl",
      "impl\/misc\/drivers\/computeS4_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/computeS4_v1_0\/src\/xcomputes4.c",
      "impl\/misc\/drivers\/computeS4_v1_0\/src\/xcomputes4.h",
      "impl\/misc\/drivers\/computeS4_v1_0\/src\/xcomputes4_hw.h",
      "impl\/misc\/drivers\/computeS4_v1_0\/src\/xcomputes4_linux.c",
      "impl\/misc\/drivers\/computeS4_v1_0\/src\/xcomputes4_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control m_axi_hostmem input1_V_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_done ap_start ap_ready ap_idle",
      "ctype": {
        "done": {"Type": "bool"},
        "start": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input1_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input1_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "m_axi_hostmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_hostmem",
      "data_width": "64",
      "param_prefix": "C_M_AXI_HOSTMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_control",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "64",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "64",
        "WID": "1",
        "WSTRB": "8",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "5",
      "registers": [{
          "offset": "0x10",
          "name": "outPtr_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of outPtr_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "outPtr_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of outPtr_V"
            }]
        }],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_hostmem_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_hostmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_hostmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_hostmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "input1_V_V_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "input1_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input1_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "outPtr_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control",
      "aximmInterfaceRef": "m_axi_hostmem",
      "dataWidth": "32"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "hostmem": {
      "interfaceRef": "m_axi_hostmem",
      "dir": "inout"
    },
    "input1_V_V": {
      "interfaceRef": "input1_V_V",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "computeS4",
      "Instances": [
        {
          "ModuleName": "Conv1DMac_new",
          "InstanceName": "Conv1DMac_new_U0"
        },
        {
          "ModuleName": "Conv1DMac_new_1",
          "InstanceName": "Conv1DMac_new_1_U0"
        },
        {
          "ModuleName": "Conv1DBuffer_new",
          "InstanceName": "Conv1DBuffer_new_U0"
        },
        {
          "ModuleName": "Conv1DBuffer_new_1",
          "InstanceName": "Conv1DBuffer_new_1_U0"
        },
        {
          "ModuleName": "StreamingDataWidthCo",
          "InstanceName": "StreamingDataWidthCo_U0"
        },
        {
          "ModuleName": "StreamingDataWidthCo_1",
          "InstanceName": "StreamingDataWidthCo_1_U0"
        },
        {
          "ModuleName": "Stream2Mem",
          "InstanceName": "Stream2Mem_U0"
        },
        {
          "ModuleName": "Relu1D77",
          "InstanceName": "Relu1D77_U0"
        },
        {
          "ModuleName": "Relu1D",
          "InstanceName": "Relu1D_U0"
        },
        {
          "ModuleName": "ResizeStream_14",
          "InstanceName": "ResizeStream_14_U0"
        },
        {
          "ModuleName": "ResizeStream",
          "InstanceName": "ResizeStream_U0"
        }
      ]
    },
    "Metrics": {
      "ResizeStream_14": {
        "Latency": {
          "LatencyBest": "524289",
          "LatencyAvg": "524289",
          "LatencyWorst": "524289",
          "PipelineII": "524289",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "524288",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "175",
          "LUT": "159",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Conv1DBuffer_new": {
        "Latency": {
          "LatencyBest": "16777732",
          "LatencyAvg": "16777732",
          "LatencyWorst": "16777732",
          "PipelineII": "16777732",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.312"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "16777216",
            "Latency": "16777216",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "FF": "112",
          "LUT": "494",
          "DSP48E": "0"
        }
      },
      "Conv1DMac_new": {
        "Latency": {
          "LatencyBest": "16777221",
          "LatencyAvg": "16777221",
          "LatencyWorst": "16777221",
          "PipelineII": "16777221",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.198"
        },
        "Loops": [{
            "Name": "loop_ofmChannels_loop_neuronFold_loop_synapseFold",
            "TripCount": "16777216",
            "Latency": "16777219",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "54",
          "DSP48E": "0",
          "FF": "387",
          "LUT": "1956"
        }
      },
      "Relu1D77": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.518"
        },
        "Loops": [{
            "Name": "loop_dim",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "LUT": "163",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "StreamingDataWidthCo": {
        "Latency": {
          "LatencyBest": "131074",
          "LatencyAvg": "131074",
          "LatencyWorst": "131074",
          "PipelineII": "131074",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.106"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "131072",
            "Latency": "131072",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "83",
          "LUT": "278",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Conv1DBuffer_new_1": {
        "Latency": {
          "LatencyBest": "8388868",
          "LatencyAvg": "8388868",
          "LatencyWorst": "8388868",
          "PipelineII": "8388868",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.254"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "8388608",
            "Latency": "8388608",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "1",
          "FF": "106",
          "LUT": "483",
          "DSP48E": "0"
        }
      },
      "Conv1DMac_new_1": {
        "Latency": {
          "LatencyBest": "8388613",
          "LatencyAvg": "8388613",
          "LatencyWorst": "8388613",
          "PipelineII": "8388613",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.198"
        },
        "Loops": [{
            "Name": "loop_ofmChannels_loop_neuronFold_loop_synapseFold",
            "TripCount": "8388608",
            "Latency": "8388611",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "BRAM_18K": "25",
          "DSP48E": "0",
          "FF": "381",
          "LUT": "1943"
        }
      },
      "Relu1D": {
        "Latency": {
          "LatencyBest": "32770",
          "LatencyAvg": "32770",
          "LatencyWorst": "32770",
          "PipelineII": "32770",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.518"
        },
        "Loops": [{
            "Name": "loop_dim",
            "TripCount": "32768",
            "Latency": "32768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "24",
          "LUT": "163",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "StreamingDataWidthCo_1": {
        "Latency": {
          "LatencyBest": "131074",
          "LatencyAvg": "131074",
          "LatencyWorst": "131074",
          "PipelineII": "131074",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.106"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "131072",
            "Latency": "131072",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "83",
          "LUT": "278",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ResizeStream": {
        "Latency": {
          "LatencyBest": "131073",
          "LatencyAvg": "131073",
          "LatencyWorst": "131073",
          "PipelineII": "131073",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.802"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "131072",
            "Latency": "131072",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "21",
          "LUT": "98",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Stream2Mem": {
        "Latency": {
          "LatencyBest": "2056",
          "LatencyAvg": "2056",
          "LatencyWorst": "2056",
          "PipelineII": "2056",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "121",
          "LUT": "189",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "computeS4": {
        "Latency": {
          "LatencyBest": "25689612",
          "LatencyAvg": "25689612",
          "LatencyWorst": "25689612",
          "PipelineII": "16777733",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Area": {
          "BRAM_18K": "85",
          "DSP48E": "0",
          "FF": "2207",
          "LUT": "7477"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-04-28 19:33:54 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
