<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUTargetMachine.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUTargetMachine.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUTargetMachine_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUTargetMachine.cpp - TargetMachine for hw codegen targets-----===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// The AMDGPU target machine contains all of the hardware specific</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// information  needed to emit code for R600 and SI GPUs.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUAliasAnalysis_8h.html">AMDGPUAliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMacroFusion_8h.html">AMDGPUMacroFusion.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetObjectFile_8h.html">AMDGPUTargetObjectFile.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetTransformInfo_8h.html">AMDGPUTargetTransformInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GCNIterativeScheduler_8h.html">GCNIterativeScheduler.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GCNSchedStrategy_8h.html">GCNSchedStrategy.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600MachineScheduler_8h.html">R600MachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineScheduler_8h.html">SIMachineScheduler.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetInfo_8h.html">TargetInfo/AMDGPUTargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IRTranslator_8h.html">llvm/CodeGen/GlobalISel/IRTranslator.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelect_8h.html">llvm/CodeGen/GlobalISel/InstructionSelect.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Legalizer_8h.html">llvm/CodeGen/GlobalISel/Legalizer.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegBankSelect_8h.html">llvm/CodeGen/GlobalISel/RegBankSelect.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIParser_8h.html">llvm/CodeGen/MIRParser/MIParser.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Passes_8h.html">llvm/CodeGen/Passes.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegacyPassManager_8h.html">llvm/IR/LegacyPassManager.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLoweringObjectFile_8h.html">llvm/Target/TargetLoweringObjectFile.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Transforms_2IPO_8h.html">llvm/Transforms/IPO.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AlwaysInliner_8h.html">llvm/Transforms/IPO/AlwaysInliner.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Transforms_2IPO_2PassManagerBuilder_8h.html">llvm/Transforms/IPO/PassManagerBuilder.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Transforms_2Scalar_8h.html">llvm/Transforms/Scalar.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GVN_8h.html">llvm/Transforms/Scalar/GVN.h</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Transforms_2Utils_8h.html">llvm/Transforms/Utils.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Transforms_2Vectorize_8h.html">llvm/Transforms/Vectorize.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &lt;memory&gt;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a0df700196257e5722abe23f0713a9263">EnableR600StructurizeCFG</a>(</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="stringliteral">&quot;r600-ir-structurize&quot;</span>,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use StructurizeCFG IR pass&quot;</span>),</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#abb456342038d1acea94d6be0ef621886">EnableSROA</a>(</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="stringliteral">&quot;amdgpu-sroa&quot;</span>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Run SROA after promote alloca pass&quot;</span>),</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#a6011f21a3eaf820b7574a9e6b5e7da86">EnableEarlyIfConversion</a>(<span class="stringliteral">&quot;amdgpu-early-ifcvt&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                        <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Run early if-conversion&quot;</span>),</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                        <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#a8166b0ef76dafbad4b7a9a2dc58cc160">OptExecMaskPreRA</a>(<span class="stringliteral">&quot;amdgpu-opt-exec-mask-pre-ra&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;            <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Run pre-RA exec mask optimizations&quot;</span>),</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;            <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a237df94195db33456e030432418ac6e6">EnableR600IfConvert</a>(</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="stringliteral">&quot;r600-if-convert&quot;</span>,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use if conversion pass&quot;</span>),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">cl::ReallyHidden</a>,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// Option to disable vectorizer for tests.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a2c3d47dad6614defab314c584aa36823">EnableLoadStoreVectorizer</a>(</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="stringliteral">&quot;amdgpu-load-store-vectorizer&quot;</span>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable load store vectorizer&quot;</span>),</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">// Option to control global loads scalarization</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#acaf29c2320faf6847c0d61637dc45d0b">ScalarizeGlobal</a>(</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="stringliteral">&quot;amdgpu-scalarize-global-loads&quot;</span>,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable global load scalarization&quot;</span>),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// Option to run internalize pass.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae01201d585573ba9ea418bb49b2dcfe4">InternalizeSymbols</a>(</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="stringliteral">&quot;amdgpu-internalize-symbols&quot;</span>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable elimination of non-kernel functions and unused globals&quot;</span>),</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// Option to inline all early.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#aa14c958611999e4a00beec883c15a621">EarlyInlineAll</a>(</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="stringliteral">&quot;amdgpu-early-inline-all&quot;</span>,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Inline all functions early&quot;</span>),</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a19c09cd2eca1e1f2e1418cbb2a30d51c">EnableSDWAPeephole</a>(</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="stringliteral">&quot;amdgpu-sdwa-peephole&quot;</span>,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable SDWA peepholer&quot;</span>),</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#ac92747c9354bee7934aa065f669fbf2c">EnableDPPCombine</a>(</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="stringliteral">&quot;amdgpu-dpp-combine&quot;</span>,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable DPP combiner&quot;</span>),</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">// Enable address space based alias analysis</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a5a6d50c0a0e344aad25b7c1a99e3c88f">EnableAMDGPUAliasAnalysis</a>(<span class="stringliteral">&quot;enable-amdgpu-aa&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable AMDGPU Alias Analysis&quot;</span>),</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">// Option to run late CFG structurizer</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool, true&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a593c96886b956423f61fae95738c94ea">LateCFGStructurize</a>(</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="stringliteral">&quot;amdgpu-late-structurize&quot;</span>,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable late CFG structurization&quot;</span>),</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#aed47e4757f3240146f8ad40c2cdbf2d1">cl::location</a>(<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a4d6cab1d62ed3f9aba4ae7df8c0c3589">AMDGPUTargetMachine::EnableLateStructurizeCFG</a>),</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool, true&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a9c17e7b0247ad3c62774b5ff0992268a">EnableAMDGPUFunctionCallsOpt</a>(</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="stringliteral">&quot;amdgpu-function-calls&quot;</span>,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable AMDGPU function call support&quot;</span>),</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#aed47e4757f3240146f8ad40c2cdbf2d1">cl::location</a>(<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a565e1e39cf9c58f36657ea28fa69f23b">AMDGPUTargetMachine::EnableFunctionCalls</a>),</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// Enable lib calls simplifications</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a31842b00cd95e74b5404f7c040fb5ee8">EnableLibCallSimplify</a>(</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="stringliteral">&quot;amdgpu-simplify-libcall&quot;</span>,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable amdgpu library simplifications&quot;</span>),</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae8a8b8ec7dd74ff4fbe5e3468414a28d">EnableLowerKernelArguments</a>(</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="stringliteral">&quot;amdgpu-ir-lower-kernel-arguments&quot;</span>,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Lower kernel argument loads in IR pass&quot;</span>),</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#ab7e04cd29219916e140ec484361fec2e">EnableRegReassign</a>(</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="stringliteral">&quot;amdgpu-reassign-regs&quot;</span>,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable register reassign optimizations on gfx10+&quot;</span>),</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">// Enable atomic optimization</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae54f9bca41824731ecd1f4a8388d8df9">EnableAtomicOptimizations</a>(</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="stringliteral">&quot;amdgpu-atomic-optimizations&quot;</span>,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable atomic optimizations&quot;</span>),</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// Enable Mode register optimization</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#aadec5a5cf64fca7efa44c601e7d34f80">EnableSIModeRegisterPass</a>(</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="stringliteral">&quot;amdgpu-mode-register&quot;</span>,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable mode register pass&quot;</span>),</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// Option is used in lit tests to prevent deadcoding of patterns inspected.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#ad3856b061dda8df885a54fe793a1efe6">EnableDCEInRA</a>(<span class="stringliteral">&quot;amdgpu-dce-in-ra&quot;</span>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable machine DCE inside regalloc&quot;</span>));</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a95da0e166c3d42cb8ad35764950ac4d3">EnableScalarIRPasses</a>(</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="stringliteral">&quot;amdgpu-scalar-ir-passes&quot;</span>,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable scalar IR passes&quot;</span>),</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#ab1daa0f11648eb67d340b69f83f6e196">  186</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="AMDGPUTargetMachine_8cpp.html#ab1daa0f11648eb67d340b69f83f6e196">LLVMInitializeAMDGPUTarget</a>() {</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// Register the target</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="structRegisterTargetMachine.html">RegisterTargetMachine&lt;R600TargetMachine&gt;</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>(<a class="code" href="namespacellvm.html#a9574ec5c392043ed278f101419014d92">getTheAMDGPUTarget</a>());</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="structRegisterTargetMachine.html">RegisterTargetMachine&lt;GCNTargetMachine&gt;</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>(<a class="code" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>());</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1PassRegistry.html">PassRegistry</a> *PR = <a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="namespacellvm.html#a203e997e0ec1bb5fff93d11754645d40">initializeR600ClauseMergePassPass</a>(*PR);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="namespacellvm.html#a957bd83e72bd73fdb1307b5d04648fb6">initializeR600ControlFlowFinalizerPass</a>(*PR);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="namespacellvm.html#a4183d0fdbc559132799a7dbdfe354115">initializeR600PacketizerPass</a>(*PR);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="namespacellvm.html#a402490c5a2f11386d1223cabe98a7d8d">initializeR600ExpandSpecialInstrsPassPass</a>(*PR);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="namespacellvm.html#acff60f95d2002660a74e836e659fafed">initializeR600VectorRegMergerPass</a>(*PR);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="namespacellvm.html#aa096f48562c0dd3a59ef81dd9126239a">initializeGlobalISel</a>(*PR);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="namespacellvm.html#a1b7ec2a65f40b06bff6088a8f1480cb5">initializeAMDGPUDAGToDAGISelPass</a>(*PR);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="namespacellvm.html#ae3182d83f2ec0cb0bda799676b234745">initializeGCNDPPCombinePass</a>(*PR);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="namespacellvm.html#ac6e09a7e07135cf6d8ca859aa948804d">initializeSILowerI1CopiesPass</a>(*PR);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="namespacellvm.html#abc484a21ffbcb34d7da0fd9ee6df9e55">initializeSILowerSGPRSpillsPass</a>(*PR);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="namespacellvm.html#ac22f6515c9be5d6cf6e9e5b590df64ea">initializeSIFixSGPRCopiesPass</a>(*PR);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="namespacellvm.html#a4b9af1dafaa28e4ffc42b8d0ed9a5e5f">initializeSIFixVGPRCopiesPass</a>(*PR);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="namespacellvm.html#aa8d44209bc15be21d06d1959d1b54c18">initializeSIFixupVectorISelPass</a>(*PR);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="namespacellvm.html#ad4df10b93d07bab50e94b588ce80b321">initializeSIFoldOperandsPass</a>(*PR);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="namespacellvm.html#a5dd4ca8fc5e1ff1736769caaac82db13">initializeSIPeepholeSDWAPass</a>(*PR);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="namespacellvm.html#a2b80431b5d94e1aa777ed594f6d31206">initializeSIShrinkInstructionsPass</a>(*PR);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="namespacellvm.html#ab48a07dfb1525587005d94e21f7b5424">initializeSIOptimizeExecMaskingPreRAPass</a>(*PR);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="namespacellvm.html#a5bb0f795dc76ef1208e41737103a6712">initializeSILoadStoreOptimizerPass</a>(*PR);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="namespacellvm.html#aea969fa44015f3d6aeb7680b4e09a1ce">initializeAMDGPUFixFunctionBitcastsPass</a>(*PR);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="namespacellvm.html#af5a5d4c8e1df34a4fa1180d8b1041c83">initializeAMDGPUAlwaysInlinePass</a>(*PR);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="namespacellvm.html#a73b2fbbc0e7224f21d5d14ecb0b78515">initializeAMDGPUAnnotateKernelFeaturesPass</a>(*PR);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="namespacellvm.html#a2aa20ea1e717be56fd9ccb1cc2c3f126">initializeAMDGPUAnnotateUniformValuesPass</a>(*PR);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="namespacellvm.html#a9fee375a4b1a10dda6cb16743417bc35">initializeAMDGPUArgumentUsageInfoPass</a>(*PR);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="namespacellvm.html#aa6ca76d953b095c7afcc77789e3bb56c">initializeAMDGPUAtomicOptimizerPass</a>(*PR);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="namespacellvm.html#a656d6b4c438298c4bf5df5b82c6ac85c">initializeAMDGPULowerKernelArgumentsPass</a>(*PR);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="namespacellvm.html#abe875c3e33efc0f9c38db4dbf5164db7">initializeAMDGPULowerKernelAttributesPass</a>(*PR);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="namespacellvm.html#aad74f87e87ebbfde9c234373e1ab26da">initializeAMDGPULowerIntrinsicsPass</a>(*PR);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="namespacellvm.html#aefb9fff39eaa7d16a709e608ed8c39bb">initializeAMDGPUOpenCLEnqueuedBlockLoweringPass</a>(*PR);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="namespacellvm.html#aef712019bb2799b54cbc160ead4e3d65">initializeAMDGPUPromoteAllocaPass</a>(*PR);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="namespacellvm.html#ab8cc8ac7b1cc426bf71bf3c9d67b3345">initializeAMDGPUCodeGenPreparePass</a>(*PR);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="namespacellvm.html#a97712b5239bed771de6c70cb4ae874f7">initializeAMDGPUPropagateAttributesEarlyPass</a>(*PR);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="namespacellvm.html#a35439262752cde272cc79350c6185c67">initializeAMDGPUPropagateAttributesLatePass</a>(*PR);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="namespacellvm.html#a6356c653693e9568f74a835b52a6fb0b">initializeAMDGPURewriteOutArgumentsPass</a>(*PR);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="namespacellvm.html#af1bc826f08646df7a62f707d24f2e170">initializeAMDGPUUnifyMetadataPass</a>(*PR);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="namespacellvm.html#a91a0c51a1dffb39fd3b9a813fb08b1a8">initializeSIAnnotateControlFlowPass</a>(*PR);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="namespacellvm.html#a51caa10e878c61bb2e6ef66f079f775b">initializeSIInsertWaitcntsPass</a>(*PR);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="namespacellvm.html#a204414780bd00af8c1ce2b23b744f5d4">initializeSIModeRegisterPass</a>(*PR);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="namespacellvm.html#a7b48d8402446a565951ee6838518a728">initializeSIWholeQuadModePass</a>(*PR);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="namespacellvm.html#ad73940892b040200b03e30b9ee228298">initializeSILowerControlFlowPass</a>(*PR);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="namespacellvm.html#ae26c1bc6bc87a55561ae1e0ca186d24c">initializeSIInsertSkipsPass</a>(*PR);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="namespacellvm.html#a948c6993976e0c759e449780de1ef30c">initializeSIMemoryLegalizerPass</a>(*PR);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <a class="code" href="namespacellvm.html#ad1994daaaaff790d24daf7eb93c85518">initializeSIOptimizeExecMaskingPass</a>(*PR);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="namespacellvm.html#aa1f750573406bb09f42adff5e9524126">initializeSIPreAllocateWWMRegsPass</a>(*PR);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="namespacellvm.html#a0569ce99128a2aab55f0b50dc671695f">initializeSIFormMemoryClausesPass</a>(*PR);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="namespacellvm.html#ae170cf4d96f6c3a1c688eab006872fa6">initializeAMDGPUUnifyDivergentExitNodesPass</a>(*PR);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="namespacellvm.html#a1e45f9781e97af70479efe6725a57f6c">initializeAMDGPUAAWrapperPassPass</a>(*PR);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <a class="code" href="namespacellvm.html#a637ef578dec66955ab78be3d607b750d">initializeAMDGPUExternalAAWrapperPass</a>(*PR);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="namespacellvm.html#a0ed66398795a86b5fbf9a00c03ce776f">initializeAMDGPUUseNativeCallsPass</a>(*PR);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <a class="code" href="namespacellvm.html#a880662d041b13f58b6ebe34da5bb4822">initializeAMDGPUSimplifyLibCallsPass</a>(*PR);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="namespacellvm.html#ae94bba14b0fd60d092565d16794bc48f">initializeAMDGPUInlinerPass</a>(*PR);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="namespacellvm.html#aef70d14e41370649fce58e5ad60ba43c">initializeAMDGPUPrintfRuntimeBindingPass</a>(*PR);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <a class="code" href="namespacellvm.html#ac93a2d1fe6272a300c603e053d645852">initializeGCNRegBankReassignPass</a>(*PR);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="namespacellvm.html#a5046030973560e0f9eb699dae33e4f6b">initializeGCNNSAReassignPass</a>(*PR);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#aad3072c9570bd41d870aa24f4561978e">  247</a></span>&#160;<span class="keyword">static</span> std::unique_ptr&lt;TargetLoweringObjectFile&gt; <a class="code" href="AMDGPUTargetMachine_8cpp.html#aad3072c9570bd41d870aa24f4561978e">createTLOF</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">return</span> std::make_unique&lt;AMDGPUTargetObjectFile&gt;();</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#aca25b8cad5b26bd5bb91f5ff9a301ac2">  251</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="AMDGPUTargetMachine_8cpp.html#aca25b8cad5b26bd5bb91f5ff9a301ac2">createR600MachineScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, std::make_unique&lt;R600SchedStrategy&gt;());</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;}</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#a3ff455759cea7835de599069423b4aad">  255</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="AMDGPUTargetMachine_8cpp.html#a3ff455759cea7835de599069423b4aad">createSIMachineScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1SIScheduleDAGMI.html">SIScheduleDAGMI</a>(C);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;}</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#ae0f5807cd88dafd640166d702200ec8e">  260</a></span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#ae0f5807cd88dafd640166d702200ec8e">createGCNMaxOccupancyMachineScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG =</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keyword">new</span> <a class="code" href="classllvm_1_1GCNScheduleDAGMILive.html">GCNScheduleDAGMILive</a>(C, std::make_unique&lt;GCNMaxOccupancySchedStrategy&gt;(C));</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">createLoadClusterDAGMutation</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>));</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">createStoreClusterDAGMutation</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>));</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code" href="namespacellvm.html#a7fe58a3a223edad2d3d8ed676704cee9">createAMDGPUMacroFusionDAGMutation</a>());</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">return</span> DAG;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;}</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#ae2b3f95879e7af4441660a2790d129cb">  270</a></span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#ae2b3f95879e7af4441660a2790d129cb">createIterativeGCNMaxOccupancyMachineScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">auto</span> DAG = <span class="keyword">new</span> <a class="code" href="classllvm_1_1GCNIterativeScheduler.html">GCNIterativeScheduler</a>(C,</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a8052712f5608a83be17855aa8f395caa">GCNIterativeScheduler::SCHEDULE_LEGACYMAXOCCUPANCY</a>);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  DAG-&gt;addMutation(<a class="code" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">createLoadClusterDAGMutation</a>(DAG-&gt;TII, DAG-&gt;TRI));</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  DAG-&gt;addMutation(<a class="code" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">createStoreClusterDAGMutation</a>(DAG-&gt;TII, DAG-&gt;TRI));</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">return</span> DAG;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;}</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#a32174eece5b5f8a52459a828d7223ac7">  278</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *<a class="code" href="AMDGPUTargetMachine_8cpp.html#a32174eece5b5f8a52459a828d7223ac7">createMinRegScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1GCNIterativeScheduler.html">GCNIterativeScheduler</a>(C,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <a class="code" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a22b41edb7c96fd84528ddc72ab613c99">GCNIterativeScheduler::SCHEDULE_MINREGFORCED</a>);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#af6731e94a86ed0f59df8ea0f53310207">  284</a></span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#af6731e94a86ed0f59df8ea0f53310207">createIterativeILPMachineScheduler</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keyword">auto</span> DAG = <span class="keyword">new</span> <a class="code" href="classllvm_1_1GCNIterativeScheduler.html">GCNIterativeScheduler</a>(C,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a7c8395842f648353057eff8923dfcc3c">GCNIterativeScheduler::SCHEDULE_ILP</a>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  DAG-&gt;addMutation(<a class="code" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">createLoadClusterDAGMutation</a>(DAG-&gt;TII, DAG-&gt;TRI));</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  DAG-&gt;addMutation(<a class="code" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">createStoreClusterDAGMutation</a>(DAG-&gt;TII, DAG-&gt;TRI));</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  DAG-&gt;addMutation(<a class="code" href="namespacellvm.html#a7fe58a3a223edad2d3d8ed676704cee9">createAMDGPUMacroFusionDAGMutation</a>());</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">return</span> DAG;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;}</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#a6955174e9cb75d34f48813efc703dfdb">R600SchedRegistry</a>(<span class="stringliteral">&quot;r600&quot;</span>, <span class="stringliteral">&quot;Run R600&#39;s custom scheduler&quot;</span>,</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                   <a class="code" href="AMDGPUTargetMachine_8cpp.html#aca25b8cad5b26bd5bb91f5ff9a301ac2">createR600MachineScheduler</a>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#a119115d5aca71b8f894fdec22aaa63c0">SISchedRegistry</a>(<span class="stringliteral">&quot;si&quot;</span>, <span class="stringliteral">&quot;Run SI&#39;s custom scheduler&quot;</span>,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                <a class="code" href="AMDGPUTargetMachine_8cpp.html#a3ff455759cea7835de599069423b4aad">createSIMachineScheduler</a>);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#affed50bfb6fb9afacc9388058dc4c6b7">GCNMaxOccupancySchedRegistry</a>(<span class="stringliteral">&quot;gcn-max-occupancy&quot;</span>,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                             <span class="stringliteral">&quot;Run GCN scheduler to maximize occupancy&quot;</span>,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                             <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae0f5807cd88dafd640166d702200ec8e">createGCNMaxOccupancyMachineScheduler</a>);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#a1fa7fc643165f95c545e7b7623e00f90">IterativeGCNMaxOccupancySchedRegistry</a>(<span class="stringliteral">&quot;gcn-max-occupancy-experimental&quot;</span>,</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="stringliteral">&quot;Run GCN scheduler to maximize occupancy (experimental)&quot;</span>,</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae2b3f95879e7af4441660a2790d129cb">createIterativeGCNMaxOccupancyMachineScheduler</a>);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#a54e57a0db1b1b95390d061d7785ebb10">GCNMinRegSchedRegistry</a>(<span class="stringliteral">&quot;gcn-minreg&quot;</span>,</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="stringliteral">&quot;Run GCN iterative scheduler for minimal register usage (experimental)&quot;</span>,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <a class="code" href="AMDGPUTargetMachine_8cpp.html#a32174eece5b5f8a52459a828d7223ac7">createMinRegScheduler</a>);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineSchedRegistry.html">MachineSchedRegistry</a></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<a class="code" href="AMDGPUTargetMachine_8cpp.html#a8c95276d5606580d7ba4b456bfb119b1">GCNILPSchedRegistry</a>(<span class="stringliteral">&quot;gcn-ilp&quot;</span>,</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="stringliteral">&quot;Run GCN iterative scheduler for ILP scheduling (experimental)&quot;</span>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="AMDGPUTargetMachine_8cpp.html#af6731e94a86ed0f59df8ea0f53310207">createIterativeILPMachineScheduler</a>);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">  321</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>) {</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">Triple::r600</a>) {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="comment">// 32-bit pointers.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-p:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128&quot;</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;             <span class="stringliteral">&quot;-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5&quot;</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  }</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// 32-bit private, local, and region pointers. 64-bit global, constant and</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// flat, non-integral buffer fat pointers.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32&quot;</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;         <span class="stringliteral">&quot;-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128&quot;</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;         <span class="stringliteral">&quot;-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5&quot;</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;         <span class="stringliteral">&quot;-ni:7&quot;</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<a class="code" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#a8e84758998af59452fa777bfd7b7d7d1">  337</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a8e84758998af59452fa777bfd7b7d7d1">getGPUOrDefault</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU) {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">if</span> (!GPU.<a class="code" href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">empty</a>())</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">return</span> GPU;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">// Need to default to a target with flat support for HSA.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a>)</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">return</span> TT.<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> ? <span class="stringliteral">&quot;generic-hsa&quot;</span> : <span class="stringliteral">&quot;generic&quot;</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">return</span> <span class="stringliteral">&quot;r600&quot;</span>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;}</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#a2cc877f875d58787b991e2526d1ee60b">  348</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> <a class="code" href="namespacellvm.html#aca7aaf813aab63af0304311bb6b03154">getEffectiveRelocModel</a>(<a class="code" href="classllvm_1_1Optional.html">Optional&lt;Reloc::Model&gt;</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>) {</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">// The AMDGPU toolchain only supports generating shared objects, so we</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">// must always use PIC.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568adc2075e13a68142b26e05ac08bbfc320">Reloc::PIC_</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetMachine.html#a8272716ffad68224cdaf0a331a2d8728">  354</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a8272716ffad68224cdaf0a331a2d8728">AMDGPUTargetMachine::AMDGPUTargetMachine</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                         <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                         <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> Options,</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;                                         <a class="code" href="classllvm_1_1Optional.html">Optional&lt;Reloc::Model&gt;</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>,</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                                         <a class="code" href="classllvm_1_1Optional.html">Optional&lt;CodeModel::Model&gt;</a> CM,</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                         <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OptLevel)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    : <a class="code" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a>(T, <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a>(TT), TT, <a class="code" href="AMDGPUTargetMachine_8cpp.html#a8e84758998af59452fa777bfd7b7d7d1">getGPUOrDefault</a>(TT, CPU),</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                        FS, Options, <a class="code" href="namespacellvm.html#aca7aaf813aab63af0304311bb6b03154">getEffectiveRelocModel</a>(RM),</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                        <a class="code" href="namespacellvm.html#aba8bf6a4106b5321fe6f4dee0e99727a">getEffectiveCodeModel</a>(CM, CodeModel::<a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">Small</a>), OptLevel),</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      TLOF(<a class="code" href="AMDGPUTargetMachine_8cpp.html#aad3072c9570bd41d870aa24f4561978e">createTLOF</a>(getTargetTriple())) {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="classllvm_1_1LLVMTargetMachine.html#a4f84fe02fb9aea1073bb509fd6e10b5a">initAsmInfo</a>();</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;}</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a4d6cab1d62ed3f9aba4ae7df8c0c3589">AMDGPUTargetMachine::EnableLateStructurizeCFG</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a565e1e39cf9c58f36657ea28fa69f23b">AMDGPUTargetMachine::EnableFunctionCalls</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a3535f2c622ae58c118c0930250b38d54">AMDGPUTargetMachine::~AMDGPUTargetMachine</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetMachine.html#ac7c7ab2466ba18c193faea8966362085">  372</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#ac7c7ab2466ba18c193faea8966362085">AMDGPUTargetMachine::getGPUName</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> GPUAttr = F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;target-cpu&quot;</span>);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">return</span> GPUAttr.<a class="code" href="classllvm_1_1Attribute.html#ad1f5f68d66cc65213e32d67a78992fad">hasAttribute</a>(<a class="code" href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60ea5e58e419b1c9e35d6131976412fd8f0c">Attribute::None</a>) ?</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <a class="code" href="classllvm_1_1TargetMachine.html#a8d4930d9bba5bf85a86c2177b950c10f">getTargetCPU</a>() : GPUAttr.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetMachine.html#a388dd65231ec660233341f507f02f91d">  378</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a388dd65231ec660233341f507f02f91d">AMDGPUTargetMachine::getFeatureString</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> FSAttr = F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;target-features&quot;</span>);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">return</span> FSAttr.<a class="code" href="classllvm_1_1Attribute.html#ad1f5f68d66cc65213e32d67a78992fad">hasAttribute</a>(<a class="code" href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60ea5e58e419b1c9e35d6131976412fd8f0c">Attribute::None</a>) ?</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="classllvm_1_1TargetMachine.html#a81b02eb89292775ff6e6a2ece94f961f">getTargetFeatureString</a>() :</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    FSAttr.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>();</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/// Predicate for Internalize pass.</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="AMDGPUTargetMachine_8cpp.html#aadea9e45e0a6d101d915754dde54226a">  387</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUTargetMachine_8cpp.html#aadea9e45e0a6d101d915754dde54226a">mustPreserveGV</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> &amp;GV) {</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = dyn_cast&lt;Function&gt;(&amp;GV))</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;isDeclaration() || <a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>-&gt;getCallingConv());</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">return</span> !GV.<a class="code" href="classllvm_1_1Value.html#a9d7de807ebdfe1819df3ff6cb0f16158">use_empty</a>();</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;}</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetMachine.html#a4c57310d03c6914e7ae748be12f9361e">  394</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a4c57310d03c6914e7ae748be12f9361e">AMDGPUTargetMachine::adjustPassManager</a>(<a class="code" href="classllvm_1_1PassManagerBuilder.html">PassManagerBuilder</a> &amp;Builder) {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  Builder.<a class="code" href="classllvm_1_1PassManagerBuilder.html#ae2f367f294e0c40030f2e56418c4b40c">DivergentTarget</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordtype">bool</span> EnableOpt = <a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() &gt; <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">bool</span> Internalize = <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae01201d585573ba9ea418bb49b2dcfe4">InternalizeSymbols</a>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordtype">bool</span> EarlyInline = <a class="code" href="AMDGPUTargetMachine_8cpp.html#aa14c958611999e4a00beec883c15a621">EarlyInlineAll</a> &amp;&amp; EnableOpt &amp;&amp; !<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a565e1e39cf9c58f36657ea28fa69f23b">EnableFunctionCalls</a>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUAA.html">AMDGPUAA</a> = <a class="code" href="AMDGPUTargetMachine_8cpp.html#a5a6d50c0a0e344aad25b7c1a99e3c88f">EnableAMDGPUAliasAnalysis</a> &amp;&amp; EnableOpt;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordtype">bool</span> LibCallSimplify = <a class="code" href="AMDGPUTargetMachine_8cpp.html#a31842b00cd95e74b5404f7c040fb5ee8">EnableLibCallSimplify</a> &amp;&amp; EnableOpt;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a565e1e39cf9c58f36657ea28fa69f23b">EnableFunctionCalls</a>) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keyword">delete</span> Builder.<a class="code" href="classllvm_1_1PassManagerBuilder.html#a2245740993f63bfdd3ee1b358f13ae01">Inliner</a>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    Builder.<a class="code" href="classllvm_1_1PassManagerBuilder.html#a2245740993f63bfdd3ee1b358f13ae01">Inliner</a> = <a class="code" href="namespacellvm.html#a677f6999a80084640de68095cfe9ca18">createAMDGPUFunctionInliningPass</a>();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  }</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  Builder.<a class="code" href="classllvm_1_1PassManagerBuilder.html#a5a32eb9833354091db8bffef866c50b0">addExtension</a>(</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <a class="code" href="classllvm_1_1PassManagerBuilder.html#a575d14758794b0997be4f8edcef7dc91a0e151b3012750ef8422cd0632b0ac731">PassManagerBuilder::EP_ModuleOptimizerEarly</a>,</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    [Internalize, EarlyInline, AMDGPUAA, <span class="keyword">this</span>](<span class="keyword">const</span> <a class="code" href="classllvm_1_1PassManagerBuilder.html">PassManagerBuilder</a> &amp;,</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                               <a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">legacy::PassManagerBase</a> &amp;PM) {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <span class="keywordflow">if</span> (AMDGPUAA) {</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a0970ab1f05fa4adde81a1ef0d89b7b84">createAMDGPUAAWrapperPass</a>());</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#ab83caaf9cdc5488b1308748e5f527454">createAMDGPUExternalAAWrapperPass</a>());</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      }</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a8d9ed62167be5b28632737e1c1eba7fd">createAMDGPUUnifyMetadataPass</a>());</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a94327e069f14d60ea96b0a6defef02b9">createAMDGPUPrintfRuntimeBinding</a>());</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#ad43988332c0d4ae8839dc733851fe4dd">createAMDGPUPropagateAttributesLatePass</a>(<span class="keyword">this</span>));</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      <span class="keywordflow">if</span> (Internalize) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a370a045d4be20d1fb693206addda2a98">createInternalizePass</a>(<a class="code" href="AMDGPUTargetMachine_8cpp.html#aadea9e45e0a6d101d915754dde54226a">mustPreserveGV</a>));</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a75c38878bd94c67a9e30143bfa03a105">createGlobalDCEPass</a>());</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      <span class="keywordflow">if</span> (EarlyInline)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;        PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a4556b575343ffecd092458b569ec3949">createAMDGPUAlwaysInlinePass</a>(<span class="keyword">false</span>));</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  });</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;Opt = <a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  Builder.<a class="code" href="classllvm_1_1PassManagerBuilder.html#a5a32eb9833354091db8bffef866c50b0">addExtension</a>(</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <a class="code" href="classllvm_1_1PassManagerBuilder.html#a575d14758794b0997be4f8edcef7dc91a58fea6059eb5c9c0f550742f45ea1bd6">PassManagerBuilder::EP_EarlyAsPossible</a>,</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    [AMDGPUAA, LibCallSimplify, &amp;Opt, <span class="keyword">this</span>](<span class="keyword">const</span> <a class="code" href="classllvm_1_1PassManagerBuilder.html">PassManagerBuilder</a> &amp;,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                            <a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">legacy::PassManagerBase</a> &amp;PM) {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      <span class="keywordflow">if</span> (AMDGPUAA) {</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a0970ab1f05fa4adde81a1ef0d89b7b84">createAMDGPUAAWrapperPass</a>());</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#ab83caaf9cdc5488b1308748e5f527454">createAMDGPUExternalAAWrapperPass</a>());</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;      }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a858a3b27b3133c865a7994d740abf23e">llvm::createAMDGPUPropagateAttributesEarlyPass</a>(<span class="keyword">this</span>));</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#ab270770798051010b2cdb88ef9224b0a">llvm::createAMDGPUUseNativeCallsPass</a>());</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <span class="keywordflow">if</span> (LibCallSimplify)</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a6454834863e40f98655d2f5207e590bd">llvm::createAMDGPUSimplifyLibCallsPass</a>(Opt, <span class="keyword">this</span>));</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  });</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  Builder.<a class="code" href="classllvm_1_1PassManagerBuilder.html#a5a32eb9833354091db8bffef866c50b0">addExtension</a>(</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <a class="code" href="classllvm_1_1PassManagerBuilder.html#a575d14758794b0997be4f8edcef7dc91a682ab9e5de58c2d8f2a701d205f9f075">PassManagerBuilder::EP_CGSCCOptimizerLate</a>,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    [](<span class="keyword">const</span> <a class="code" href="classllvm_1_1PassManagerBuilder.html">PassManagerBuilder</a> &amp;, <a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">legacy::PassManagerBase</a> &amp;PM) {</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="comment">// Add infer address spaces pass to the opt pipeline after inlining</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      <span class="comment">// but before SROA to increase SROA opportunities.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#ac2d015931f100c1d324b07e550ae5e74">createInferAddressSpacesPass</a>());</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      <span class="comment">// This should run after inlining to have any chance of doing anything,</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      <span class="comment">// and before other cleanup optimizations.</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      PM.<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">add</a>(<a class="code" href="namespacellvm.html#a3ffd1be900d89f2f1c915a8bac00067c">createAMDGPULowerKernelAttributesPass</a>());</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  });</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">// R600 Target Machine (R600 -&gt; Cayman)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetMachine.html#a8f385f0fca03c1f866a85819a37764ca">  459</a></span>&#160;<a class="code" href="classllvm_1_1R600TargetMachine.html#a8f385f0fca03c1f866a85819a37764ca">R600TargetMachine::R600TargetMachine</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                     <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                                     <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> <a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>,</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                     <a class="code" href="classllvm_1_1Optional.html">Optional&lt;Reloc::Model&gt;</a> <a class="code" href="classllvm_1_1TargetMachine.html#a588867fa922c392886b07e0ad42038b4">RM</a>,</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                                     <a class="code" href="classllvm_1_1Optional.html">Optional&lt;CodeModel::Model&gt;</a> CM,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                     <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OL, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875">JIT</a>)</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    : <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a>(T, TT, CPU, FS, Options, RM, CM, OL) {</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="classllvm_1_1TargetMachine.html#aab914199574166419ae7e055ce1f43a0">setRequiresStructuredCFG</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="comment">// Override the default since calls aren&#39;t supported for r600.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a565e1e39cf9c58f36657ea28fa69f23b">EnableFunctionCalls</a> &amp;&amp;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <a class="code" href="AMDGPUTargetMachine_8cpp.html#a9c17e7b0247ad3c62774b5ff0992268a">EnableAMDGPUFunctionCallsOpt</a>.getNumOccurrences() == 0)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a565e1e39cf9c58f36657ea28fa69f23b">EnableFunctionCalls</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;}</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetMachine.html#a7cb93eab842721c6420bbf8560da8ecf">  474</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> *<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a83b87bd05192d086ae2a213bc4f5dabd">R600TargetMachine::getSubtargetImpl</a>(</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU = <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#ac7c7ab2466ba18c193faea8966362085">getGPUName</a>(F);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a> = <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a388dd65231ec660233341f507f02f91d">getFeatureString</a>(F);</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="classllvm_1_1SmallString.html">SmallString&lt;128&gt;</a> SubtargetKey(GPU);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  SubtargetKey.<a class="code" href="classllvm_1_1SmallString.html#a594040e977ebe23a178475253a961ad8">append</a>(FS);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SubtargetMap[SubtargetKey];</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// This needs to be done before we create a new subtarget since any</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="comment">// creation will depend on the TM and the code generation flags on the</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">// function that reside in TargetOptions.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <a class="code" href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">resetTargetOptions</a>(F);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::make_unique&lt;R600Subtarget&gt;(<a class="code" href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">TargetTriple</a>, GPU, <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>, *<span class="keyword">this</span>);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.get();</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<a class="code" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetMachine.html#a96b5629cd5e932843025e9f2a33a6406">  495</a></span>&#160;<a class="code" href="classllvm_1_1R600TargetMachine.html#a96b5629cd5e932843025e9f2a33a6406">R600TargetMachine::getTargetTransformInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a>(<a class="code" href="classllvm_1_1R600TTIImpl.html">R600TTIImpl</a>(<span class="keyword">this</span>, F));</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;}</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">// GCN Target Machine (SI+)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNTargetMachine.html#ad4d6223d1bf9a97eb50dc9af10fededa">  503</a></span>&#160;<a class="code" href="classllvm_1_1GCNTargetMachine.html#ad4d6223d1bf9a97eb50dc9af10fededa">GCNTargetMachine::GCNTargetMachine</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                                   <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                                   <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> <a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>,</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                   <a class="code" href="classllvm_1_1Optional.html">Optional&lt;Reloc::Model&gt;</a> <a class="code" href="classllvm_1_1TargetMachine.html#a588867fa922c392886b07e0ad42038b4">RM</a>,</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                                   <a class="code" href="classllvm_1_1Optional.html">Optional&lt;CodeModel::Model&gt;</a> CM,</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                   <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OL, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875">JIT</a>)</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    : <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a>(T, TT, CPU, FS, Options, RM, CM, OL) {}</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNTargetMachine.html#a18fb7d43f5d3a204bd124ff50a6bc37a">  511</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a83b87bd05192d086ae2a213bc4f5dabd">GCNTargetMachine::getSubtargetImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> GPU = <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#ac7c7ab2466ba18c193faea8966362085">getGPUName</a>(F);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a> = <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html#a388dd65231ec660233341f507f02f91d">getFeatureString</a>(F);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <a class="code" href="classllvm_1_1SmallString.html">SmallString&lt;128&gt;</a> SubtargetKey(GPU);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  SubtargetKey.<a class="code" href="classllvm_1_1SmallString.html#a594040e977ebe23a178475253a961ad8">append</a>(FS);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SubtargetMap[SubtargetKey];</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">// This needs to be done before we create a new subtarget since any</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="comment">// creation will depend on the TM and the code generation flags on the</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="comment">// function that reside in TargetOptions.</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <a class="code" href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">resetTargetOptions</a>(F);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::make_unique&lt;GCNSubtarget&gt;(<a class="code" href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">TargetTriple</a>, GPU, <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>, *<span class="keyword">this</span>);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  }</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;setScalarizeGlobalBehavior(<a class="code" href="AMDGPUTargetMachine_8cpp.html#acaf29c2320faf6847c0d61637dc45d0b">ScalarizeGlobal</a>);</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.get();</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;}</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<a class="code" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNTargetMachine.html#aa5575e291ce0977b09729b8b17ea3296">  533</a></span>&#160;<a class="code" href="classllvm_1_1GCNTargetMachine.html#aa5575e291ce0977b09729b8b17ea3296">GCNTargetMachine::getTargetTransformInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) {</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a>(<a class="code" href="classllvm_1_1GCNTTIImpl.html">GCNTTIImpl</a>(<span class="keyword">this</span>, F));</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;}</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">// AMDGPU Pass Setup</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="keyword">class </span>AMDGPUPassConfig : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  AMDGPUPassConfig(<a class="code" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>, <a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM)</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    : <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>(TM, PM) {</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="comment">// Exceptions and StackMaps are not supported, so these passes will never do</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="comment">// anything.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    disablePass(&amp;<a class="code" href="namespacellvm.html#a805432189f97152d1899d08945204faa">StackMapLivenessID</a>);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    disablePass(&amp;<a class="code" href="namespacellvm.html#a85d339220c3769c26cc027fe4cc4dfee">FuncletLayoutID</a>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;getAMDGPUTargetMachine()<span class="keyword"> const </span>{</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">return</span> getTM&lt;AMDGPUTargetMachine&gt;();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  }</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  createMachineScheduler(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG = <a class="code" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">createGenericSchedLive</a>(C);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code" href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">createLoadClusterDAGMutation</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>));</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code" href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">createStoreClusterDAGMutation</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>, DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>));</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">return</span> DAG;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  }</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordtype">void</span> addEarlyCSEOrGVNPass();</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordtype">void</span> addStraightLineScalarOptimizationPasses();</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordtype">void</span> addIRPasses() <span class="keyword">override</span>;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordtype">void</span> addCodeGenPrepare() <span class="keyword">override</span>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordtype">bool</span> addPreISel() <span class="keyword">override</span>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordtype">bool</span> addInstSelector() <span class="keyword">override</span>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordtype">bool</span> addGCPasses() <span class="keyword">override</span>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  std::unique_ptr&lt;CSEConfigBase&gt; getCSEConfig() <span class="keyword">const override</span>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;};</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;std::unique_ptr&lt;CSEConfigBase&gt; AMDGPUPassConfig::getCSEConfig()<span class="keyword"> const </span>{</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a5174668c22c3e6f7d4402a49d1a2b7d0">getStandardCSEConfigForOpt</a>(<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>-&gt;getOptLevel());</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="keyword">class </span>R600PassConfig final : <span class="keyword">public</span> AMDGPUPassConfig {</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  R600PassConfig(<a class="code" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>, <a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM)</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    : AMDGPUPassConfig(TM, PM) {}</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *createMachineScheduler(</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPUTargetMachine_8cpp.html#aca25b8cad5b26bd5bb91f5ff9a301ac2">createR600MachineScheduler</a>(C);</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  }</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <span class="keywordtype">bool</span> addPreISel() <span class="keyword">override</span>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="keywordtype">bool</span> addInstSelector() <span class="keyword">override</span>;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordtype">void</span> addPreRegAlloc() <span class="keyword">override</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordtype">void</span> addPreSched2() <span class="keyword">override</span>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keywordtype">void</span> addPreEmitPass() <span class="keyword">override</span>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;};</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keyword">class </span>GCNPassConfig final : <span class="keyword">public</span> AMDGPUPassConfig {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  GCNPassConfig(<a class="code" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>, <a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM)</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    : AMDGPUPassConfig(TM, PM) {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="comment">// It is necessary to know the register usage of the entire call graph.  We</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="comment">// allow calls without EnableAMDGPUFunctionCalls if they are marked</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="comment">// noinline, so this is always required.</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    setRequiresCodeGenSCCOrder(<span class="keyword">true</span>);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  }</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;getGCNTargetMachine()<span class="keyword"> const </span>{</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordflow">return</span> getTM&lt;GCNTargetMachine&gt;();</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  }</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  createMachineScheduler(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordtype">bool</span> addPreISel() <span class="keyword">override</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordtype">void</span> addMachineSSAOptimization() <span class="keyword">override</span>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keywordtype">bool</span> addILPOpts() <span class="keyword">override</span>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordtype">bool</span> addInstSelector() <span class="keyword">override</span>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordtype">bool</span> addIRTranslator() <span class="keyword">override</span>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordtype">bool</span> addLegalizeMachineIR() <span class="keyword">override</span>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordtype">bool</span> addRegBankSelect() <span class="keyword">override</span>;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordtype">bool</span> addGlobalInstructionSelect() <span class="keyword">override</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordtype">void</span> addFastRegAlloc() <span class="keyword">override</span>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordtype">void</span> addOptimizedRegAlloc() <span class="keyword">override</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordtype">void</span> addPreRegAlloc() <span class="keyword">override</span>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <span class="keywordtype">bool</span> addPreRewrite() <span class="keyword">override</span>;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordtype">void</span> addPostRegAlloc() <span class="keyword">override</span>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordtype">void</span> addPreSched2() <span class="keyword">override</span>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordtype">void</span> addPreEmitPass() <span class="keyword">override</span>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;};</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="keywordtype">void</span> AMDGPUPassConfig::addEarlyCSEOrGVNPass() {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() == <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a71969d8670845bfa9d80ba2197dba678">CodeGenOpt::Aggressive</a>)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    addPass(<a class="code" href="namespacellvm.html#ab991c88245f2d19047c68f36e6ebe68a">createGVNPass</a>());</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    addPass(<a class="code" href="namespacellvm.html#ae28159c054fa79ac71652e2bb0972082">createEarlyCSEPass</a>());</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;}</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="keywordtype">void</span> AMDGPUPassConfig::addStraightLineScalarOptimizationPasses() {</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a52fe42f45635485443c10aa9de4e7825">createLICMPass</a>());</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a9c0b23603da5cadac0b7602fae0dddc5">createSeparateConstOffsetFromGEPPass</a>());</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a7e39bf7339f0cec2c2a2977775fc9060">createSpeculativeExecutionPass</a>());</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="comment">// ReassociateGEPs exposes more opportunites for SLSR. See</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="comment">// the example in reassociate-geps-and-slsr.ll.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ae040857e54926714367245b71d69155f">createStraightLineStrengthReducePass</a>());</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="comment">// SeparateConstOffsetFromGEP and SLSR creates common expressions which GVN or</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="comment">// EarlyCSE can reuse.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  addEarlyCSEOrGVNPass();</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// Run NaryReassociate after EarlyCSE/GVN to be more effective.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a3cb6969a73ff0eafb38cd7a4eb892c2a">createNaryReassociatePass</a>());</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="comment">// NaryReassociate on GEPs creates redundant common expressions, so run</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="comment">// EarlyCSE after it.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ae28159c054fa79ac71652e2bb0972082">createEarlyCSEPass</a>());</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;}</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="keywordtype">void</span> AMDGPUPassConfig::addIRPasses() {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a> = getAMDGPUTargetMachine();</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="comment">// There is no reason to run these.</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  disablePass(&amp;<a class="code" href="namespacellvm.html#a805432189f97152d1899d08945204faa">StackMapLivenessID</a>);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  disablePass(&amp;<a class="code" href="namespacellvm.html#a85d339220c3769c26cc027fe4cc4dfee">FuncletLayoutID</a>);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  disablePass(&amp;<a class="code" href="namespacellvm.html#a3ddae16561e646c4cbadec7e4fb5308b">PatchableFunctionID</a>);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a94327e069f14d60ea96b0a6defef02b9">createAMDGPUPrintfRuntimeBinding</a>());</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// This must occur before inlining, as the inliner will not look through</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">// bitcast calls.</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a95528c6ca40db11f38ef02e6974bb60b">createAMDGPUFixFunctionBitcastsPass</a>());</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="comment">// A call to propagate attributes pass in the backend in case opt was not run.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a858a3b27b3133c865a7994d740abf23e">createAMDGPUPropagateAttributesEarlyPass</a>(&amp;TM));</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  addPass(<a class="code" href="namespacellvm.html#aac70ae2b103201c54db337ea53995270">createAtomicExpandPass</a>());</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a44d90876796532cf56164eaafd875030">createAMDGPULowerIntrinsicsPass</a>());</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="comment">// Function calls are not supported, so make sure we inline everything.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a4556b575343ffecd092458b569ec3949">createAMDGPUAlwaysInlinePass</a>());</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a94d3df6f4a85e6d7f734d1ea79c6f549">createAlwaysInlinerLegacyPass</a>());</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <span class="comment">// We need to add the barrier noop pass, otherwise adding the function</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="comment">// inlining pass will cause all of the PassConfigs passes to be run</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="comment">// one function at a time, which means if we have a nodule with two</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="comment">// functions, then we will generate code for the first function</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// without ever running any passes on the second.</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  addPass(<a class="code" href="namespacellvm.html#aaa0546121ccb6a6f3638d0d692dbb5f8">createBarrierNoopPass</a>());</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="comment">// Handle uses of OpenCL image2d_t, image3d_t and sampler_t arguments.</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">if</span> (TM.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">Triple::r600</a>)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    addPass(<a class="code" href="namespacellvm.html#aa21e10c20c38a113fe8f605b018ec325">createR600OpenCLImageTypeLoweringPass</a>());</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// Replace OpenCL enqueued block function pointers with global variables.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a312498133da25450200078fb620f3a58">createAMDGPUOpenCLEnqueuedBlockLoweringPass</a>());</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">if</span> (TM.<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() &gt; <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>) {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    addPass(<a class="code" href="namespacellvm.html#ac2d015931f100c1d324b07e550ae5e74">createInferAddressSpacesPass</a>());</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a9b21fd410165d44c2966caaf7c0e21af">createAMDGPUPromoteAlloca</a>());</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#abb456342038d1acea94d6be0ef621886">EnableSROA</a>)</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      addPass(<a class="code" href="namespacellvm.html#ae528eb37691ed2987a1c53d3d8e9c8b3">createSROAPass</a>());</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a95da0e166c3d42cb8ad35764950ac4d3">EnableScalarIRPasses</a>)</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;      addStraightLineScalarOptimizationPasses();</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a5a6d50c0a0e344aad25b7c1a99e3c88f">EnableAMDGPUAliasAnalysis</a>) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      addPass(<a class="code" href="namespacellvm.html#a0970ab1f05fa4adde81a1ef0d89b7b84">createAMDGPUAAWrapperPass</a>());</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      addPass(<a class="code" href="namespacellvm.html#ab4d823d87c916a310c08435922ce089f">createExternalAAWrapperPass</a>([](<a class="code" href="classllvm_1_1Pass.html">Pass</a> &amp;<a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;,</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                                             <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> &amp;AAR) {</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">auto</span> *WrapperPass = P.<a class="code" href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">getAnalysisIfAvailable</a>&lt;<a class="code" href="classllvm_1_1AMDGPUAAWrapperPass.html">AMDGPUAAWrapperPass</a>&gt;())</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;          AAR.<a class="code" href="classllvm_1_1AAResults.html#ae4fcea773b8fc3af6c3c579ebcc7c692">addAAResult</a>(WrapperPass-&gt;getResult());</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        }));</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    }</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  }</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">if</span> (TM.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">getArch</a>() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a>) {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="comment">// TODO: May want to move later or split into an early and late one.</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    addPass(<a class="code" href="namespacellvm.html#aa28b2d290384dfe965f3520a9de18a29">createAMDGPUCodeGenPreparePass</a>());</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  }</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">TargetPassConfig::addIRPasses</a>();</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="comment">// EarlyCSE is not always strong enough to clean up what LSR produces. For</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="comment">// example, GVN can combine</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <span class="comment">//   %0 = add %a, %b</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">//   %1 = add %b, %a</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="comment">// and</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="comment">//   %0 = shl nsw %a, 2</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="comment">//   %1 = shl %a, 2</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="comment">// but EarlyCSE can do neither of them.</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() != <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a> &amp;&amp; <a class="code" href="AMDGPUTargetMachine_8cpp.html#a95da0e166c3d42cb8ad35764950ac4d3">EnableScalarIRPasses</a>)</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    addEarlyCSEOrGVNPass();</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;}</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="keywordtype">void</span> AMDGPUPassConfig::addCodeGenPrepare() {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>-&gt;getTargetTriple().getArch() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a>)</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a7f211632b99f0ebf19db46192940082b">createAMDGPUAnnotateKernelFeaturesPass</a>());</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>-&gt;getTargetTriple().getArch() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">Triple::amdgcn</a> &amp;&amp;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae8a8b8ec7dd74ff4fbe5e3468414a28d">EnableLowerKernelArguments</a>)</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a7cd0ab7a0dac0a07083a4776221cd9e6">createAMDGPULowerKernelArgumentsPass</a>());</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a662f41ab79a137f2b97e6de5e5afa028">AMDGPUPerfHintAnalysisID</a>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a3082a93fec84f7658664ce7b4840b15c">TargetPassConfig::addCodeGenPrepare</a>();</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a2c3d47dad6614defab314c584aa36823">EnableLoadStoreVectorizer</a>)</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a732aa8ca26079b3e1a3f71a9af9518f0">createLoadStoreVectorizerPass</a>());</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="keywordtype">bool</span> AMDGPUPassConfig::addPreISel() {</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  addPass(<a class="code" href="namespacellvm.html#aca2878b6eed339f5ef7c6b983849f405">createLowerSwitchPass</a>());</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a04b2e2d516b1c7155db2181d2f763211">createFlattenCFGPass</a>());</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;}</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="keywordtype">bool</span> AMDGPUPassConfig::addInstSelector() {</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="comment">// Defer the verifier until FinalizeISel.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ae6c4cadec5971554e16a83c0144bcbb3">createAMDGPUISelDag</a>(&amp;getAMDGPUTargetMachine(), <a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>()), <span class="keyword">false</span>);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;}</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="keywordtype">bool</span> AMDGPUPassConfig::addGCPasses() {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">// Do nothing. GC is not supported.</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;}</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">// R600 Pass Setup</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="keywordtype">bool</span> R600PassConfig::addPreISel() {</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  AMDGPUPassConfig::addPreISel();</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a0df700196257e5722abe23f0713a9263">EnableR600StructurizeCFG</a>)</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a4fb815c8f9920e07c3ab6bfc0e144658">createStructurizeCFGPass</a>());</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;}</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="keywordtype">bool</span> R600PassConfig::addInstSelector() {</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ad7ce409b5a1942d5fb1b3a2b3a204a66">createR600ISelDag</a>(&amp;getAMDGPUTargetMachine(), <a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>()));</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;}</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="keywordtype">void</span> R600PassConfig::addPreRegAlloc() {</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ac818c13a73fe24a22cffc26e592da8d2">createR600VectorRegMerger</a>());</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;}</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="keywordtype">void</span> R600PassConfig::addPreSched2() {</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a87824ad2b10d68838f08a950bc7267e7">createR600EmitClauseMarkers</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a237df94195db33456e030432418ac6e6">EnableR600IfConvert</a>)</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#ad6820b1346e9140b1b40af95c5ec190a">IfConverterID</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ac4281d373e84da98f246f2b014e472cb">createR600ClauseMergePass</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;}</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="keywordtype">void</span> R600PassConfig::addPreEmitPass() {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  addPass(<a class="code" href="namespacellvm.html#aaecb26e27c6366785cebc458353c1c48">createAMDGPUCFGStructurizerPass</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a23bb818ded9cfbc558c2f05c7341c421">createR600ExpandSpecialInstrsPass</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a071ff8ea6e5d2ac3da0ae4197985320c">FinalizeMachineBundlesID</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a64ab0c5e2b720527f555d2ae67a8b2f2">createR600Packetizer</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  addPass(<a class="code" href="namespacellvm.html#abc2ce5a41f345524750d286c4284f9cf">createR600ControlFlowFinalizer</a>(), <span class="keyword">false</span>);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;}</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="classllvm_1_1R600TargetMachine.html#acc017c4f2e016856d2cc517d232bdba0">  808</a></span>&#160;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code" href="classllvm_1_1R600TargetMachine.html#acc017c4f2e016856d2cc517d232bdba0">R600TargetMachine::createPassConfig</a>(<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM) {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> R600PassConfig(*<span class="keyword">this</span>, PM);</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;}</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">// GCN Pass Setup</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *GCNPassConfig::createMachineScheduler(</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = C-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad6cff467fd7061aa3d14b86ebb25b426">enableSIScheduler</a>())</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDGPUTargetMachine_8cpp.html#a3ff455759cea7835de599069423b4aad">createSIMachineScheduler</a>(C);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AMDGPUTargetMachine_8cpp.html#ae0f5807cd88dafd640166d702200ec8e">createGCNMaxOccupancyMachineScheduler</a>(C);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;}</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="keywordtype">bool</span> GCNPassConfig::addPreISel() {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  AMDGPUPassConfig::addPreISel();</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#ae54f9bca41824731ecd1f4a8388d8df9">EnableAtomicOptimizations</a>) {</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a741c97f1eeb4bce01ae23405af7b013d">createAMDGPUAtomicOptimizerPass</a>());</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">// FIXME: We need to run a pass to propagate the attributes when calls are</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">// supported.</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="comment">// Merge divergent exit nodes. StructurizeCFG won&#39;t recognize the multi-exit</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="comment">// regions formed by them.</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a5ec9dae3cfe6007a5d87b711ff962577">AMDGPUUnifyDivergentExitNodesID</a>);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AMDGPUTargetMachine_8cpp.html#a593c96886b956423f61fae95738c94ea">LateCFGStructurize</a>) {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a4fb815c8f9920e07c3ab6bfc0e144658">createStructurizeCFGPass</a>(<span class="keyword">true</span>)); <span class="comment">// true -&gt; SkipUniformRegions</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  }</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a701a74c44c000aec789c8e6e7fe064d6">createSinkingPass</a>());</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a997634becd97781c27421fac412b6d1c">createAMDGPUAnnotateUniformValues</a>());</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AMDGPUTargetMachine_8cpp.html#a593c96886b956423f61fae95738c94ea">LateCFGStructurize</a>) {</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    addPass(<a class="code" href="namespacellvm.html#af2e0b287bfd2b07114f4f0c8fd717c32">createSIAnnotateControlFlowPass</a>());</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  }</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a0e50ae453760e391510b61c73a9c9a59">createLCSSAPass</a>());</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;}</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="keywordtype">void</span> GCNPassConfig::addMachineSSAOptimization() {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">TargetPassConfig::addMachineSSAOptimization</a>();</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  <span class="comment">// We want to fold operands after PeepholeOptimizer has run (or as part of</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="comment">// it), because it will eliminate extra copies making it easier to fold the</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="comment">// real source operand. We want to eliminate dead instructions after, so that</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">// we see fewer uses of the copies. We then need to clean up the dead</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="comment">// instructions leftover after the operands are folded as well.</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">// XXX - Can we get away without running DeadMachineInstructionElim again?</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a2ca5de037910f55644e791f2e558ad55">SIFoldOperandsID</a>);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#ac92747c9354bee7934aa065f669fbf2c">EnableDPPCombine</a>)</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#aad541a5ee96d26dcb925be46aa4ce4a4">GCNDPPCombineID</a>);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#af84508d5d676c86da43af3573b6297ea">DeadMachineInstructionElimID</a>);</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a38646632bdd12dc749f7c466f8eb8577">SILoadStoreOptimizerID</a>);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a19c09cd2eca1e1f2e1418cbb2a30d51c">EnableSDWAPeephole</a>) {</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#ad7c193fe7a0de4116f8df0e3d08c9d84">SIPeepholeSDWAID</a>);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#a08efde8583f615980c38b4e29760fae8">EarlyMachineLICMID</a>);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#aab4d3bfd5747254364714775f3e055d4">MachineCSEID</a>);</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#a2ca5de037910f55644e791f2e558ad55">SIFoldOperandsID</a>);</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#af84508d5d676c86da43af3573b6297ea">DeadMachineInstructionElimID</a>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a66b7ac56217654622e212b933f9660f0">createSIShrinkInstructionsPass</a>());</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;}</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="keywordtype">bool</span> GCNPassConfig::addILPOpts() {</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a6011f21a3eaf820b7574a9e6b5e7da86">EnableEarlyIfConversion</a>)</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#a9cabd1b101f002bb436c15c07afaf042">EarlyIfConverterID</a>);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a3c584af6befa438063622f975dc8386a">TargetPassConfig::addILPOpts</a>();</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;}</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keywordtype">bool</span> GCNPassConfig::addInstSelector() {</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  AMDGPUPassConfig::addInstSelector();</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#af2d7896d652bb4b8d1a6b2236cabbdc5">SIFixSGPRCopiesID</a>);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a9dbe2319311c773aba6c7800204ce007">createSILowerI1CopiesPass</a>());</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a9792a09d93a10e81da846159e76a4900">createSIFixupVectorISelPass</a>());</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  addPass(<a class="code" href="namespacellvm.html#aee5f20e54d737796dcb3ee34eed8bbee">createSIAddIMGInitPass</a>());</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;}</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="keywordtype">bool</span> GCNPassConfig::addIRTranslator() {</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1IRTranslator.html">IRTranslator</a>());</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;}</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="keywordtype">bool</span> GCNPassConfig::addLegalizeMachineIR() {</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1Legalizer.html">Legalizer</a>());</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;}</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="keywordtype">bool</span> GCNPassConfig::addRegBankSelect() {</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1RegBankSelect.html">RegBankSelect</a>());</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;}</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="keywordtype">bool</span> GCNPassConfig::addGlobalInstructionSelect() {</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1InstructionSelect.html">InstructionSelect</a>());</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;}</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="keywordtype">void</span> GCNPassConfig::addPreRegAlloc() {</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a593c96886b956423f61fae95738c94ea">LateCFGStructurize</a>) {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    addPass(<a class="code" href="namespacellvm.html#abfe1f91388661efb62c0be3f2deb68ff">createAMDGPUMachineCFGStructurizerPass</a>());</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  }</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a3a03a6da0243cebb2da5a3fc53231c2d">createSIWholeQuadModePass</a>());</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;}</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="keywordtype">void</span> GCNPassConfig::addFastRegAlloc() {</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="comment">// FIXME: We have to disable the verifier here because of PHIElimination +</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="comment">// TwoAddressInstructions disabling it.</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="comment">// This must be run immediately after phi elimination and before</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <span class="comment">// TwoAddressInstructions, otherwise the processing of the tied operand of</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">// SI_ELSE will introduce a copy of the tied operand source after the else.</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  insertPass(&amp;<a class="code" href="namespacellvm.html#ae50f7215c4832bcfb5ffb377f964e061">PHIEliminationID</a>, &amp;<a class="code" href="namespacellvm.html#ac76c29aa8fd2d77aad8cf7b154591afd">SILowerControlFlowID</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="comment">// This must be run just after RegisterCoalescing.</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  insertPass(&amp;<a class="code" href="namespacellvm.html#a1a97dc750eaae6c6c05a7f2ab03cdffc">RegisterCoalescerID</a>, &amp;<a class="code" href="namespacellvm.html#a06670b5713bb433eb89b09d99636ce89">SIPreAllocateWWMRegsID</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a8473cd921ce0dee1a2b3b0ab484708cc">TargetPassConfig::addFastRegAlloc</a>();</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;}</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="keywordtype">void</span> GCNPassConfig::addOptimizedRegAlloc() {</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#a8166b0ef76dafbad4b7a9a2dc58cc160">OptExecMaskPreRA</a>) {</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    insertPass(&amp;<a class="code" href="namespacellvm.html#a4f3ce4ffd1eecf7a4fef2cce86560b1a">MachineSchedulerID</a>, &amp;<a class="code" href="namespacellvm.html#a84164748e75fe82b6f96c1014586f279">SIOptimizeExecMaskingPreRAID</a>);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    insertPass(&amp;<a class="code" href="namespacellvm.html#a84164748e75fe82b6f96c1014586f279">SIOptimizeExecMaskingPreRAID</a>, &amp;<a class="code" href="namespacellvm.html#a5475adefdba77dc9bbecf952a9bd4cf3">SIFormMemoryClausesID</a>);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    insertPass(&amp;<a class="code" href="namespacellvm.html#a4f3ce4ffd1eecf7a4fef2cce86560b1a">MachineSchedulerID</a>, &amp;<a class="code" href="namespacellvm.html#a5475adefdba77dc9bbecf952a9bd4cf3">SIFormMemoryClausesID</a>);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  }</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="comment">// This must be run immediately after phi elimination and before</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="comment">// TwoAddressInstructions, otherwise the processing of the tied operand of</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="comment">// SI_ELSE will introduce a copy of the tied operand source after the else.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  insertPass(&amp;<a class="code" href="namespacellvm.html#ae50f7215c4832bcfb5ffb377f964e061">PHIEliminationID</a>, &amp;<a class="code" href="namespacellvm.html#ac76c29aa8fd2d77aad8cf7b154591afd">SILowerControlFlowID</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="comment">// This must be run just after RegisterCoalescing.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  insertPass(&amp;<a class="code" href="namespacellvm.html#a1a97dc750eaae6c6c05a7f2ab03cdffc">RegisterCoalescerID</a>, &amp;<a class="code" href="namespacellvm.html#a06670b5713bb433eb89b09d99636ce89">SIPreAllocateWWMRegsID</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#ad3856b061dda8df885a54fe793a1efe6">EnableDCEInRA</a>)</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    insertPass(&amp;<a class="code" href="namespacellvm.html#a8b041ac21b02783220e6d32e943e1c8d">DetectDeadLanesID</a>, &amp;<a class="code" href="namespacellvm.html#af84508d5d676c86da43af3573b6297ea">DeadMachineInstructionElimID</a>);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a6481662c2fc1eb7d95b5a32939e24b94">TargetPassConfig::addOptimizedRegAlloc</a>();</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;}</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="keywordtype">bool</span> GCNPassConfig::addPreRewrite() {</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="AMDGPUTargetMachine_8cpp.html#ab7e04cd29219916e140ec484361fec2e">EnableRegReassign</a>) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#a630ed80e9a19d7f0dd6638acc880ef7a">GCNNSAReassignID</a>);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#a9465e42602ae119c43df7a123440e8d9">GCNRegBankReassignID</a>);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  }</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="keywordtype">void</span> GCNPassConfig::addPostRegAlloc() {</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#adad6aec73fd88d0ca791cb635336c9dd">SIFixVGPRCopiesID</a>);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">getOptLevel</a>() &gt; <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#af0bd5dfc94e9f1bf4231e350edee963a">SIOptimizeExecMaskingID</a>);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a40a9d9de0a8ca42af17c54cf1272fd11">TargetPassConfig::addPostRegAlloc</a>();</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="comment">// Equivalent of PEI for SGPRs.</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a672d885fed78f2c8c479b27b9e34ac75">SILowerSGPRSpillsID</a>);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;}</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="keywordtype">void</span> GCNPassConfig::addPreSched2() {</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;}</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="keywordtype">void</span> GCNPassConfig::addPreEmitPass() {</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ad3e07c57f1f7331ea2dce6becb604ca4">createSIMemoryLegalizerPass</a>());</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ae1f1b566607514b37834c2667e016954">createSIInsertWaitcntsPass</a>());</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a66b7ac56217654622e212b933f9660f0">createSIShrinkInstructionsPass</a>());</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a1ce45e5b72435b4b7423275d41cd2b63">createSIModeRegisterPass</a>());</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  <span class="comment">// The hazard recognizer that runs as part of the post-ra scheduler does not</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">// guarantee to be able handle all hazards correctly. This is because if there</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="comment">// are multiple scheduling regions in a basic block, the regions are scheduled</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="comment">// bottom up, so when we begin to schedule a region we don&#39;t know what</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="comment">// instructions were emitted directly before it.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="comment">// Here we add a stand-alone hazard recognizer pass which can handle all</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="comment">// cases.</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="comment">// FIXME: This stand-alone pass will emit indiv. S_NOP 0, as needed. It would</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="comment">// be better for it to emit S_NOP &lt;N&gt; when possible.</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a0a8b2bf85c8335aebd5f41c86485d89e">PostRAHazardRecognizerID</a>);</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a9e0905131174d9799680020d27b59475">SIInsertSkipsPassID</a>);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a6efaf90f46371b2a436e3d95530491fe">BranchRelaxationPassID</a>);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;}</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNTargetMachine.html#a704ab5e98d818dd7cd40cfd96eb5ec3c"> 1000</a></span>&#160;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code" href="classllvm_1_1GCNTargetMachine.html#a704ab5e98d818dd7cd40cfd96eb5ec3c">GCNTargetMachine::createPassConfig</a>(<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM) {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> GCNPassConfig(*<span class="keyword">this</span>, PM);</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;}</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNTargetMachine.html#a6d6bfef3aab11a4138ad665a8a29ad07"> 1004</a></span>&#160;<a class="code" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> *<a class="code" href="classllvm_1_1GCNTargetMachine.html#a6d6bfef3aab11a4138ad665a8a29ad07">GCNTargetMachine::createDefaultFuncInfoYAML</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">yaml::SIMachineFunctionInfo</a>();</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;}</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<a class="code" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> *</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNTargetMachine.html#a5f21271c9d2a610d15219c54ba44bef3"> 1009</a></span>&#160;<a class="code" href="classllvm_1_1GCNTargetMachine.html#a5f21271c9d2a610d15219c54ba44bef3">GCNTargetMachine::convertFuncInfoToYAML</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">yaml::SIMachineFunctionInfo</a>(*MFI,</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;                                         *MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>());</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;}</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNTargetMachine.html#a546e4834a3dc92d96ef8b7598f552a45"> 1015</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1GCNTargetMachine.html#a546e4834a3dc92d96ef8b7598f552a45">GCNTargetMachine::parseMachineFunctionInfo</a>(</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> &amp;MFI_, <a class="code" href="structllvm_1_1PerFunctionMIParsingState.html">PerFunctionMIParsingState</a> &amp;PFS,</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="classllvm_1_1SMDiagnostic.html">SMDiagnostic</a> &amp;<a class="code" href="classllvm_1_1Error.html">Error</a>, <a class="code" href="classllvm_1_1SMRange.html">SMRange</a> &amp;SourceRange)<span class="keyword"> const </span>{</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">yaml::SIMachineFunctionInfo</a> &amp;YamlMFI =</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      <span class="keyword">reinterpret_cast&lt;</span><span class="keyword">const </span><a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">yaml::SIMachineFunctionInfo</a> &amp;<span class="keyword">&gt;</span>(MFI_);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = PFS.<a class="code" href="structllvm_1_1PerFunctionMIParsingState.html#ae7f8c6f160583712d2adaafb4cca24fe">MF</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af2868bcc4c53428a88466a7c8afb9f8f">initializeBaseYamlFields</a>(YamlMFI);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keyword">auto</span> parseRegister = [&amp;](<span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">yaml::StringValue</a> &amp;RegName, <span class="keywordtype">unsigned</span> &amp;RegVal) {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3fda48a2ee4b4bf619b6fd0be62c1863">parseNamedRegisterReference</a>(PFS, RegVal, RegName.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">Value</a>, Error)) {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;      SourceRange = RegName.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a62537bd770b4aa64686f83ff5d57392e">SourceRange</a>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    }</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  };</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keyword">auto</span> diagnoseRegisterClass = [&amp;](<span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">yaml::StringValue</a> &amp;RegName) {</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="comment">// Create a diagnostic for a the register string literal.</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MemoryBuffer.html">MemoryBuffer</a> &amp;Buffer =</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;        *PFS.<a class="code" href="structllvm_1_1PerFunctionMIParsingState.html#a04c6eaa02b55eaf51e4b182bd0c640cb">SM</a>-&gt;<a class="code" href="classllvm_1_1SourceMgr.html#a5b4ee23fc51562163af02001998eaef1">getMemoryBuffer</a>(PFS.<a class="code" href="structllvm_1_1PerFunctionMIParsingState.html#a04c6eaa02b55eaf51e4b182bd0c640cb">SM</a>-&gt;<a class="code" href="classllvm_1_1SourceMgr.html#a208a36067279ac9669eb29f34ae9daed">getMainFileID</a>());</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    Error = <a class="code" href="classllvm_1_1SMDiagnostic.html">SMDiagnostic</a>(*PFS.<a class="code" href="structllvm_1_1PerFunctionMIParsingState.html#a04c6eaa02b55eaf51e4b182bd0c640cb">SM</a>, <a class="code" href="classllvm_1_1SMLoc.html">SMLoc</a>(), Buffer.<a class="code" href="classllvm_1_1MemoryBuffer.html#a2037f11968aa30bfda0b4de9f335624d">getBufferIdentifier</a>(), 1,</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                         RegName.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">Value</a>.size(), <a class="code" href="classllvm_1_1SourceMgr.html#a346262ff27e71aff626fe6548ef8a777adaf658d40b0b4eb15c0350864c87c2b8">SourceMgr::DK_Error</a>,</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                         <span class="stringliteral">&quot;incorrect register class for field&quot;</span>, RegName.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">Value</a>,</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;                         <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>, <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    SourceRange = RegName.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a62537bd770b4aa64686f83ff5d57392e">SourceRange</a>;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  };</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">if</span> (parseRegister(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afae943f235ffb0ac6224181bc5d3b213">ScratchRSrcReg</a>, MFI-&gt;ScratchRSrcReg) ||</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;      parseRegister(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa99b296be3a1a7d897830f8a543ae400">ScratchWaveOffsetReg</a>, MFI-&gt;ScratchWaveOffsetReg) ||</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;      parseRegister(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a820d8ccceda9b8f7790330579694ef91">FrameOffsetReg</a>, MFI-&gt;FrameOffsetReg) ||</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      parseRegister(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afba5cd76321da56b47ddaf51c4727576">StackPtrOffsetReg</a>, MFI-&gt;StackPtrOffsetReg))</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;ScratchRSrcReg != AMDGPU::PRIVATE_RSRC_REG &amp;&amp;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      !AMDGPU::SGPR_128RegClass.contains(MFI-&gt;ScratchRSrcReg)) {</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keywordflow">return</span> diagnoseRegisterClass(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afae943f235ffb0ac6224181bc5d3b213">ScratchRSrcReg</a>);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  }</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;ScratchWaveOffsetReg != AMDGPU::SCRATCH_WAVE_OFFSET_REG &amp;&amp;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      !AMDGPU::SGPR_32RegClass.contains(MFI-&gt;ScratchWaveOffsetReg)) {</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    <span class="keywordflow">return</span> diagnoseRegisterClass(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa99b296be3a1a7d897830f8a543ae400">ScratchWaveOffsetReg</a>);</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  }</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;FrameOffsetReg != AMDGPU::FP_REG &amp;&amp;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      !AMDGPU::SGPR_32RegClass.contains(MFI-&gt;FrameOffsetReg)) {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="keywordflow">return</span> diagnoseRegisterClass(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a820d8ccceda9b8f7790330579694ef91">FrameOffsetReg</a>);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  }</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;StackPtrOffsetReg != AMDGPU::SP_REG &amp;&amp;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;      !AMDGPU::SGPR_32RegClass.contains(MFI-&gt;StackPtrOffsetReg)) {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keywordflow">return</span> diagnoseRegisterClass(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afba5cd76321da56b47ddaf51c4727576">StackPtrOffsetReg</a>);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  }</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keyword">auto</span> parseAndCheckArgument = [&amp;](<span class="keyword">const</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;yaml::SIArgument&gt;</a> &amp;A,</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC,</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                                   <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>, <span class="keywordtype">unsigned</span> UserSGPRs,</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                                   <span class="keywordtype">unsigned</span> SystemSGPRs) {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="comment">// Skip parsing if it&#39;s not present.</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordflow">if</span> (!A)</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">if</span> (A-&gt;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#aee7092dfb1f083a6426130a437121849">IsRegister</a>) {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a3fda48a2ee4b4bf619b6fd0be62c1863">parseNamedRegisterReference</a>(PFS, Reg, A-&gt;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">Value</a>, Error)) {</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;        SourceRange = A-&gt;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a62537bd770b4aa64686f83ff5d57392e">SourceRange</a>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <span class="keywordflow">if</span> (!RC.contains(Reg))</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        <span class="keywordflow">return</span> diagnoseRegisterClass(A-&gt;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      Arg = <a class="code" href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">ArgDescriptor::createRegister</a>(Reg);</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      Arg = <a class="code" href="structllvm_1_1ArgDescriptor.html#a2b90780a92bdcaed0a47e50d86ec6e6b">ArgDescriptor::createStack</a>(A-&gt;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">StackOffset</a>);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="comment">// Check and apply the optional mask.</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">if</span> (A-&gt;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">Mask</a>)</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      Arg = <a class="code" href="structllvm_1_1ArgDescriptor.html#a5ba9ffd4c829c39d10d780ebd8c55ed9">ArgDescriptor::createArg</a>(Arg, A-&gt;<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">Mask</a>.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>());</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    MFI-&gt;NumUserSGPRs += UserSGPRs;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    MFI-&gt;NumSystemSGPRs += SystemSGPRs;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  };</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="keywordflow">if</span> (YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a> &amp;&amp;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      (parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;PrivateSegmentBuffer,</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                             AMDGPU::SGPR_128RegClass,</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a15c9948424096818cda93327de8345a8">PrivateSegmentBuffer</a>, 4, 0) ||</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;DispatchPtr,</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                             AMDGPU::SReg_64RegClass, MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade8d1371d868ed5faaea7710aced1eff">DispatchPtr</a>,</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                             2, 0) ||</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;QueuePtr, AMDGPU::SReg_64RegClass,</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">QueuePtr</a>, 2, 0) ||</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;KernargSegmentPtr,</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                             AMDGPU::SReg_64RegClass,</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ab0303f30b08e804220730feac44a5880">KernargSegmentPtr</a>, 2, 0) ||</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;DispatchID,</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;                             AMDGPU::SReg_64RegClass, MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a42381ce8015f81db8cf591030d5e5863">DispatchID</a>,</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                             2, 0) ||</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;FlatScratchInit,</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                             AMDGPU::SReg_64RegClass,</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade04e61f515d6522a4f300c88bea66d6">FlatScratchInit</a>, 2, 0) ||</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;PrivateSegmentSize,</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                             AMDGPU::SGPR_32RegClass,</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a3efcfd6546ab809d0d133983190eaff8">PrivateSegmentSize</a>, 0, 0) ||</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;WorkGroupIDX,</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                             AMDGPU::SGPR_32RegClass, MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#afd191e63ef0aa2a01dd831061eef82ce">WorkGroupIDX</a>,</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                             0, 1) ||</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;WorkGroupIDY,</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;                             AMDGPU::SGPR_32RegClass, MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a161c5fd1ec307e6a2ee486cb085d2fbf">WorkGroupIDY</a>,</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                             0, 1) ||</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;WorkGroupIDZ,</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                             AMDGPU::SGPR_32RegClass, MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a21dd05fd0635d96f9ec6aeb2581cfc50">WorkGroupIDZ</a>,</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                             0, 1) ||</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;WorkGroupInfo,</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;                             AMDGPU::SGPR_32RegClass,</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6918593b5d70a5a1779e27e3bb6ad20c">WorkGroupInfo</a>, 0, 1) ||</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;PrivateSegmentWaveByteOffset,</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                             AMDGPU::SGPR_32RegClass,</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">PrivateSegmentWaveByteOffset</a>, 0, 1) ||</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;ImplicitArgPtr,</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                             AMDGPU::SReg_64RegClass,</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a4367370c92803e2cf72ee3bc26f97520">ImplicitArgPtr</a>, 0, 0) ||</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;ImplicitBufferPtr,</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;                             AMDGPU::SReg_64RegClass,</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ae747b1bb20161699442a10c32d1c83fc">ImplicitBufferPtr</a>, 2, 0) ||</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;WorkItemIDX,</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                             AMDGPU::VGPR_32RegClass,</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#ada579eecd637ec5006a3bd6528b4bcc5">WorkItemIDX</a>, 0, 0) ||</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;WorkItemIDY,</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;                             AMDGPU::VGPR_32RegClass,</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a89c7432158b2f308f29bd9d024990df0">WorkItemIDY</a>, 0, 0) ||</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;       parseAndCheckArgument(YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">ArgInfo</a>-&gt;WorkItemIDZ,</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;                             AMDGPU::VGPR_32RegClass,</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                             MFI-&gt;ArgInfo.<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6a2845dd7c699ffbb46fc6e809ffd2e4">WorkItemIDZ</a>, 0, 0)))</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5a50bb6797aa5aab9e0fff1f149930e3">Mode</a>.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">Mode</a>.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a0609f372b1e45f378d3b89ddf97ceaa0">IEEE</a>;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5a50bb6797aa5aab9e0fff1f149930e3">Mode</a>.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">Mode</a>.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a1d5dd9919ead63bd4811537de31545da">DX10Clamp</a>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5a50bb6797aa5aab9e0fff1f149930e3">Mode</a>.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">FP32Denormals</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">Mode</a>.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a4e87db9cd1d5f40658311e2bf1ce1f1c">FP32Denormals</a>;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5a50bb6797aa5aab9e0fff1f149930e3">Mode</a>.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7751952bba0b95bc76bfb6d3a943bf87">FP64FP16Denormals</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">Mode</a>.<a class="code" href="structllvm_1_1yaml_1_1SIMode.html#a42214d83242c5f5e43b873b16e7eefc9">FP64FP16Denormals</a>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;}</div><div class="ttc" id="namespacellvm_html_a7e39bf7339f0cec2c2a2977775fc9060"><div class="ttname"><a href="namespacellvm.html#a7e39bf7339f0cec2c2a2977775fc9060">llvm::createSpeculativeExecutionPass</a></div><div class="ttdeci">FunctionPass * createSpeculativeExecutionPass()</div><div class="ttdef"><b>Definition:</b> <a href="SpeculativeExecution_8cpp_source.html#l00297">SpeculativeExecution.cpp:297</a></div></div>
<div class="ttc" id="namespacellvm_html_a5475adefdba77dc9bbecf952a9bd4cf3"><div class="ttname"><a href="namespacellvm.html#a5475adefdba77dc9bbecf952a9bd4cf3">llvm::SIFormMemoryClausesID</a></div><div class="ttdeci">char &amp; SIFormMemoryClausesID</div><div class="ttdef"><b>Definition:</b> <a href="SIFormMemoryClauses_8cpp_source.html#l00094">SIFormMemoryClauses.cpp:94</a></div></div>
<div class="ttc" id="classllvm_1_1Pass_html"><div class="ttname"><a href="classllvm_1_1Pass.html">llvm::Pass</a></div><div class="ttdoc">Pass interface - Implemented by all &amp;#39;passes&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00078">Pass.h:78</a></div></div>
<div class="ttc" id="namespacellvm_html_a858a3b27b3133c865a7994d740abf23e"><div class="ttname"><a href="namespacellvm.html#a858a3b27b3133c865a7994d740abf23e">llvm::createAMDGPUPropagateAttributesEarlyPass</a></div><div class="ttdeci">FunctionPass * createAMDGPUPropagateAttributesEarlyPass(const TargetMachine *)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPropagateAttributes_8cpp_source.html#l00329">AMDGPUPropagateAttributes.cpp:329</a></div></div>
<div class="ttc" id="MIParser_8h_html"><div class="ttname"><a href="MIParser_8h.html">MIParser.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ae040857e54926714367245b71d69155f"><div class="ttname"><a href="namespacellvm.html#ae040857e54926714367245b71d69155f">llvm::createStraightLineStrengthReducePass</a></div><div class="ttdeci">FunctionPass * createStraightLineStrengthReducePass()</div><div class="ttdef"><b>Definition:</b> <a href="StraightLineStrengthReduce_8cpp_source.html#l00256">StraightLineStrengthReduce.cpp:256</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1MemoryBuffer_html_a2037f11968aa30bfda0b4de9f335624d"><div class="ttname"><a href="classllvm_1_1MemoryBuffer.html#a2037f11968aa30bfda0b4de9f335624d">llvm::MemoryBuffer::getBufferIdentifier</a></div><div class="ttdeci">virtual StringRef getBufferIdentifier() const</div><div class="ttdoc">Return an identifier for this buffer, typically the filename it was read from. </div><div class="ttdef"><b>Definition:</b> <a href="MemoryBuffer_8h_source.html#l00069">MemoryBuffer.h:69</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1StringValue_html_a7b5941aef995e9272fb38c7b69fbb6e4"><div class="ttname"><a href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">llvm::yaml::StringValue::Value</a></div><div class="ttdeci">std::string Value</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00035">MIRYamlMapping.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a820d8ccceda9b8f7790330579694ef91"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a820d8ccceda9b8f7790330579694ef91">llvm::yaml::SIMachineFunctionInfo::FrameOffsetReg</a></div><div class="ttdeci">StringValue FrameOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00280">SIMachineFunctionInfo.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1SMRange_html"><div class="ttname"><a href="classllvm_1_1SMRange.html">llvm::SMRange</a></div><div class="ttdoc">Represents a range in source code. </div><div class="ttdef"><b>Definition:</b> <a href="SMLoc_8h_source.html#l00048">SMLoc.h:48</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ade8d1371d868ed5faaea7710aced1eff"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade8d1371d868ed5faaea7710aced1eff">llvm::AMDGPUFunctionArgInfo::DispatchPtr</a></div><div class="ttdeci">ArgDescriptor DispatchPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00125">AMDGPUArgumentUsageInfo.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a81b02eb89292775ff6e6a2ece94f961f"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a81b02eb89292775ff6e6a2ece94f961f">llvm::TargetMachine::getTargetFeatureString</a></div><div class="ttdeci">StringRef getTargetFeatureString() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00113">TargetMachine.h:113</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ad3856b061dda8df885a54fe793a1efe6"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ad3856b061dda8df885a54fe793a1efe6">EnableDCEInRA</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableDCEInRA(&quot;amdgpu-dce-in-ra&quot;, cl::init(true), cl::Hidden, cl::desc(&quot;Enable machine DCE inside regalloc&quot;))</div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00106">TargetOptions.h:106</a></div></div>
<div class="ttc" id="TargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aa4a596c65b215aae8d1ae5da8d1b63fc"><div class="ttname"><a href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">llvm::getTheGCNTarget</a></div><div class="ttdeci">Target &amp; getTheGCNTarget()</div><div class="ttdoc">The target for GCN GPUs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetInfo_8cpp_source.html#l00025">AMDGPUTargetInfo.cpp:25</a></div></div>
<div class="ttc" id="ErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="namespacellvm_html_a1b7ec2a65f40b06bff6088a8f1480cb5"><div class="ttname"><a href="namespacellvm.html#a1b7ec2a65f40b06bff6088a8f1480cb5">llvm::initializeAMDGPUDAGToDAGISelPass</a></div><div class="ttdeci">void initializeAMDGPUDAGToDAGISelPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1AAResults_html_ae4fcea773b8fc3af6c3c579ebcc7c692"><div class="ttname"><a href="classllvm_1_1AAResults.html#ae4fcea773b8fc3af6c3c579ebcc7c692">llvm::AAResults::addAAResult</a></div><div class="ttdeci">void addAAResult(AAResultT &amp;AAResult)</div><div class="ttdoc">Register a specific AA result. </div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00320">AliasAnalysis.h:320</a></div></div>
<div class="ttc" id="AMDGPUTargetTransformInfo_8h_html"><div class="ttname"><a href="AMDGPUTargetTransformInfo_8h.html">AMDGPUTargetTransformInfo.h</a></div><div class="ttdoc">This file a TargetTransformInfo::Concept conforming object specific to the AMDGPU target machine...</div></div>
<div class="ttc" id="namespacellvm_html_af2e0b287bfd2b07114f4f0c8fd717c32"><div class="ttname"><a href="namespacellvm.html#af2e0b287bfd2b07114f4f0c8fd717c32">llvm::createSIAnnotateControlFlowPass</a></div><div class="ttdeci">FunctionPass * createSIAnnotateControlFlowPass()</div><div class="ttdoc">Create the annotation pass. </div><div class="ttdef"><b>Definition:</b> <a href="SIAnnotateControlFlow_8cpp_source.html#l00374">SIAnnotateControlFlow.cpp:374</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ab1daa0f11648eb67d340b69f83f6e196"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ab1daa0f11648eb67d340b69f83f6e196">LLVMInitializeAMDGPUTarget</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeAMDGPUTarget()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00186">AMDGPUTargetMachine.cpp:186</a></div></div>
<div class="ttc" id="namespacellvm_html_aba8bf6a4106b5321fe6f4dee0e99727a"><div class="ttname"><a href="namespacellvm.html#aba8bf6a4106b5321fe6f4dee0e99727a">llvm::getEffectiveCodeModel</a></div><div class="ttdeci">CodeModel::Model getEffectiveCodeModel(Optional&lt; CodeModel::Model &gt; CM, CodeModel::Model Default)</div><div class="ttdoc">Helper method for getting the code model, returning Default if CM does not have a value...</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00381">TargetMachine.h:381</a></div></div>
<div class="ttc" id="namespacellvm_html_a4556b575343ffecd092458b569ec3949"><div class="ttname"><a href="namespacellvm.html#a4556b575343ffecd092458b569ec3949">llvm::createAMDGPUAlwaysInlinePass</a></div><div class="ttdeci">ModulePass * createAMDGPUAlwaysInlinePass(bool GlobalOpt=true)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAlwaysInlinePass_8cpp_source.html#l00153">AMDGPUAlwaysInlinePass.cpp:153</a></div></div>
<div class="ttc" id="classllvm_1_1GCNIterativeScheduler_html_a8f50e93e5644e2551f440ae6efd60014a22b41edb7c96fd84528ddc72ab613c99"><div class="ttname"><a href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a22b41edb7c96fd84528ddc72ab613c99">llvm::GCNIterativeScheduler::SCHEDULE_MINREGFORCED</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNIterativeScheduler_8h_source.html#l00033">GCNIterativeScheduler.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a6918593b5d70a5a1779e27e3bb6ad20c"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6918593b5d70a5a1779e27e3bb6ad20c">llvm::AMDGPUFunctionArgInfo::WorkGroupInfo</a></div><div class="ttdeci">ArgDescriptor WorkGroupInfo</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00136">AMDGPUArgumentUsageInfo.h:136</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a8e84758998af59452fa777bfd7b7d7d1"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a8e84758998af59452fa777bfd7b7d7d1">getGPUOrDefault</a></div><div class="ttdeci">static LLVM_READNONE StringRef getGPUOrDefault(const Triple &amp;TT, StringRef GPU)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00337">AMDGPUTargetMachine.cpp:337</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a6a2845dd7c699ffbb46fc6e809ffd2e4"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a6a2845dd7c699ffbb46fc6e809ffd2e4">llvm::AMDGPUFunctionArgInfo::WorkItemIDZ</a></div><div class="ttdeci">ArgDescriptor WorkItemIDZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00149">AMDGPUArgumentUsageInfo.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1PassManagerBuilder_html"><div class="ttname"><a href="classllvm_1_1PassManagerBuilder.html">llvm::PassManagerBuilder</a></div><div class="ttdoc">PassManagerBuilder - This class is used to set up a standard optimization sequence for languages like...</div><div class="ttdef"><b>Definition:</b> <a href="Transforms_2IPO_2PassManagerBuilder_8h_source.html#l00058">PassManagerBuilder.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00032">AMDGPUTargetMachine.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html_ad4d6223d1bf9a97eb50dc9af10fededa"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html#ad4d6223d1bf9a97eb50dc9af10fededa">llvm::GCNTargetMachine::GCNTargetMachine</a></div><div class="ttdeci">GCNTargetMachine(const Target &amp;T, const Triple &amp;TT, StringRef CPU, StringRef FS, TargetOptions Options, Optional&lt; Reloc::Model &gt; RM, Optional&lt; CodeModel::Model &gt; CM, CodeGenOpt::Level OL, bool JIT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00503">AMDGPUTargetMachine.cpp:503</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">llvm::CodeModel::Small</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a98359a94cdeab1caf05848042302ecfc"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">llvm::yaml::SIArgument::RegisterName</a></div><div class="ttdeci">StringValue RegisterName</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00121">SIMachineFunctionInfo.h:121</a></div></div>
<div class="ttc" id="namespacellvm_html_a4b9af1dafaa28e4ffc42b8d0ed9a5e5f"><div class="ttname"><a href="namespacellvm.html#a4b9af1dafaa28e4ffc42b8d0ed9a5e5f">llvm::initializeSIFixVGPRCopiesPass</a></div><div class="ttdeci">void initializeSIFixVGPRCopiesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a835d2863dbd2cfd8c184a6a94923b61f"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">llvm::TargetPassConfig::addIRPasses</a></div><div class="ttdeci">virtual void addIRPasses()</div><div class="ttdoc">Add common target configurable passes that perform LLVM IR to IR transforms following machine indepen...</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l00611">TargetPassConfig.cpp:611</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a2c3d47dad6614defab314c584aa36823"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a2c3d47dad6614defab314c584aa36823">EnableLoadStoreVectorizer</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLoadStoreVectorizer(&quot;amdgpu-load-store-vectorizer&quot;, cl::desc(&quot;Enable load store vectorizer&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_html_ad7ce409b5a1942d5fb1b3a2b3a204a66"><div class="ttname"><a href="namespacellvm.html#ad7ce409b5a1942d5fb1b3a2b3a204a66">llvm::createR600ISelDag</a></div><div class="ttdeci">FunctionPass * createR600ISelDag(TargetMachine *TM, CodeGenOpt::Level OptLevel)</div><div class="ttdoc">This pass converts a legalized DAG into a R600-specific. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelDAGToDAG_8cpp_source.html#l00398">AMDGPUISelDAGToDAG.cpp:398</a></div></div>
<div class="ttc" id="namespacellvm_html_a51caa10e878c61bb2e6ef66f079f775b"><div class="ttname"><a href="namespacellvm.html#a51caa10e878c61bb2e6ef66f079f775b">llvm::initializeSIInsertWaitcntsPass</a></div><div class="ttdeci">void initializeSIInsertWaitcntsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a630ed80e9a19d7f0dd6638acc880ef7a"><div class="ttname"><a href="namespacellvm.html#a630ed80e9a19d7f0dd6638acc880ef7a">llvm::GCNNSAReassignID</a></div><div class="ttdeci">char &amp; GCNNSAReassignID</div><div class="ttdef"><b>Definition:</b> <a href="GCNNSAReassign_8cpp_source.html#l00109">GCNNSAReassign.cpp:109</a></div></div>
<div class="ttc" id="namespacellvm_html_a0569ce99128a2aab55f0b50dc671695f"><div class="ttname"><a href="namespacellvm.html#a0569ce99128a2aab55f0b50dc671695f">llvm::initializeSIFormMemoryClausesPass</a></div><div class="ttdeci">void initializeSIFormMemoryClausesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="namespacellvm_html_aa21e10c20c38a113fe8f605b018ec325"><div class="ttname"><a href="namespacellvm.html#aa21e10c20c38a113fe8f605b018ec325">llvm::createR600OpenCLImageTypeLoweringPass</a></div><div class="ttdeci">ModulePass * createR600OpenCLImageTypeLoweringPass()</div><div class="ttdef"><b>Definition:</b> <a href="R600OpenCLImageTypeLoweringPass_8cpp_source.html#l00386">R600OpenCLImageTypeLoweringPass.cpp:386</a></div></div>
<div class="ttc" id="namespacellvm_html_a73b2fbbc0e7224f21d5d14ecb0b78515"><div class="ttname"><a href="namespacellvm.html#a73b2fbbc0e7224f21d5d14ecb0b78515">llvm::initializeAMDGPUAnnotateKernelFeaturesPass</a></div><div class="ttdeci">void initializeAMDGPUAnnotateKernelFeaturesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a05856d96e88224279af8b29edfd1c9ad"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">llvm::TargetMachine::TargetTriple</a></div><div class="ttdeci">Triple TargetTriple</div><div class="ttdoc">Triple string, CPU name, and target feature strings the TargetMachine instance is created with...</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00084">TargetMachine.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a5a777de4cd152c5b22b9d28439326d50"><div class="ttname"><a href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">llvm::Triple::getOS</a></div><div class="ttdeci">OSType getOS() const</div><div class="ttdoc">getOS - Get the parsed operating system type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00306">Triple.h:306</a></div></div>
<div class="ttc" id="structllvm_1_1PerFunctionMIParsingState_html_a04c6eaa02b55eaf51e4b182bd0c640cb"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html#a04c6eaa02b55eaf51e4b182bd0c640cb">llvm::PerFunctionMIParsingState::SM</a></div><div class="ttdeci">SourceMgr * SM</div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00162">MIParser.h:162</a></div></div>
<div class="ttc" id="namespacellvm_html_aa6ca76d953b095c7afcc77789e3bb56c"><div class="ttname"><a href="namespacellvm.html#aa6ca76d953b095c7afcc77789e3bb56c">llvm::initializeAMDGPUAtomicOptimizerPass</a></div><div class="ttdeci">void initializeAMDGPUAtomicOptimizerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00094">AMDGPUTargetMachine.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1SIScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1SIScheduleDAGMI.html">llvm::SIScheduleDAGMI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00428">SIMachineScheduler.h:428</a></div></div>
<div class="ttc" id="namespacellvm_html_a38646632bdd12dc749f7c466f8eb8577"><div class="ttname"><a href="namespacellvm.html#a38646632bdd12dc749f7c466f8eb8577">llvm::SILoadStoreOptimizerID</a></div><div class="ttdeci">char &amp; SILoadStoreOptimizerID</div><div class="ttdef"><b>Definition:</b> <a href="SILoadStoreOptimizer_8cpp_source.html#l00564">SILoadStoreOptimizer.cpp:564</a></div></div>
<div class="ttc" id="namespacellvm_html_a9574ec5c392043ed278f101419014d92"><div class="ttname"><a href="namespacellvm.html#a9574ec5c392043ed278f101419014d92">llvm::getTheAMDGPUTarget</a></div><div class="ttdeci">Target &amp; getTheAMDGPUTarget()</div><div class="ttdoc">The target which supports all AMD GPUs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetInfo_8cpp_source.html#l00020">AMDGPUTargetInfo.cpp:20</a></div></div>
<div class="ttc" id="namespacellvm_html_ad7c193fe7a0de4116f8df0e3d08c9d84"><div class="ttname"><a href="namespacellvm.html#ad7c193fe7a0de4116f8df0e3d08c9d84">llvm::SIPeepholeSDWAID</a></div><div class="ttdeci">char &amp; SIPeepholeSDWAID</div><div class="ttdef"><b>Definition:</b> <a href="SIPeepholeSDWA_8cpp_source.html#l00217">SIPeepholeSDWA.cpp:217</a></div></div>
<div class="ttc" id="namespacellvm_html_a204414780bd00af8c1ce2b23b744f5d4"><div class="ttname"><a href="namespacellvm.html#a204414780bd00af8c1ce2b23b744f5d4">llvm::initializeSIModeRegisterPass</a></div><div class="ttdeci">void initializeSIModeRegisterPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a880662d041b13f58b6ebe34da5bb4822"><div class="ttname"><a href="namespacellvm.html#a880662d041b13f58b6ebe34da5bb4822">llvm::initializeAMDGPUSimplifyLibCallsPass</a></div><div class="ttdeci">void initializeAMDGPUSimplifyLibCallsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="AMDGPUCallLowering_8h_html"><div class="ttname"><a href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM calls to machine code calls. </div></div>
<div class="ttc" id="namespacellvm_html_a85d339220c3769c26cc027fe4cc4dfee"><div class="ttname"><a href="namespacellvm.html#a85d339220c3769c26cc027fe4cc4dfee">llvm::FuncletLayoutID</a></div><div class="ttdeci">char &amp; FuncletLayoutID</div><div class="ttdoc">This pass lays out funclets contiguously. </div><div class="ttdef"><b>Definition:</b> <a href="FuncletLayout_8cpp_source.html#l00039">FuncletLayout.cpp:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">llvm::Reloc::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00022">CodeGen.h:22</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a3efcfd6546ab809d0d133983190eaff8"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a3efcfd6546ab809d0d133983190eaff8">llvm::AMDGPUFunctionArgInfo::PrivateSegmentSize</a></div><div class="ttdeci">ArgDescriptor PrivateSegmentSize</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00130">AMDGPUArgumentUsageInfo.h:130</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ada579eecd637ec5006a3bd6528b4bcc5"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ada579eecd637ec5006a3bd6528b4bcc5">llvm::AMDGPUFunctionArgInfo::WorkItemIDX</a></div><div class="ttdeci">ArgDescriptor WorkItemIDX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00147">AMDGPUArgumentUsageInfo.h:147</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aca2878b6eed339f5ef7c6b983849f405"><div class="ttname"><a href="namespacellvm.html#aca2878b6eed339f5ef7c6b983849f405">llvm::createLowerSwitchPass</a></div><div class="ttdeci">FunctionPass * createLowerSwitchPass()</div><div class="ttdef"><b>Definition:</b> <a href="LowerSwitch_8cpp_source.html#l00143">LowerSwitch.cpp:143</a></div></div>
<div class="ttc" id="namespacellvm_html_abe875c3e33efc0f9c38db4dbf5164db7"><div class="ttname"><a href="namespacellvm.html#abe875c3e33efc0f9c38db4dbf5164db7">llvm::initializeAMDGPULowerKernelAttributesPass</a></div><div class="ttdeci">void initializeAMDGPULowerKernelAttributesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a1a97dc750eaae6c6c05a7f2ab03cdffc"><div class="ttname"><a href="namespacellvm.html#a1a97dc750eaae6c6c05a7f2ab03cdffc">llvm::RegisterCoalescerID</a></div><div class="ttdeci">char &amp; RegisterCoalescerID</div><div class="ttdoc">RegisterCoalescer - This pass merges live ranges to eliminate copies. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterCoalescer_8cpp_source.html#l00379">RegisterCoalescer.cpp:379</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a89c7432158b2f308f29bd9d024990df0"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a89c7432158b2f308f29bd9d024990df0">llvm::AMDGPUFunctionArgInfo::WorkItemIDY</a></div><div class="ttdeci">ArgDescriptor WorkItemIDY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00148">AMDGPUArgumentUsageInfo.h:148</a></div></div>
<div class="ttc" id="namespacellvm_html_a9cabd1b101f002bb436c15c07afaf042"><div class="ttname"><a href="namespacellvm.html#a9cabd1b101f002bb436c15c07afaf042">llvm::EarlyIfConverterID</a></div><div class="ttdeci">char &amp; EarlyIfConverterID</div><div class="ttdoc">EarlyIfConverter - This pass performs if-conversion on SSA form by inserting cmov instructions...</div><div class="ttdef"><b>Definition:</b> <a href="EarlyIfConversion_8cpp_source.html#l00727">EarlyIfConversion.cpp:727</a></div></div>
<div class="ttc" id="namespacellvm_html_a957bd83e72bd73fdb1307b5d04648fb6"><div class="ttname"><a href="namespacellvm.html#a957bd83e72bd73fdb1307b5d04648fb6">llvm::initializeR600ControlFlowFinalizerPass</a></div><div class="ttdeci">void initializeR600ControlFlowFinalizerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a2aa20ea1e717be56fd9ccb1cc2c3f126"><div class="ttname"><a href="namespacellvm.html#a2aa20ea1e717be56fd9ccb1cc2c3f126">llvm::initializeAMDGPUAnnotateUniformValuesPass</a></div><div class="ttdeci">void initializeAMDGPUAnnotateUniformValuesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_afd191e63ef0aa2a01dd831061eef82ce"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#afd191e63ef0aa2a01dd831061eef82ce">llvm::AMDGPUFunctionArgInfo::WorkGroupIDX</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00133">AMDGPUArgumentUsageInfo.h:133</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a71969d8670845bfa9d80ba2197dba678"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a71969d8670845bfa9d80ba2197dba678">llvm::CodeGenOpt::Aggressive</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00056">CodeGen.h:56</a></div></div>
<div class="ttc" id="namespacellvm_html_a0e50ae453760e391510b61c73a9c9a59"><div class="ttname"><a href="namespacellvm.html#a0e50ae453760e391510b61c73a9c9a59">llvm::createLCSSAPass</a></div><div class="ttdeci">Pass * createLCSSAPass()</div><div class="ttdef"><b>Definition:</b> <a href="LCSSA_8cpp_source.html#l00467">LCSSA.cpp:467</a></div></div>
<div class="ttc" id="namespacellvm_html_a9b21fd410165d44c2966caaf7c0e21af"><div class="ttname"><a href="namespacellvm.html#a9b21fd410165d44c2966caaf7c0e21af">llvm::createAMDGPUPromoteAlloca</a></div><div class="ttdeci">FunctionPass * createAMDGPUPromoteAlloca()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPromoteAlloca_8cpp_source.html#l00941">AMDGPUPromoteAlloca.cpp:941</a></div></div>
<div class="ttc" id="classllvm_1_1legacy_1_1PassManagerBase_html_a2ce2eacfa52640d3a2feb2d46d561b85"><div class="ttname"><a href="classllvm_1_1legacy_1_1PassManagerBase.html#a2ce2eacfa52640d3a2feb2d46d561b85">llvm::legacy::PassManagerBase::add</a></div><div class="ttdeci">virtual void add(Pass *P)=0</div><div class="ttdoc">Add a pass to the queue of passes to run. </div></div>
<div class="ttc" id="Transforms_2Vectorize_8h_html"><div class="ttname"><a href="Transforms_2Vectorize_8h.html">Vectorize.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a3ffd1be900d89f2f1c915a8bac00067c"><div class="ttname"><a href="namespacellvm.html#a3ffd1be900d89f2f1c915a8bac00067c">llvm::createAMDGPULowerKernelAttributesPass</a></div><div class="ttdeci">ModulePass * createAMDGPULowerKernelAttributesPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULowerKernelAttributes_8cpp_source.html#l00267">AMDGPULowerKernelAttributes.cpp:267</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html_a546e4834a3dc92d96ef8b7598f552a45"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html#a546e4834a3dc92d96ef8b7598f552a45">llvm::GCNTargetMachine::parseMachineFunctionInfo</a></div><div class="ttdeci">bool parseMachineFunctionInfo(const yaml::MachineFunctionInfo &amp;, PerFunctionMIParsingState &amp;PFS, SMDiagnostic &amp;Error, SMRange &amp;SourceRange) const override</div><div class="ttdoc">Parse out the target&amp;#39;s MachineFunctionInfo from the YAML reprsentation. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l01015">AMDGPUTargetMachine.cpp:1015</a></div></div>
<div class="ttc" id="namespacellvm_html_a6efaf90f46371b2a436e3d95530491fe"><div class="ttname"><a href="namespacellvm.html#a6efaf90f46371b2a436e3d95530491fe">llvm::BranchRelaxationPassID</a></div><div class="ttdeci">char &amp; BranchRelaxationPassID</div><div class="ttdoc">BranchRelaxation - This pass replaces branches that need to jump further than is supported by a branc...</div><div class="ttdef"><b>Definition:</b> <a href="BranchRelaxation_8cpp_source.html#l00122">BranchRelaxation.cpp:122</a></div></div>
<div class="ttc" id="namespacellvm_html_aa28b2d290384dfe965f3520a9de18a29"><div class="ttname"><a href="namespacellvm.html#aa28b2d290384dfe965f3520a9de18a29">llvm::createAMDGPUCodeGenPreparePass</a></div><div class="ttdeci">FunctionPass * createAMDGPUCodeGenPreparePass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUCodeGenPrepare_8cpp_source.html#l01061">AMDGPUCodeGenPrepare.cpp:1061</a></div></div>
<div class="ttc" id="classllvm_1_1GCNIterativeScheduler_html_a8f50e93e5644e2551f440ae6efd60014a7c8395842f648353057eff8923dfcc3c"><div class="ttname"><a href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a7c8395842f648353057eff8923dfcc3c">llvm::GCNIterativeScheduler::SCHEDULE_ILP</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNIterativeScheduler_8h_source.html#l00035">GCNIterativeScheduler.h:35</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="R600MachineScheduler_8h_html"><div class="ttname"><a href="R600MachineScheduler_8h.html">R600MachineScheduler.h</a></div><div class="ttdoc">R600 Machine Scheduler interface. </div></div>
<div class="ttc" id="namespacellvm_html_a4f3ce4ffd1eecf7a4fef2cce86560b1a"><div class="ttname"><a href="namespacellvm.html#a4f3ce4ffd1eecf7a4fef2cce86560b1a">llvm::MachineSchedulerID</a></div><div class="ttdeci">char &amp; MachineSchedulerID</div><div class="ttdoc">MachineScheduler - This pass schedules machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00198">MachineScheduler.cpp:198</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ae8a8b8ec7dd74ff4fbe5e3468414a28d"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ae8a8b8ec7dd74ff4fbe5e3468414a28d">EnableLowerKernelArguments</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLowerKernelArguments(&quot;amdgpu-ir-lower-kernel-arguments&quot;, cl::desc(&quot;Lower kernel argument loads in IR pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespacellvm_html_aaecb26e27c6366785cebc458353c1c48"><div class="ttname"><a href="namespacellvm.html#aaecb26e27c6366785cebc458353c1c48">llvm::createAMDGPUCFGStructurizerPass</a></div><div class="ttdeci">FunctionPass * createAMDGPUCFGStructurizerPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDILCFGStructurizer_8cpp_source.html#l01679">AMDILCFGStructurizer.cpp:1679</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a387d88fc1b536facc13f5a41170250b0">llvm::Triple::amdgcn</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00067">Triple.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineSchedRegistry_html"><div class="ttname"><a href="classllvm_1_1MachineSchedRegistry.html">llvm::MachineSchedRegistry</a></div><div class="ttdoc">MachineSchedRegistry provides a selection of available machine instruction schedulers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00135">MachineScheduler.h:135</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a9c17e7b0247ad3c62774b5ff0992268a"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a9c17e7b0247ad3c62774b5ff0992268a">EnableAMDGPUFunctionCallsOpt</a></div><div class="ttdeci">static cl::opt&lt; bool, true &gt; EnableAMDGPUFunctionCallsOpt(&quot;amdgpu-function-calls&quot;, cl::desc(&quot;Enable AMDGPU function call support&quot;), cl::location(AMDGPUTargetMachine::EnableFunctionCalls), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a8e1dc65c445136e2e59dbee92ccd5f7d"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">llvm::TargetPassConfig::addMachineSSAOptimization</a></div><div class="ttdeci">virtual void addMachineSSAOptimization()</div><div class="ttdoc">addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form...</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l00993">TargetPassConfig.cpp:993</a></div></div>
<div class="ttc" id="namespacellvm_html_a1e45f9781e97af70479efe6725a57f6c"><div class="ttname"><a href="namespacellvm.html#a1e45f9781e97af70479efe6725a57f6c">llvm::initializeAMDGPUAAWrapperPassPass</a></div><div class="ttdeci">void initializeAMDGPUAAWrapperPassPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="Transforms_2IPO_2PassManagerBuilder_8h_html"><div class="ttname"><a href="Transforms_2IPO_2PassManagerBuilder_8h.html">PassManagerBuilder.h</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_aad3072c9570bd41d870aa24f4561978e"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#aad3072c9570bd41d870aa24f4561978e">createTLOF</a></div><div class="ttdeci">static std::unique_ptr&lt; TargetLoweringObjectFile &gt; createTLOF(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00247">AMDGPUTargetMachine.cpp:247</a></div></div>
<div class="ttc" id="namespacellvm_html_a8b041ac21b02783220e6d32e943e1c8d"><div class="ttname"><a href="namespacellvm.html#a8b041ac21b02783220e6d32e943e1c8d">llvm::DetectDeadLanesID</a></div><div class="ttdeci">char &amp; DetectDeadLanesID</div><div class="ttdoc">This pass adds dead/undef flags after analyzing subregister lanes. </div><div class="ttdef"><b>Definition:</b> <a href="DetectDeadLanes_8cpp_source.html#l00131">DetectDeadLanes.cpp:131</a></div></div>
<div class="ttc" id="namespacellvm_html_aef712019bb2799b54cbc160ead4e3d65"><div class="ttname"><a href="namespacellvm.html#aef712019bb2799b54cbc160ead4e3d65">llvm::initializeAMDGPUPromoteAllocaPass</a></div><div class="ttdeci">void initializeAMDGPUPromoteAllocaPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a656d6b4c438298c4bf5df5b82c6ac85c"><div class="ttname"><a href="namespacellvm.html#a656d6b4c438298c4bf5df5b82c6ac85c">llvm::initializeAMDGPULowerKernelArgumentsPass</a></div><div class="ttdeci">void initializeAMDGPULowerKernelArgumentsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1GCNIterativeScheduler_html_a8f50e93e5644e2551f440ae6efd60014a8052712f5608a83be17855aa8f395caa"><div class="ttname"><a href="classllvm_1_1GCNIterativeScheduler.html#a8f50e93e5644e2551f440ae6efd60014a8052712f5608a83be17855aa8f395caa">llvm::GCNIterativeScheduler::SCHEDULE_LEGACYMAXOCCUPANCY</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNIterativeScheduler_8h_source.html#l00034">GCNIterativeScheduler.h:34</a></div></div>
<div class="ttc" id="namespacellvm_html_aee5f20e54d737796dcb3ee34eed8bbee"><div class="ttname"><a href="namespacellvm.html#aee5f20e54d737796dcb3ee34eed8bbee">llvm::createSIAddIMGInitPass</a></div><div class="ttdeci">FunctionPass * createSIAddIMGInitPass()</div><div class="ttdef"><b>Definition:</b> <a href="SIAddIMGInit_8cpp_source.html#l00060">SIAddIMGInit.cpp:60</a></div></div>
<div class="ttc" id="namespacellvm_html_ad3e07c57f1f7331ea2dce6becb604ca4"><div class="ttname"><a href="namespacellvm.html#ad3e07c57f1f7331ea2dce6becb604ca4">llvm::createSIMemoryLegalizerPass</a></div><div class="ttdeci">FunctionPass * createSIMemoryLegalizerPass()</div><div class="ttdef"><b>Definition:</b> <a href="SIMemoryLegalizer_8cpp_source.html#l01315">SIMemoryLegalizer.cpp:1315</a></div></div>
<div class="ttc" id="classllvm_1_1PassManagerBuilder_html_a2245740993f63bfdd3ee1b358f13ae01"><div class="ttname"><a href="classllvm_1_1PassManagerBuilder.html#a2245740993f63bfdd3ee1b358f13ae01">llvm::PassManagerBuilder::Inliner</a></div><div class="ttdeci">Pass * Inliner</div><div class="ttdoc">Inliner - Specifies the inliner to use. </div><div class="ttdef"><b>Definition:</b> <a href="Transforms_2IPO_2PassManagerBuilder_8h_source.html#l00144">PassManagerBuilder.h:144</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00148">CommandLine.h:148</a></div></div>
<div class="ttc" id="namespacellvm_html_abfe1f91388661efb62c0be3f2deb68ff"><div class="ttname"><a href="namespacellvm.html#abfe1f91388661efb62c0be3f2deb68ff">llvm::createAMDGPUMachineCFGStructurizerPass</a></div><div class="ttdeci">FunctionPass * createAMDGPUMachineCFGStructurizerPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l02908">AMDGPUMachineCFGStructurizer.cpp:2908</a></div></div>
<div class="ttc" id="namespacellvm_html_ae1f1b566607514b37834c2667e016954"><div class="ttname"><a href="namespacellvm.html#ae1f1b566607514b37834c2667e016954">llvm::createSIInsertWaitcntsPass</a></div><div class="ttdeci">FunctionPass * createSIInsertWaitcntsPass()</div><div class="ttdef"><b>Definition:</b> <a href="SIInsertWaitcnts_8cpp_source.html#l00808">SIInsertWaitcnts.cpp:808</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00381">MachineScheduler.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_a388dd65231ec660233341f507f02f91d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a388dd65231ec660233341f507f02f91d">llvm::AMDGPUTargetMachine::getFeatureString</a></div><div class="ttdeci">StringRef getFeatureString(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00378">AMDGPUTargetMachine.cpp:378</a></div></div>
<div class="ttc" id="namespacellvm_html_a94327e069f14d60ea96b0a6defef02b9"><div class="ttname"><a href="namespacellvm.html#a94327e069f14d60ea96b0a6defef02b9">llvm::createAMDGPUPrintfRuntimeBinding</a></div><div class="ttdeci">ModulePass * createAMDGPUPrintfRuntimeBinding()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPrintfRuntimeBinding_8cpp_source.html#l00093">AMDGPUPrintfRuntimeBinding.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; Reloc::Model &gt;</a></div></div>
<div class="ttc" id="OcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00026">AMDGPUArgumentUsageInfo.h:26</a></div></div>
<div class="ttc" id="InstructionSelect_8h_html"><div class="ttname"><a href="InstructionSelect_8h.html">InstructionSelect.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00120">NVPTX.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_af0a50afebb9bed07d36be2bac4c6f729"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">llvm::TargetMachine::resetTargetOptions</a></div><div class="ttdeci">void resetTargetOptions(const Function &amp;F) const</div><div class="ttdoc">Reset the target options based on the function&amp;#39;s attributes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00053">TargetMachine.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html_a6d6bfef3aab11a4138ad665a8a29ad07"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html#a6d6bfef3aab11a4138ad665a8a29ad07">llvm::GCNTargetMachine::createDefaultFuncInfoYAML</a></div><div class="ttdeci">yaml::MachineFunctionInfo * createDefaultFuncInfoYAML() const override</div><div class="ttdoc">Allocate and return a default initialized instance of the YAML representation for the MachineFunction...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l01004">AMDGPUTargetMachine.cpp:1004</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_ab80da72ac9122b5c4e4a0a2cfaa25d9e"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#ab80da72ac9122b5c4e4a0a2cfaa25d9e">llvm::ArgDescriptor::createRegister</a></div><div class="ttdeci">static ArgDescriptor createRegister(Register Reg, unsigned Mask=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00047">AMDGPUArgumentUsageInfo.h:47</a></div></div>
<div class="ttc" id="AMDGPUInstructionSelector_8h_html"><div class="ttname"><a href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a></div><div class="ttdoc">This file declares the targeting of the InstructionSelector class for AMDGPU. </div></div>
<div class="ttc" id="namespacellvm_html_a677f6999a80084640de68095cfe9ca18"><div class="ttname"><a href="namespacellvm.html#a677f6999a80084640de68095cfe9ca18">llvm::createAMDGPUFunctionInliningPass</a></div><div class="ttdeci">Pass * createAMDGPUFunctionInliningPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInline_8cpp_source.html#l00097">AMDGPUInline.cpp:97</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a19c09cd2eca1e1f2e1418cbb2a30d51c"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a19c09cd2eca1e1f2e1418cbb2a30d51c">EnableSDWAPeephole</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSDWAPeephole(&quot;amdgpu-sdwa-peephole&quot;, cl::desc(&quot;Enable SDWA peepholer&quot;), cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_a4d6cab1d62ed3f9aba4ae7df8c0c3589"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a4d6cab1d62ed3f9aba4ae7df8c0c3589">llvm::AMDGPUTargetMachine::EnableLateStructurizeCFG</a></div><div class="ttdeci">static bool EnableLateStructurizeCFG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00040">AMDGPUTargetMachine.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_afba5cd76321da56b47ddaf51c4727576"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afba5cd76321da56b47ddaf51c4727576">llvm::yaml::SIMachineFunctionInfo::StackPtrOffsetReg</a></div><div class="ttdeci">StringValue StackPtrOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00281">SIMachineFunctionInfo.h:281</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a05d4f9c4d9e486f4fd3d69a89121e107"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00672">AMDGPUBaseInfo.h:672</a></div></div>
<div class="ttc" id="AMDGPUTargetObjectFile_8h_html"><div class="ttname"><a href="AMDGPUTargetObjectFile_8h.html">AMDGPUTargetObjectFile.h</a></div><div class="ttdoc">This file declares the AMDGPU-specific subclass of TargetLoweringObjectFile. </div></div>
<div class="ttc" id="namespacellvm_html_a7f211632b99f0ebf19db46192940082b"><div class="ttname"><a href="namespacellvm.html#a7f211632b99f0ebf19db46192940082b">llvm::createAMDGPUAnnotateKernelFeaturesPass</a></div><div class="ttdeci">Pass * createAMDGPUAnnotateKernelFeaturesPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAnnotateKernelFeatures_8cpp_source.html#l00374">AMDGPUAnnotateKernelFeatures.cpp:374</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_aadec5a5cf64fca7efa44c601e7d34f80"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#aadec5a5cf64fca7efa44c601e7d34f80">EnableSIModeRegisterPass</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSIModeRegisterPass(&quot;amdgpu-mode-register&quot;, cl::desc(&quot;Enable mode register pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ab7e04cd29219916e140ec484361fec2e"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ab7e04cd29219916e140ec484361fec2e">EnableRegReassign</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableRegReassign(&quot;amdgpu-reassign-regs&quot;, cl::desc(&quot;Enable register reassign optimizations on gfx10+&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_html_ab8cc8ac7b1cc426bf71bf3c9d67b3345"><div class="ttname"><a href="namespacellvm.html#ab8cc8ac7b1cc426bf71bf3c9d67b3345">llvm::initializeAMDGPUCodeGenPreparePass</a></div><div class="ttdeci">void initializeAMDGPUCodeGenPreparePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="namespacellvm_html_a312498133da25450200078fb620f3a58"><div class="ttname"><a href="namespacellvm.html#a312498133da25450200078fb620f3a58">llvm::createAMDGPUOpenCLEnqueuedBlockLoweringPass</a></div><div class="ttdeci">ModulePass * createAMDGPUOpenCLEnqueuedBlockLoweringPass()</div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_aab7ee4b8fd1d3e7e4cea87868855e60ea5e58e419b1c9e35d6131976412fd8f0c"><div class="ttname"><a href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60ea5e58e419b1c9e35d6131976412fd8f0c">llvm::Attribute::None</a></div><div class="ttdoc">No attributes have been set. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00072">Attributes.h:72</a></div></div>
<div class="ttc" id="namespacellvm_html_a5046030973560e0f9eb699dae33e4f6b"><div class="ttname"><a href="namespacellvm.html#a5046030973560e0f9eb699dae33e4f6b">llvm::initializeGCNNSAReassignPass</a></div><div class="ttdeci">void initializeGCNNSAReassignPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a8473cd921ce0dee1a2b3b0ab484708cc"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a8473cd921ce0dee1a2b3b0ab484708cc">llvm::TargetPassConfig::addFastRegAlloc</a></div><div class="ttdeci">virtual void addFastRegAlloc()</div><div class="ttdoc">addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast registe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l01130">TargetPassConfig.cpp:1130</a></div></div>
<div class="ttc" id="namespacellvm_html_ae94bba14b0fd60d092565d16794bc48f"><div class="ttname"><a href="namespacellvm.html#ae94bba14b0fd60d092565d16794bc48f">llvm::initializeAMDGPUInlinerPass</a></div><div class="ttdeci">void initializeAMDGPUInlinerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a701a74c44c000aec789c8e6e7fe064d6"><div class="ttname"><a href="namespacellvm.html#a701a74c44c000aec789c8e6e7fe064d6">llvm::createSinkingPass</a></div><div class="ttdeci">FunctionPass * createSinkingPass()</div><div class="ttdef"><b>Definition:</b> <a href="Sink_8cpp_source.html#l00304">Sink.cpp:304</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a8c95276d5606580d7ba4b456bfb119b1"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a8c95276d5606580d7ba4b456bfb119b1">GCNILPSchedRegistry</a></div><div class="ttdeci">static MachineSchedRegistry GCNILPSchedRegistry(&quot;gcn-ilp&quot;, &quot;Run GCN iterative scheduler for ILP scheduling (experimental)&quot;, createIterativeILPMachineScheduler)</div></div>
<div class="ttc" id="namespacellvm_html_a84164748e75fe82b6f96c1014586f279"><div class="ttname"><a href="namespacellvm.html#a84164748e75fe82b6f96c1014586f279">llvm::SIOptimizeExecMaskingPreRAID</a></div><div class="ttdeci">char &amp; SIOptimizeExecMaskingPreRAID</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00080">SIOptimizeExecMaskingPreRA.cpp:80</a></div></div>
<div class="ttc" id="TargetLoweringObjectFile_8h_html"><div class="ttname"><a href="TargetLoweringObjectFile_8h.html">TargetLoweringObjectFile.h</a></div></div>
<div class="ttc" id="AMDGPUMacroFusion_8h_html"><div class="ttname"><a href="AMDGPUMacroFusion_8h.html">AMDGPUMacroFusion.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40ab81f279502bb9ca74e6629cfb62844be">llvm::cl::ReallyHidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00149">CommandLine.h:149</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a161c5fd1ec307e6a2ee486cb085d2fbf"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a161c5fd1ec307e6a2ee486cb085d2fbf">llvm::AMDGPUFunctionArgInfo::WorkGroupIDY</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00134">AMDGPUArgumentUsageInfo.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1PassManagerBuilder_html_a575d14758794b0997be4f8edcef7dc91a0e151b3012750ef8422cd0632b0ac731"><div class="ttname"><a href="classllvm_1_1PassManagerBuilder.html#a575d14758794b0997be4f8edcef7dc91a0e151b3012750ef8422cd0632b0ac731">llvm::PassManagerBuilder::EP_ModuleOptimizerEarly</a></div><div class="ttdoc">EP_ModuleOptimizerEarly - This extension point allows adding passes just before the main module-level...</div><div class="ttdef"><b>Definition:</b> <a href="Transforms_2IPO_2PassManagerBuilder_8h_source.html#l00075">PassManagerBuilder.h:75</a></div></div>
<div class="ttc" id="namespacellvm_html_a071ff8ea6e5d2ac3da0ae4197985320c"><div class="ttname"><a href="namespacellvm.html#a071ff8ea6e5d2ac3da0ae4197985320c">llvm::FinalizeMachineBundlesID</a></div><div class="ttdeci">char &amp; FinalizeMachineBundlesID</div><div class="ttdoc">FinalizeMachineBundles - This pass finalize machine instruction bundles (created earlier, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8cpp_source.html#l00100">MachineInstrBundle.cpp:100</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a21dd05fd0635d96f9ec6aeb2581cfc50"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a21dd05fd0635d96f9ec6aeb2581cfc50">llvm::AMDGPUFunctionArgInfo::WorkGroupIDZ</a></div><div class="ttdeci">ArgDescriptor WorkGroupIDZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00135">AMDGPUArgumentUsageInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae415c9b5bbaab9c349061d3392c1b198"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae415c9b5bbaab9c349061d3392c1b198">llvm::StringRef::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdoc">empty - Check if the string is empty. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00147">StringRef.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00083">TargetPassConfig.h:83</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ae3c418cd5fe0840dee5cedc2cd25d4cc"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a></div><div class="ttdeci">static StringRef computeDataLayout(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00321">AMDGPUTargetMachine.cpp:321</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a593c96886b956423f61fae95738c94ea"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a593c96886b956423f61fae95738c94ea">LateCFGStructurize</a></div><div class="ttdeci">static cl::opt&lt; bool, true &gt; LateCFGStructurize(&quot;amdgpu-late-structurize&quot;, cl::desc(&quot;Enable late CFG structurization&quot;), cl::location(AMDGPUTargetMachine::EnableLateStructurizeCFG), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1SourceMgr_html_a5b4ee23fc51562163af02001998eaef1"><div class="ttname"><a href="classllvm_1_1SourceMgr.html#a5b4ee23fc51562163af02001998eaef1">llvm::SourceMgr::getMemoryBuffer</a></div><div class="ttdeci">const MemoryBuffer * getMemoryBuffer(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00132">SourceMgr.h:132</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_acaf29c2320faf6847c0d61637dc45d0b"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#acaf29c2320faf6847c0d61637dc45d0b">ScalarizeGlobal</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; ScalarizeGlobal(&quot;amdgpu-scalarize-global-loads&quot;, cl::desc(&quot;Enable global load scalarization&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_html_a23bb818ded9cfbc558c2f05c7341c421"><div class="ttname"><a href="namespacellvm.html#a23bb818ded9cfbc558c2f05c7341c421">llvm::createR600ExpandSpecialInstrsPass</a></div><div class="ttdeci">FunctionPass * createR600ExpandSpecialInstrsPass()</div><div class="ttdef"><b>Definition:</b> <a href="R600ExpandSpecialInstrs_8cpp_source.html#l00069">R600ExpandSpecialInstrs.cpp:69</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a54e57a0db1b1b95390d061d7785ebb10"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a54e57a0db1b1b95390d061d7785ebb10">GCNMinRegSchedRegistry</a></div><div class="ttdeci">static MachineSchedRegistry GCNMinRegSchedRegistry(&quot;gcn-minreg&quot;, &quot;Run GCN iterative scheduler for minimal register usage (experimental)&quot;, createMinRegScheduler)</div></div>
<div class="ttc" id="classllvm_1_1GCNIterativeScheduler_html"><div class="ttname"><a href="classllvm_1_1GCNIterativeScheduler.html">llvm::GCNIterativeScheduler</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNIterativeScheduler_8h_source.html#l00027">GCNIterativeScheduler.h:27</a></div></div>
<div class="ttc" id="structRegisterTargetMachine_html"><div class="ttname"><a href="structRegisterTargetMachine.html">RegisterTargetMachine</a></div><div class="ttdoc">RegisterTargetMachine - Helper template for registering a target machine implementation, for use in the target machine initialization function. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l01111">TargetRegistry.h:1111</a></div></div>
<div class="ttc" id="namespacellvm_html_aab4d3bfd5747254364714775f3e055d4"><div class="ttname"><a href="namespacellvm.html#aab4d3bfd5747254364714775f3e055d4">llvm::MachineCSEID</a></div><div class="ttdeci">char &amp; MachineCSEID</div><div class="ttdoc">MachineCSE - This pass performs global CSE on machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineCSE_8cpp_source.html#l00152">MachineCSE.cpp:152</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af2868bcc4c53428a88466a7c8afb9f8f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af2868bcc4c53428a88466a7c8afb9f8f">llvm::SIMachineFunctionInfo::initializeBaseYamlFields</a></div><div class="ttdeci">bool initializeBaseYamlFields(const yaml::SIMachineFunctionInfo &amp;YamlMFI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00500">SIMachineFunctionInfo.cpp:500</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html">llvm::R600Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01219">AMDGPUSubtarget.h:1219</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154a060ea888d89f5d59a5743118e429296f">llvm::Triple::r600</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00066">Triple.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a5fc23559f17bbe5ff83ec0fed0a5fdcf"><div class="ttname"><a href="classllvm_1_1Triple.html#a5fc23559f17bbe5ff83ec0fed0a5fdcf">llvm::Triple::getArch</a></div><div class="ttdeci">ArchType getArch() const</div><div class="ttdoc">getArch - Get the parsed architecture type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00297">Triple.h:297</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a62ee299b4c716abdc806cd12ff8cd007"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a62ee299b4c716abdc806cd12ff8cd007">llvm::AMDGPUFunctionArgInfo::PrivateSegmentWaveByteOffset</a></div><div class="ttdeci">ArgDescriptor PrivateSegmentWaveByteOffset</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00137">AMDGPUArgumentUsageInfo.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_ac2715cb9db335f2afd360e6b5c11e480"><div class="ttname"><a href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">llvm::Optional::getValue</a></div><div class="ttdeci">const T &amp; getValue() const LLVM_LVALUE_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00255">Optional.h:255</a></div></div>
<div class="ttc" id="namespacellvm_html_a9792a09d93a10e81da846159e76a4900"><div class="ttname"><a href="namespacellvm.html#a9792a09d93a10e81da846159e76a4900">llvm::createSIFixupVectorISelPass</a></div><div class="ttdeci">FunctionPass * createSIFixupVectorISelPass()</div><div class="ttdef"><b>Definition:</b> <a href="SIFixupVectorISel_8cpp_source.html#l00081">SIFixupVectorISel.cpp:81</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00052">CodeGen.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_aa99b296be3a1a7d897830f8a543ae400"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa99b296be3a1a7d897830f8a543ae400">llvm::yaml::SIMachineFunctionInfo::ScratchWaveOffsetReg</a></div><div class="ttdeci">StringValue ScratchWaveOffsetReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00279">SIMachineFunctionInfo.h:279</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a5ba9ffd4c829c39d10d780ebd8c55ed9"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a5ba9ffd4c829c39d10d780ebd8c55ed9">llvm::ArgDescriptor::createArg</a></div><div class="ttdeci">static ArgDescriptor createArg(const ArgDescriptor &amp;Arg, unsigned Mask)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00055">AMDGPUArgumentUsageInfo.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetMachine_html_a96b5629cd5e932843025e9f2a33a6406"><div class="ttname"><a href="classllvm_1_1R600TargetMachine.html#a96b5629cd5e932843025e9f2a33a6406">llvm::R600TargetMachine::getTargetTransformInfo</a></div><div class="ttdeci">TargetTransformInfo getTargetTransformInfo(const Function &amp;F) override</div><div class="ttdoc">Get a TargetTransformInfo implementation for the target. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00495">AMDGPUTargetMachine.cpp:495</a></div></div>
<div class="ttc" id="namespacellvm_html_a9dbe2319311c773aba6c7800204ce007"><div class="ttname"><a href="namespacellvm.html#a9dbe2319311c773aba6c7800204ce007">llvm::createSILowerI1CopiesPass</a></div><div class="ttdeci">FunctionPass * createSILowerI1CopiesPass()</div><div class="ttdef"><b>Definition:</b> <a href="SILowerI1Copies_8cpp_source.html#l00424">SILowerI1Copies.cpp:424</a></div></div>
<div class="ttc" id="namespacellvm_html_ad1994daaaaff790d24daf7eb93c85518"><div class="ttname"><a href="namespacellvm.html#ad1994daaaaff790d24daf7eb93c85518">llvm::initializeSIOptimizeExecMaskingPass</a></div><div class="ttdeci">void initializeSIOptimizeExecMaskingPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1SmallString_html"><div class="ttname"><a href="classllvm_1_1SmallString.html">llvm::SmallString&lt; 128 &gt;</a></div></div>
<div class="ttc" id="namespacellvm_html_af84508d5d676c86da43af3573b6297ea"><div class="ttname"><a href="namespacellvm.html#af84508d5d676c86da43af3573b6297ea">llvm::DeadMachineInstructionElimID</a></div><div class="ttdeci">char &amp; DeadMachineInstructionElimID</div><div class="ttdoc">DeadMachineInstructionElim - This pass removes dead machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="DeadMachineInstructionElim_8cpp_source.html#l00054">DeadMachineInstructionElim.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_html_ab48a07dfb1525587005d94e21f7b5424"><div class="ttname"><a href="namespacellvm.html#ab48a07dfb1525587005d94e21f7b5424">llvm::initializeSIOptimizeExecMaskingPreRAPass</a></div><div class="ttdeci">void initializeSIOptimizeExecMaskingPreRAPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a34a2949f2647bfedaf190d72484f21b4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">llvm::AMDGPU::SIModeRegisterDefaults::FP32Denormals</a></div><div class="ttdeci">bool FP32Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for most f32 instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00683">AMDGPUBaseInfo.h:683</a></div></div>
<div class="ttc" id="namespacellvm_html_a732aa8ca26079b3e1a3f71a9af9518f0"><div class="ttname"><a href="namespacellvm.html#a732aa8ca26079b3e1a3f71a9af9518f0">llvm::createLoadStoreVectorizerPass</a></div><div class="ttdeci">Pass * createLoadStoreVectorizerPass()</div><div class="ttdoc">Create a legacy pass manager instance of the LoadStoreVectorizer pass. </div><div class="ttdef"><b>Definition:</b> <a href="LoadStoreVectorizer_8cpp_source.html#l00246">LoadStoreVectorizer.cpp:246</a></div></div>
<div class="ttc" id="classllvm_1_1SourceMgr_html_a346262ff27e71aff626fe6548ef8a777adaf658d40b0b4eb15c0350864c87c2b8"><div class="ttname"><a href="classllvm_1_1SourceMgr.html#a346262ff27e71aff626fe6548ef8a777adaf658d40b0b4eb15c0350864c87c2b8">llvm::SourceMgr::DK_Error</a></div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00044">SourceMgr.h:44</a></div></div>
<div class="ttc" id="namespacellvm_html_a5365898dd1deb10d065e288a2babd511"><div class="ttname"><a href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">llvm::createGenericSchedLive</a></div><div class="ttdeci">ScheduleDAGMILive * createGenericSchedLive(MachineSchedContext *C)</div><div class="ttdoc">Create the standard converging machine scheduler. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03302">MachineScheduler.cpp:3302</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a8d4930d9bba5bf85a86c2177b950c10f"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a8d4930d9bba5bf85a86c2177b950c10f">llvm::TargetMachine::getTargetCPU</a></div><div class="ttdeci">StringRef getTargetCPU() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00112">TargetMachine.h:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a3c584af6befa438063622f975dc8386a"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a3c584af6befa438063622f975dc8386a">llvm::TargetPassConfig::addILPOpts</a></div><div class="ttdeci">virtual bool addILPOpts()</div><div class="ttdoc">Add passes that optimize instruction level parallelism for out-of-order targets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00353">TargetPassConfig.h:353</a></div></div>
<div class="ttc" id="namespacellvm_html_a402490c5a2f11386d1223cabe98a7d8d"><div class="ttname"><a href="namespacellvm.html#a402490c5a2f11386d1223cabe98a7d8d">llvm::initializeR600ExpandSpecialInstrsPassPass</a></div><div class="ttdeci">void initializeR600ExpandSpecialInstrsPassPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a588867fa922c392886b07e0ad42038b4"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a588867fa922c392886b07e0ad42038b4">llvm::TargetMachine::RM</a></div><div class="ttdeci">Reloc::Model RM</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00088">TargetMachine.h:88</a></div></div>
<div class="ttc" id="namespacellvm_html_ac22f6515c9be5d6cf6e9e5b590df64ea"><div class="ttname"><a href="namespacellvm.html#ac22f6515c9be5d6cf6e9e5b590df64ea">llvm::initializeSIFixSGPRCopiesPass</a></div><div class="ttdeci">void initializeSIFixSGPRCopiesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_aad74f87e87ebbfde9c234373e1ab26da"><div class="ttname"><a href="namespacellvm.html#aad74f87e87ebbfde9c234373e1ab26da">llvm::initializeAMDGPULowerIntrinsicsPass</a></div><div class="ttdeci">void initializeAMDGPULowerIntrinsicsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a75c38878bd94c67a9e30143bfa03a105"><div class="ttname"><a href="namespacellvm.html#a75c38878bd94c67a9e30143bfa03a105">llvm::createGlobalDCEPass</a></div><div class="ttdeci">ModulePass * createGlobalDCEPass()</div><div class="ttdoc">createGlobalDCEPass - This transform is designed to eliminate unreachable internal globals (functions...</div></div>
<div class="ttc" id="namespacellvm_html_ac818c13a73fe24a22cffc26e592da8d2"><div class="ttname"><a href="namespacellvm.html#ac818c13a73fe24a22cffc26e592da8d2">llvm::createR600VectorRegMerger</a></div><div class="ttdeci">FunctionPass * createR600VectorRegMerger()</div><div class="ttdef"><b>Definition:</b> <a href="R600OptimizeVectorRegisters_8cpp_source.html#l00400">R600OptimizeVectorRegisters.cpp:400</a></div></div>
<div class="ttc" id="namespacellvm_html_aa8d44209bc15be21d06d1959d1b54c18"><div class="ttname"><a href="namespacellvm.html#aa8d44209bc15be21d06d1959d1b54c18">llvm::initializeSIFixupVectorISelPass</a></div><div class="ttdeci">void initializeSIFixupVectorISelPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ae2b3f95879e7af4441660a2790d129cb"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ae2b3f95879e7af4441660a2790d129cb">createIterativeGCNMaxOccupancyMachineScheduler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createIterativeGCNMaxOccupancyMachineScheduler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00270">AMDGPUTargetMachine.cpp:270</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ae01201d585573ba9ea418bb49b2dcfe4"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ae01201d585573ba9ea418bb49b2dcfe4">InternalizeSymbols</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; InternalizeSymbols(&quot;amdgpu-internalize-symbols&quot;, cl::desc(&quot;Enable elimination of non-kernel functions and unused globals&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a32fa9695f4cb7a2bcda6f47acceeb1e9"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a32fa9695f4cb7a2bcda6f47acceeb1e9">llvm::yaml::SIMachineFunctionInfo::ArgInfo</a></div><div class="ttdeci">Optional&lt; SIArgumentInfo &gt; ArgInfo</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00283">SIMachineFunctionInfo.h:283</a></div></div>
<div class="ttc" id="Transforms_2IPO_8h_html"><div class="ttname"><a href="Transforms_2IPO_8h.html">IPO.h</a></div></div>
<div class="ttc" id="SIMachineScheduler_8h_html"><div class="ttname"><a href="SIMachineScheduler_8h.html">SIMachineScheduler.h</a></div><div class="ttdoc">SI Machine Scheduler interface. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_ac7c7ab2466ba18c193faea8966362085"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#ac7c7ab2466ba18c193faea8966362085">llvm::AMDGPUTargetMachine::getGPUName</a></div><div class="ttdeci">StringRef getGPUName(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00372">AMDGPUTargetMachine.cpp:372</a></div></div>
<div class="ttc" id="classllvm_1_1SourceMgr_html_a208a36067279ac9669eb29f34ae9daed"><div class="ttname"><a href="classllvm_1_1SourceMgr.html#a208a36067279ac9669eb29f34ae9daed">llvm::SourceMgr::getMainFileID</a></div><div class="ttdeci">unsigned getMainFileID() const</div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00141">SourceMgr.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1SmallString_html_a594040e977ebe23a178475253a961ad8"><div class="ttname"><a href="classllvm_1_1SmallString.html#a594040e977ebe23a178475253a961ad8">llvm::SmallString::append</a></div><div class="ttdeci">void append(in_iter S, in_iter E)</div><div class="ttdoc">Append from an iterator pair. </div><div class="ttdef"><b>Definition:</b> <a href="SmallString_8h_source.html#l00074">SmallString.h:74</a></div></div>
<div class="ttc" id="namespacellvm_html_a637ef578dec66955ab78be3d607b750d"><div class="ttname"><a href="namespacellvm.html#a637ef578dec66955ab78be3d607b750d">llvm::initializeAMDGPUExternalAAWrapperPass</a></div><div class="ttdeci">void initializeAMDGPUExternalAAWrapperPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_ae50f7215c4832bcfb5ffb377f964e061"><div class="ttname"><a href="namespacellvm.html#ae50f7215c4832bcfb5ffb377f964e061">llvm::PHIEliminationID</a></div><div class="ttdeci">char &amp; PHIEliminationID</div><div class="ttdoc">PHIElimination - This pass eliminates machine instruction PHI nodes by inserting copy instructions...</div><div class="ttdef"><b>Definition:</b> <a href="PHIElimination_8cpp_source.html#l00128">PHIElimination.cpp:128</a></div></div>
<div class="ttc" id="namespacellvm_html_ac2d015931f100c1d324b07e550ae5e74"><div class="ttname"><a href="namespacellvm.html#ac2d015931f100c1d324b07e550ae5e74">llvm::createInferAddressSpacesPass</a></div><div class="ttdeci">FunctionPass * createInferAddressSpacesPass(unsigned AddressSpace=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="InferAddressSpaces_8cpp_source.html#l01027">InferAddressSpaces.cpp:1027</a></div></div>
<div class="ttc" id="namespacellvm_html_ae6c4cadec5971554e16a83c0144bcbb3"><div class="ttname"><a href="namespacellvm.html#ae6c4cadec5971554e16a83c0144bcbb3">llvm::createAMDGPUISelDag</a></div><div class="ttdeci">FunctionPass * createAMDGPUISelDag(TargetMachine *TM=nullptr, CodeGenOpt::Level OptLevel=CodeGenOpt::Default)</div><div class="ttdoc">This pass converts a legalized DAG into a AMDGPU-specific. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelDAGToDAG_8cpp_source.html#l00391">AMDGPUISelDAGToDAG.cpp:391</a></div></div>
<div class="ttc" id="namespacellvm_html_ab4d823d87c916a310c08435922ce089f"><div class="ttname"><a href="namespacellvm.html#ab4d823d87c916a310c08435922ce089f">llvm::createExternalAAWrapperPass</a></div><div class="ttdeci">ImmutablePass * createExternalAAWrapperPass(std::function&lt; void(Pass &amp;, Function &amp;, AAResults &amp;)&gt; Callback)</div><div class="ttdoc">A wrapper pass around a callback which can be used to populate the AAResults in the AAResultsWrapperP...</div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="namespacellvm_html_a5174668c22c3e6f7d4402a49d1a2b7d0"><div class="ttname"><a href="namespacellvm.html#a5174668c22c3e6f7d4402a49d1a2b7d0">llvm::getStandardCSEConfigForOpt</a></div><div class="ttdeci">std::unique_ptr&lt; CSEConfigBase &gt; getStandardCSEConfigForOpt(CodeGenOpt::Level Level)</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00071">CSEInfo.cpp:71</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aad541a5ee96d26dcb925be46aa4ce4a4"><div class="ttname"><a href="namespacellvm.html#aad541a5ee96d26dcb925be46aa4ce4a4">llvm::GCNDPPCombineID</a></div><div class="ttdeci">char &amp; GCNDPPCombineID</div><div class="ttdef"><b>Definition:</b> <a href="GCNDPPCombine_8cpp_source.html#l00118">GCNDPPCombine.cpp:118</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00435">CommandLine.h:435</a></div></div>
<div class="ttc" id="namespacellvm_html_a7cd0ab7a0dac0a07083a4776221cd9e6"><div class="ttname"><a href="namespacellvm.html#a7cd0ab7a0dac0a07083a4776221cd9e6">llvm::createAMDGPULowerKernelArgumentsPass</a></div><div class="ttdeci">FunctionPass * createAMDGPULowerKernelArgumentsPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULowerKernelArguments_8cpp_source.html#l00236">AMDGPULowerKernelArguments.cpp:236</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_ad1f5f68d66cc65213e32d67a78992fad"><div class="ttname"><a href="classllvm_1_1Attribute.html#ad1f5f68d66cc65213e32d67a78992fad">llvm::Attribute::hasAttribute</a></div><div class="ttdeci">bool hasAttribute(AttrKind Val) const</div><div class="ttdoc">Return true if the attribute is present. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00235">Attributes.cpp:235</a></div></div>
<div class="ttc" id="classllvm_1_1Legalizer_html"><div class="ttname"><a href="classllvm_1_1Legalizer.html">llvm::Legalizer</a></div><div class="ttdef"><b>Definition:</b> <a href="Legalizer_8h_source.html#l00030">Legalizer.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a3f36b7c907385d9b367f7b22a9fcc797"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a3f36b7c907385d9b367f7b22a9fcc797">llvm::TargetMachine::getOptLevel</a></div><div class="ttdeci">CodeGenOpt::Level getOptLevel() const</div><div class="ttdoc">Returns the optimization level: None, Less, Default, or Aggressive. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00238">TargetMachine.cpp:238</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="namespacellvm_html_aca7aaf813aab63af0304311bb6b03154"><div class="ttname"><a href="namespacellvm.html#aca7aaf813aab63af0304311bb6b03154">llvm::getEffectiveRelocModel</a></div><div class="ttdeci">static Reloc::Model getEffectiveRelocModel(Optional&lt; Reloc::Model &gt; RM)</div><div class="ttdef"><b>Definition:</b> <a href="AVRTargetMachine_8cpp_source.html#l00039">AVRTargetMachine.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1RegBankSelect_html"><div class="ttname"><a href="classllvm_1_1RegBankSelect.html">llvm::RegBankSelect</a></div><div class="ttdoc">This pass implements the reg bank selector pass used in the GlobalISel pipeline. </div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8h_source.html#l00090">RegBankSelect.h:90</a></div></div>
<div class="ttc" id="namespacellvm_html_a04b2e2d516b1c7155db2181d2f763211"><div class="ttname"><a href="namespacellvm.html#a04b2e2d516b1c7155db2181d2f763211">llvm::createFlattenCFGPass</a></div><div class="ttdeci">FunctionPass * createFlattenCFGPass()</div><div class="ttdef"><b>Definition:</b> <a href="FlattenCFGPass_8cpp_source.html#l00051">FlattenCFGPass.cpp:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875">llvm::EngineKind::JIT</a></div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00516">ExecutionEngine.h:516</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_a565e1e39cf9c58f36657ea28fa69f23b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a565e1e39cf9c58f36657ea28fa69f23b">llvm::AMDGPUTargetMachine::EnableFunctionCalls</a></div><div class="ttdeci">static bool EnableFunctionCalls</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00041">AMDGPUTargetMachine.h:41</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ae54f9bca41824731ecd1f4a8388d8df9"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ae54f9bca41824731ecd1f4a8388d8df9">EnableAtomicOptimizations</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableAtomicOptimizations(&quot;amdgpu-atomic-optimizations&quot;, cl::desc(&quot;Enable atomic optimizations&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_html_a3a03a6da0243cebb2da5a3fc53231c2d"><div class="ttname"><a href="namespacellvm.html#a3a03a6da0243cebb2da5a3fc53231c2d">llvm::createSIWholeQuadModePass</a></div><div class="ttdeci">FunctionPass * createSIWholeQuadModePass()</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00225">SIWholeQuadMode.cpp:225</a></div></div>
<div class="ttc" id="GVN_8h_html"><div class="ttname"><a href="GVN_8h.html">GVN.h</a></div><div class="ttdoc">This file provides the interface for LLVM&amp;#39;s Global Value Numbering pass which eliminates fully redund...</div></div>
<div class="ttc" id="Transforms_2Utils_8h_html"><div class="ttname"><a href="Transforms_2Utils_8h.html">Utils.h</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_aa14c958611999e4a00beec883c15a621"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#aa14c958611999e4a00beec883c15a621">EarlyInlineAll</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EarlyInlineAll(&quot;amdgpu-early-inline-all&quot;, cl::desc(&quot;Inline all functions early&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_html_aef70d14e41370649fce58e5ad60ba43c"><div class="ttname"><a href="namespacellvm.html#aef70d14e41370649fce58e5ad60ba43c">llvm::initializeAMDGPUPrintfRuntimeBindingPass</a></div><div class="ttdeci">void initializeAMDGPUPrintfRuntimeBindingPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a9e0905131174d9799680020d27b59475"><div class="ttname"><a href="namespacellvm.html#a9e0905131174d9799680020d27b59475">llvm::SIInsertSkipsPassID</a></div><div class="ttdeci">char &amp; SIInsertSkipsPassID</div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_affed50bfb6fb9afacc9388058dc4c6b7"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#affed50bfb6fb9afacc9388058dc4c6b7">GCNMaxOccupancySchedRegistry</a></div><div class="ttdeci">static MachineSchedRegistry GCNMaxOccupancySchedRegistry(&quot;gcn-max-occupancy&quot;, &quot;Run GCN scheduler to maximize occupancy&quot;, createGCNMaxOccupancyMachineScheduler)</div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_a4c57310d03c6914e7ae748be12f9361e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a4c57310d03c6914e7ae748be12f9361e">llvm::AMDGPUTargetMachine::adjustPassManager</a></div><div class="ttdeci">void adjustPassManager(PassManagerBuilder &amp;) override</div><div class="ttdoc">Allow the target to modify the pass manager, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00394">AMDGPUTargetMachine.cpp:394</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00406">CommandLine.h:406</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00904">AMDGPUBaseInfo.cpp:904</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568adc2075e13a68142b26e05ac08bbfc320"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568adc2075e13a68142b26e05ac08bbfc320">llvm::Reloc::PIC_</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00022">CodeGen.h:22</a></div></div>
<div class="ttc" id="namespacellvm_html_a5dd4ca8fc5e1ff1736769caaac82db13"><div class="ttname"><a href="namespacellvm.html#a5dd4ca8fc5e1ff1736769caaac82db13">llvm::initializeSIPeepholeSDWAPass</a></div><div class="ttdeci">void initializeSIPeepholeSDWAPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a52fe42f45635485443c10aa9de4e7825"><div class="ttname"><a href="namespacellvm.html#a52fe42f45635485443c10aa9de4e7825">llvm::createLICMPass</a></div><div class="ttdeci">Pass * createLICMPass()</div><div class="ttdef"><b>Definition:</b> <a href="LICM_8cpp_source.html#l00316">LICM.cpp:316</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">llvm::Triple::AMDHSA</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00183">Triple.h:183</a></div></div>
<div class="ttc" id="namespacellvm_html_a3fda48a2ee4b4bf619b6fd0be62c1863"><div class="ttname"><a href="namespacellvm.html#a3fda48a2ee4b4bf619b6fd0be62c1863">llvm::parseNamedRegisterReference</a></div><div class="ttdeci">bool parseNamedRegisterReference(PerFunctionMIParsingState &amp;PFS, unsigned &amp;Reg, StringRef Src, SMDiagnostic &amp;Error)</div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8cpp_source.html#l03180">MIParser.cpp:3180</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_abb456342038d1acea94d6be0ef621886"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#abb456342038d1acea94d6be0ef621886">EnableSROA</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableSROA(&quot;amdgpu-sroa&quot;, cl::desc(&quot;Run SROA after promote alloca pass&quot;), cl::ReallyHidden, cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1R600TargetMachine_html_acc017c4f2e016856d2cc517d232bdba0"><div class="ttname"><a href="classllvm_1_1R600TargetMachine.html#acc017c4f2e016856d2cc517d232bdba0">llvm::R600TargetMachine::createPassConfig</a></div><div class="ttdeci">TargetPassConfig * createPassConfig(PassManagerBase &amp;PM) override</div><div class="ttdoc">Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00808">AMDGPUTargetMachine.cpp:808</a></div></div>
<div class="ttc" id="namespacellvm_html_a662f41ab79a137f2b97e6de5e5afa028"><div class="ttname"><a href="namespacellvm.html#a662f41ab79a137f2b97e6de5e5afa028">llvm::AMDGPUPerfHintAnalysisID</a></div><div class="ttdeci">char &amp; AMDGPUPerfHintAnalysisID</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPerfHintAnalysis_8cpp_source.html#l00060">AMDGPUPerfHintAnalysis.cpp:60</a></div></div>
<div class="ttc" id="namespacellvm_html_abc2ce5a41f345524750d286c4284f9cf"><div class="ttname"><a href="namespacellvm.html#abc2ce5a41f345524750d286c4284f9cf">llvm::createR600ControlFlowFinalizer</a></div><div class="ttdeci">FunctionPass * createR600ControlFlowFinalizer()</div><div class="ttdef"><b>Definition:</b> <a href="R600ControlFlowFinalizer_8cpp_source.html#l00720">R600ControlFlowFinalizer.cpp:720</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a5612812addaf08457c9dd5f13497f7da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">llvm::yaml::SIArgument::StackOffset</a></div><div class="ttdeci">unsigned StackOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00122">SIMachineFunctionInfo.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAAWrapperPass_html"><div class="ttname"><a href="classllvm_1_1AMDGPUAAWrapperPass.html">llvm::AMDGPUAAWrapperPass</a></div><div class="ttdoc">Legacy wrapper pass to provide the AMDGPUAAResult object. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAliasAnalysis_8h_source.html#l00073">AMDGPUAliasAnalysis.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMTargetMachine_html_a4f84fe02fb9aea1073bb509fd6e10b5a"><div class="ttname"><a href="classllvm_1_1LLVMTargetMachine.html#a4f84fe02fb9aea1073bb509fd6e10b5a">llvm::LLVMTargetMachine::initAsmInfo</a></div><div class="ttdeci">void initAsmInfo()</div><div class="ttdef"><b>Definition:</b> <a href="LLVMTargetMachine_8cpp_source.html#l00041">LLVMTargetMachine.cpp:41</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ad261de8c9788fcacfda7ea1b58820aee"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdoc">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00676">AMDGPUBaseInfo.h:676</a></div></div>
<div class="ttc" id="classllvm_1_1R600TargetMachine_html_a8f385f0fca03c1f866a85819a37764ca"><div class="ttname"><a href="classllvm_1_1R600TargetMachine.html#a8f385f0fca03c1f866a85819a37764ca">llvm::R600TargetMachine::R600TargetMachine</a></div><div class="ttdeci">R600TargetMachine(const Target &amp;T, const Triple &amp;TT, StringRef CPU, StringRef FS, TargetOptions Options, Optional&lt; Reloc::Model &gt; RM, Optional&lt; CodeModel::Model &gt; CM, CodeGenOpt::Level OL, bool JIT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00459">AMDGPUTargetMachine.cpp:459</a></div></div>
<div class="ttc" id="classllvm_1_1GCNScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1GCNScheduleDAGMILive.html">llvm::GCNScheduleDAGMILive</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8h_source.html#l00065">GCNSchedStrategy.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a6481662c2fc1eb7d95b5a32939e24b94"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a6481662c2fc1eb7d95b5a32939e24b94">llvm::TargetPassConfig::addOptimizedRegAlloc</a></div><div class="ttdeci">virtual void addOptimizedRegAlloc()</div><div class="ttdoc">addOptimizedRegAlloc - Add passes related to register allocation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l01140">TargetPassConfig.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMTargetMachine_html"><div class="ttname"><a href="classllvm_1_1LLVMTargetMachine.html">llvm::LLVMTargetMachine</a></div><div class="ttdoc">This class describes a target machine that is implemented with the LLVM target-independent code gener...</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00314">TargetMachine.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1R600TTIImpl_html"><div class="ttname"><a href="classllvm_1_1R600TTIImpl.html">llvm::R600TTIImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetTransformInfo_8h_source.html#l00233">AMDGPUTargetTransformInfo.h:233</a></div></div>
<div class="ttc" id="namespacellvm_html_aaa0546121ccb6a6f3638d0d692dbb5f8"><div class="ttname"><a href="namespacellvm.html#aaa0546121ccb6a6f3638d0d692dbb5f8">llvm::createBarrierNoopPass</a></div><div class="ttdeci">ModulePass * createBarrierNoopPass()</div><div class="ttdoc">createBarrierNoopPass - This pass is purely a module pass barrier in a pass manager. </div><div class="ttdef"><b>Definition:</b> <a href="BarrierNoopPass_8cpp_source.html#l00043">BarrierNoopPass.cpp:43</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="namespacellvm_html_a94d3df6f4a85e6d7f734d1ea79c6f549"><div class="ttname"><a href="namespacellvm.html#a94d3df6f4a85e6d7f734d1ea79c6f549">llvm::createAlwaysInlinerLegacyPass</a></div><div class="ttdeci">Pass * createAlwaysInlinerLegacyPass(bool InsertLifetime=true)</div><div class="ttdoc">Create a legacy pass manager instance of a pass to inline and remove functions marked as &quot;always_inli...</div><div class="ttdef"><b>Definition:</b> <a href="AlwaysInliner_8cpp_source.html#l00138">AlwaysInliner.cpp:138</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ad63e0e437ca71cc2b5a5d4d5aa3685f2"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">llvm::TargetMachine::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00111">TargetMachine.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4a451bbac85aff02d070be3c17a6bef928">llvm::CodeGenOpt::None</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00053">CodeGen.h:53</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a119115d5aca71b8f894fdec22aaa63c0"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a119115d5aca71b8f894fdec22aaa63c0">SISchedRegistry</a></div><div class="ttdeci">static MachineSchedRegistry SISchedRegistry(&quot;si&quot;, &quot;Run SI's custom scheduler&quot;, createSIMachineScheduler)</div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a95da0e166c3d42cb8ad35764950ac4d3"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a95da0e166c3d42cb8ad35764950ac4d3">EnableScalarIRPasses</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableScalarIRPasses(&quot;amdgpu-scalar-ir-passes&quot;, cl::desc(&quot;Enable scalar IR passes&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a5a50bb6797aa5aab9e0fff1f149930e3"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a5a50bb6797aa5aab9e0fff1f149930e3">llvm::AMDGPUMachineFunction::Mode</a></div><div class="ttdeci">AMDGPU::SIModeRegisterDefaults Mode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00033">AMDGPUMachineFunction.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a2b90780a92bdcaed0a47e50d86ec6e6b"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a2b90780a92bdcaed0a47e50d86ec6e6b">llvm::ArgDescriptor::createStack</a></div><div class="ttdeci">static ArgDescriptor createStack(unsigned Offset, unsigned Mask=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00051">AMDGPUArgumentUsageInfo.h:51</a></div></div>
<div class="ttc" id="namespacellvm_html_ad73940892b040200b03e30b9ee228298"><div class="ttname"><a href="namespacellvm.html#ad73940892b040200b03e30b9ee228298">llvm::initializeSILowerControlFlowPass</a></div><div class="ttdeci">void initializeSILowerControlFlowPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a32174eece5b5f8a52459a828d7223ac7"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a32174eece5b5f8a52459a828d7223ac7">createMinRegScheduler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createMinRegScheduler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00278">AMDGPUTargetMachine.cpp:278</a></div></div>
<div class="ttc" id="GCNIterativeScheduler_8h_html"><div class="ttname"><a href="GCNIterativeScheduler_8h.html">GCNIterativeScheduler.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a44d90876796532cf56164eaafd875030"><div class="ttname"><a href="namespacellvm.html#a44d90876796532cf56164eaafd875030">llvm::createAMDGPULowerIntrinsicsPass</a></div><div class="ttdeci">ModulePass * createAMDGPULowerIntrinsicsPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULowerIntrinsics_8cpp_source.html#l00166">AMDGPULowerIntrinsics.cpp:166</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a3082a93fec84f7658664ce7b4840b15c"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a3082a93fec84f7658664ce7b4840b15c">llvm::TargetPassConfig::addCodeGenPrepare</a></div><div class="ttdeci">virtual void addCodeGenPrepare()</div><div class="ttdoc">Add pass to prepare the LLVM IR for code generation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l00730">TargetPassConfig.cpp:730</a></div></div>
<div class="ttc" id="namespacellvm_html_a1ce45e5b72435b4b7423275d41cd2b63"><div class="ttname"><a href="namespacellvm.html#a1ce45e5b72435b4b7423275d41cd2b63">llvm::createSIModeRegisterPass</a></div><div class="ttdeci">FunctionPass * createSIModeRegisterPass()</div><div class="ttdef"><b>Definition:</b> <a href="SIModeRegister_8cpp_source.html#l00164">SIModeRegister.cpp:164</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_a83b87bd05192d086ae2a213bc4f5dabd"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a83b87bd05192d086ae2a213bc4f5dabd">llvm::AMDGPUTargetMachine::getSubtargetImpl</a></div><div class="ttdeci">const TargetSubtargetInfo * getSubtargetImpl() const</div></div>
<div class="ttc" id="namespacellvm_html_ac4281d373e84da98f246f2b014e472cb"><div class="ttname"><a href="namespacellvm.html#ac4281d373e84da98f246f2b014e472cb">llvm::createR600ClauseMergePass</a></div><div class="ttdeci">FunctionPass * createR600ClauseMergePass()</div><div class="ttdef"><b>Definition:</b> <a href="R600ClauseMergePass_8cpp_source.html#l00218">R600ClauseMergePass.cpp:218</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a237df94195db33456e030432418ac6e6"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a237df94195db33456e030432418ac6e6">EnableR600IfConvert</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableR600IfConvert(&quot;r600-if-convert&quot;, cl::desc(&quot;Use if conversion pass&quot;), cl::ReallyHidden, cl::init(true))</div></div>
<div class="ttc" id="namespacellvm_html_a4af9ea48a04efd4cf18862a5d7c95d0c"><div class="ttname"><a href="namespacellvm.html#a4af9ea48a04efd4cf18862a5d7c95d0c">llvm::createStoreClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createStoreClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01551">MachineScheduler.cpp:1551</a></div></div>
<div class="ttc" id="structllvm_1_1PerFunctionMIParsingState_html_ae7f8c6f160583712d2adaafb4cca24fe"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html#ae7f8c6f160583712d2adaafb4cca24fe">llvm::PerFunctionMIParsingState::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00161">MIParser.h:161</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_aca25b8cad5b26bd5bb91f5ff9a301ac2"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#aca25b8cad5b26bd5bb91f5ff9a301ac2">createR600MachineScheduler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createR600MachineScheduler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00251">AMDGPUTargetMachine.cpp:251</a></div></div>
<div class="ttc" id="namespacellvm_html_a7fe58a3a223edad2d3d8ed676704cee9"><div class="ttname"><a href="namespacellvm.html#a7fe58a3a223edad2d3d8ed676704cee9">llvm::createAMDGPUMacroFusionDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createAMDGPUMacroFusionDAGMutation()</div><div class="ttdoc">Note that you have to add: DAG.addMutation(createAMDGPUMacroFusionDAGMutation()); to AMDGPUPassConfig...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMacroFusion_8cpp_source.html#l00063">AMDGPUMacroFusion.cpp:63</a></div></div>
<div class="ttc" id="GCNSchedStrategy_8h_html"><div class="ttname"><a href="GCNSchedStrategy_8h.html">GCNSchedStrategy.h</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_aee7092dfb1f083a6426130a437121849"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#aee7092dfb1f083a6426130a437121849">llvm::yaml::SIArgument::IsRegister</a></div><div class="ttdeci">bool IsRegister</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00119">SIMachineFunctionInfo.h:119</a></div></div>
<div class="ttc" id="namespacellvm_html_a2b80431b5d94e1aa777ed594f6d31206"><div class="ttname"><a href="namespacellvm.html#a2b80431b5d94e1aa777ed594f6d31206">llvm::initializeSIShrinkInstructionsPass</a></div><div class="ttdeci">void initializeSIShrinkInstructionsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_a4e87db9cd1d5f40658311e2bf1ce1f1c"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#a4e87db9cd1d5f40658311e2bf1ce1f1c">llvm::yaml::SIMode::FP32Denormals</a></div><div class="ttdeci">bool FP32Denormals</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00239">SIMachineFunctionInfo.h:239</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_html_a0ed66398795a86b5fbf9a00c03ce776f"><div class="ttname"><a href="namespacellvm.html#a0ed66398795a86b5fbf9a00c03ce776f">llvm::initializeAMDGPUUseNativeCallsPass</a></div><div class="ttdeci">void initializeAMDGPUUseNativeCallsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAA_html"><div class="ttname"><a href="classllvm_1_1AMDGPUAA.html">llvm::AMDGPUAA</a></div><div class="ttdoc">Analysis pass providing a never-invalidated alias analysis result. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAliasAnalysis_8h_source.html#l00058">AMDGPUAliasAnalysis.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1PassManagerBuilder_html_a575d14758794b0997be4f8edcef7dc91a58fea6059eb5c9c0f550742f45ea1bd6"><div class="ttname"><a href="classllvm_1_1PassManagerBuilder.html#a575d14758794b0997be4f8edcef7dc91a58fea6059eb5c9c0f550742f45ea1bd6">llvm::PassManagerBuilder::EP_EarlyAsPossible</a></div><div class="ttdoc">EP_EarlyAsPossible - This extension point allows adding passes before any other transformations, allowing them to see the code as it is coming out of the frontend. </div><div class="ttdef"><b>Definition:</b> <a href="Transforms_2IPO_2PassManagerBuilder_8h_source.html#l00071">PassManagerBuilder.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_a8272716ffad68224cdaf0a331a2d8728"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a8272716ffad68224cdaf0a331a2d8728">llvm::AMDGPUTargetMachine::AMDGPUTargetMachine</a></div><div class="ttdeci">AMDGPUTargetMachine(const Target &amp;T, const Triple &amp;TT, StringRef CPU, StringRef FS, TargetOptions Options, Optional&lt; Reloc::Model &gt; RM, Optional&lt; CodeModel::Model &gt; CM, CodeGenOpt::Level OL)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00354">AMDGPUTargetMachine.cpp:354</a></div></div>
<div class="ttc" id="namespacellvm_html_ae26c1bc6bc87a55561ae1e0ca186d24c"><div class="ttname"><a href="namespacellvm.html#ae26c1bc6bc87a55561ae1e0ca186d24c">llvm::initializeSIInsertSkipsPass</a></div><div class="ttdeci">void initializeSIInsertSkipsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a4183d0fdbc559132799a7dbdfe354115"><div class="ttname"><a href="namespacellvm.html#a4183d0fdbc559132799a7dbdfe354115">llvm::initializeR600PacketizerPass</a></div><div class="ttdeci">void initializeR600PacketizerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="namespacellvm_html_a997634becd97781c27421fac412b6d1c"><div class="ttname"><a href="namespacellvm.html#a997634becd97781c27421fac412b6d1c">llvm::createAMDGPUAnnotateUniformValues</a></div><div class="ttdeci">FunctionPass * createAMDGPUAnnotateUniformValues()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAnnotateUniformValues_8cpp_source.html#l00181">AMDGPUAnnotateUniformValues.cpp:181</a></div></div>
<div class="ttc" id="AMDGPUAliasAnalysis_8h_html"><div class="ttname"><a href="AMDGPUAliasAnalysis_8h.html">AMDGPUAliasAnalysis.h</a></div><div class="ttdoc">This is the AMGPU address space based alias analysis pass. </div></div>
<div class="ttc" id="classllvm_1_1Attribute_html"><div class="ttname"><a href="classllvm_1_1Attribute.html">llvm::Attribute</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00051">Attributes.h:51</a></div></div>
<div class="ttc" id="AlwaysInliner_8h_html"><div class="ttname"><a href="AlwaysInliner_8h.html">AlwaysInliner.h</a></div><div class="ttdoc">Provides passes to inlining &quot;always_inline&quot; functions. </div></div>
<div class="ttc" id="namespacellvm_html_af0bd5dfc94e9f1bf4231e350edee963a"><div class="ttname"><a href="namespacellvm.html#af0bd5dfc94e9f1bf4231e350edee963a">llvm::SIOptimizeExecMaskingID</a></div><div class="ttdeci">char &amp; SIOptimizeExecMaskingID</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMasking_8cpp_source.html#l00057">SIOptimizeExecMasking.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1PassManagerBuilder_html_a575d14758794b0997be4f8edcef7dc91a682ab9e5de58c2d8f2a701d205f9f075"><div class="ttname"><a href="classllvm_1_1PassManagerBuilder.html#a575d14758794b0997be4f8edcef7dc91a682ab9e5de58c2d8f2a701d205f9f075">llvm::PassManagerBuilder::EP_CGSCCOptimizerLate</a></div><div class="ttdoc">EP_CGSCCOptimizerLate - This extension point allows adding CallGraphSCC passes at the end of the main...</div><div class="ttdef"><b>Definition:</b> <a href="Transforms_2IPO_2PassManagerBuilder_8h_source.html#l00116">PassManagerBuilder.h:116</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a1fa7fc643165f95c545e7b7623e00f90"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a1fa7fc643165f95c545e7b7623e00f90">IterativeGCNMaxOccupancySchedRegistry</a></div><div class="ttdeci">static MachineSchedRegistry IterativeGCNMaxOccupancySchedRegistry(&quot;gcn-max-occupancy-experimental&quot;, &quot;Run GCN scheduler to maximize occupancy (experimental)&quot;, createIterativeGCNMaxOccupancyMachineScheduler)</div></div>
<div class="ttc" id="namespacellvm_html_ac93a2d1fe6272a300c603e053d645852"><div class="ttname"><a href="namespacellvm.html#ac93a2d1fe6272a300c603e053d645852">llvm::initializeGCNRegBankReassignPass</a></div><div class="ttdeci">void initializeGCNRegBankReassignPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a4367370c92803e2cf72ee3bc26f97520"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a4367370c92803e2cf72ee3bc26f97520">llvm::AMDGPUFunctionArgInfo::ImplicitArgPtr</a></div><div class="ttdeci">ArgDescriptor ImplicitArgPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00141">AMDGPUArgumentUsageInfo.h:141</a></div></div>
<div class="ttc" id="namespacellvm_html_a79cadd1e16dd570cc90bb4bbbfe03889"><div class="ttname"><a href="namespacellvm.html#a79cadd1e16dd570cc90bb4bbbfe03889">llvm::createLoadClusterDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createLoadClusterDAGMutation(const TargetInstrInfo *TII, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01544">MachineScheduler.cpp:1544</a></div></div>
<div class="ttc" id="namespacellvm_html_aea969fa44015f3d6aeb7680b4e09a1ce"><div class="ttname"><a href="namespacellvm.html#aea969fa44015f3d6aeb7680b4e09a1ce">llvm::initializeAMDGPUFixFunctionBitcastsPass</a></div><div class="ttdeci">void initializeAMDGPUFixFunctionBitcastsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a5ec9dae3cfe6007a5d87b711ff962577"><div class="ttname"><a href="namespacellvm.html#a5ec9dae3cfe6007a5d87b711ff962577">llvm::AMDGPUUnifyDivergentExitNodesID</a></div><div class="ttdeci">char &amp; AMDGPUUnifyDivergentExitNodesID</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUUnifyDivergentExitNodes_8cpp_source.html#l00069">AMDGPUUnifyDivergentExitNodes.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ad6cff467fd7061aa3d14b86ebb25b426"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad6cff467fd7061aa3d14b86ebb25b426">llvm::GCNSubtarget::enableSIScheduler</a></div><div class="ttdeci">bool enableSIScheduler() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00992">AMDGPUSubtarget.h:992</a></div></div>
<div class="ttc" id="classllvm_1_1TargetTransformInfo_html"><div class="ttname"><a href="classllvm_1_1TargetTransformInfo.html">llvm::TargetTransformInfo</a></div><div class="ttdoc">This pass provides access to the codegen interfaces that are needed for IR-level transformations. </div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00111">TargetTransformInfo.h:111</a></div></div>
<div class="ttc" id="namespacellvm_html_a948c6993976e0c759e449780de1ef30c"><div class="ttname"><a href="namespacellvm.html#a948c6993976e0c759e449780de1ef30c">llvm::initializeSIMemoryLegalizerPass</a></div><div class="ttdeci">void initializeSIMemoryLegalizerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1legacy_1_1PassManagerBase_html"><div class="ttname"><a href="classllvm_1_1legacy_1_1PassManagerBase.html">llvm::legacy::PassManagerBase</a></div><div class="ttdoc">PassManagerBase - An abstract interface to allow code to add passes to a pass manager without having ...</div><div class="ttdef"><b>Definition:</b> <a href="LegacyPassManager_8h_source.html#l00035">LegacyPassManager.h:35</a></div></div>
<div class="ttc" id="namespacellvm_html_a805432189f97152d1899d08945204faa"><div class="ttname"><a href="namespacellvm.html#a805432189f97152d1899d08945204faa">llvm::StackMapLivenessID</a></div><div class="ttdeci">char &amp; StackMapLivenessID</div><div class="ttdoc">StackMapLiveness - This pass analyses the register live-out set of stackmap/patchpoint intrinsics and...</div><div class="ttdef"><b>Definition:</b> <a href="StackMapLivenessAnalysis_8cpp_source.html#l00086">StackMapLivenessAnalysis.cpp:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="namespacellvm_html_a370a045d4be20d1fb693206addda2a98"><div class="ttname"><a href="namespacellvm.html#a370a045d4be20d1fb693206addda2a98">llvm::createInternalizePass</a></div><div class="ttdeci">ModulePass * createInternalizePass(std::function&lt; bool(const GlobalValue &amp;)&gt; MustPreserveGV)</div><div class="ttdoc">createInternalizePass - This pass loops over all of the functions in the input module, internalizing all globals (functions and variables) it can. </div><div class="ttdef"><b>Definition:</b> <a href="Internalize_8cpp_source.html#l00288">Internalize.cpp:288</a></div></div>
<div class="ttc" id="namespacellvm_html_a06670b5713bb433eb89b09d99636ce89"><div class="ttname"><a href="namespacellvm.html#a06670b5713bb433eb89b09d99636ce89">llvm::SIPreAllocateWWMRegsID</a></div><div class="ttdeci">char &amp; SIPreAllocateWWMRegsID</div><div class="ttdef"><b>Definition:</b> <a href="SIPreAllocateWWMRegs_8cpp_source.html#l00084">SIPreAllocateWWMRegs.cpp:84</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIArgument_html_a87d320894b3337e1c4573701ac70f5da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a87d320894b3337e1c4573701ac70f5da">llvm::yaml::SIArgument::Mask</a></div><div class="ttdeci">Optional&lt; unsigned &gt; Mask</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00124">SIMachineFunctionInfo.h:124</a></div></div>
<div class="ttc" id="namespacellvm_html_a7b48d8402446a565951ee6838518a728"><div class="ttname"><a href="namespacellvm.html#a7b48d8402446a565951ee6838518a728">llvm::initializeSIWholeQuadModePass</a></div><div class="ttdeci">void initializeSIWholeQuadModePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_aab914199574166419ae7e055ce1f43a0"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#aab914199574166419ae7e055ce1f43a0">llvm::TargetMachine::setRequiresStructuredCFG</a></div><div class="ttdeci">void setRequiresStructuredCFG(bool Value)</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00201">TargetMachine.h:201</a></div></div>
<div class="ttc" id="namespacellvm_html_a741c97f1eeb4bce01ae23405af7b013d"><div class="ttname"><a href="namespacellvm.html#a741c97f1eeb4bce01ae23405af7b013d">llvm::createAMDGPUAtomicOptimizerPass</a></div><div class="ttdeci">FunctionPass * createAMDGPUAtomicOptimizerPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAtomicOptimizer_8cpp_source.html#l00668">AMDGPUAtomicOptimizer.cpp:668</a></div></div>
<div class="ttc" id="namespacellvm_html_acff60f95d2002660a74e836e659fafed"><div class="ttname"><a href="namespacellvm.html#acff60f95d2002660a74e836e659fafed">llvm::initializeR600VectorRegMergerPass</a></div><div class="ttdeci">void initializeR600VectorRegMergerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_adad6aec73fd88d0ca791cb635336c9dd"><div class="ttname"><a href="namespacellvm.html#adad6aec73fd88d0ca791cb635336c9dd">llvm::SIFixVGPRCopiesID</a></div><div class="ttdeci">char &amp; SIFixVGPRCopiesID</div><div class="ttdef"><b>Definition:</b> <a href="SIFixVGPRCopies_8cpp_source.html#l00046">SIFixVGPRCopies.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_html_a6356c653693e9568f74a835b52a6fb0b"><div class="ttname"><a href="namespacellvm.html#a6356c653693e9568f74a835b52a6fb0b">llvm::initializeAMDGPURewriteOutArgumentsPass</a></div><div class="ttdeci">void initializeAMDGPURewriteOutArgumentsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a08efde8583f615980c38b4e29760fae8"><div class="ttname"><a href="namespacellvm.html#a08efde8583f615980c38b4e29760fae8">llvm::EarlyMachineLICMID</a></div><div class="ttdeci">char &amp; EarlyMachineLICMID</div><div class="ttdoc">This pass performs loop invariant code motion on machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineLICM_8cpp_source.html#l00304">MachineLICM.cpp:304</a></div></div>
<div class="ttc" id="Compiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00130">Compiler.h:130</a></div></div>
<div class="ttc" id="namespacellvm_html_ae3182d83f2ec0cb0bda799676b234745"><div class="ttname"><a href="namespacellvm.html#ae3182d83f2ec0cb0bda799676b234745">llvm::initializeGCNDPPCombinePass</a></div><div class="ttdeci">void initializeGCNDPPCombinePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a0970ab1f05fa4adde81a1ef0d89b7b84"><div class="ttname"><a href="namespacellvm.html#a0970ab1f05fa4adde81a1ef0d89b7b84">llvm::createAMDGPUAAWrapperPass</a></div><div class="ttdeci">ImmutablePass * createAMDGPUAAWrapperPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAliasAnalysis_8cpp_source.html#l00044">AMDGPUAliasAnalysis.cpp:44</a></div></div>
<div class="ttc" id="namespacellvm_html_a87824ad2b10d68838f08a950bc7267e7"><div class="ttname"><a href="namespacellvm.html#a87824ad2b10d68838f08a950bc7267e7">llvm::createR600EmitClauseMarkers</a></div><div class="ttdeci">FunctionPass * createR600EmitClauseMarkers()</div><div class="ttdef"><b>Definition:</b> <a href="R600EmitClauseMarkers_8cpp_source.html#l00352">R600EmitClauseMarkers.cpp:352</a></div></div>
<div class="ttc" id="namespacellvm_html_a203e997e0ec1bb5fff93d11754645d40"><div class="ttname"><a href="namespacellvm.html#a203e997e0ec1bb5fff93d11754645d40">llvm::initializeR600ClauseMergePassPass</a></div><div class="ttdeci">void initializeR600ClauseMergePassPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1MemoryBuffer_html"><div class="ttname"><a href="classllvm_1_1MemoryBuffer.html">llvm::MemoryBuffer</a></div><div class="ttdoc">This interface provides simple read-only access to a block of memory, and provides simple methods for...</div><div class="ttdef"><b>Definition:</b> <a href="MemoryBuffer_8h_source.html#l00041">MemoryBuffer.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelect_html"><div class="ttname"><a href="classllvm_1_1InstructionSelect.html">llvm::InstructionSelect</a></div><div class="ttdoc">This pass is responsible for selecting generic machine instructions to target-specific instructions...</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelect_8h_source.html#l00027">InstructionSelect.h:27</a></div></div>
<div class="ttc" id="namespacellvm_html_a95528c6ca40db11f38ef02e6974bb60b"><div class="ttname"><a href="namespacellvm.html#a95528c6ca40db11f38ef02e6974bb60b">llvm::createAMDGPUFixFunctionBitcastsPass</a></div><div class="ttdeci">ModulePass * createAMDGPUFixFunctionBitcastsPass()</div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_afae943f235ffb0ac6224181bc5d3b213"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#afae943f235ffb0ac6224181bc5d3b213">llvm::yaml::SIMachineFunctionInfo::ScratchRSrcReg</a></div><div class="ttdeci">StringValue ScratchRSrcReg</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00278">SIMachineFunctionInfo.h:278</a></div></div>
<div class="ttc" id="namespacellvm_html_af1bc826f08646df7a62f707d24f2e170"><div class="ttname"><a href="namespacellvm.html#af1bc826f08646df7a62f707d24f2e170">llvm::initializeAMDGPUUnifyMetadataPass</a></div><div class="ttdeci">void initializeAMDGPUUnifyMetadataPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a9c0b23603da5cadac0b7602fae0dddc5"><div class="ttname"><a href="namespacellvm.html#a9c0b23603da5cadac0b7602fae0dddc5">llvm::createSeparateConstOffsetFromGEPPass</a></div><div class="ttdeci">FunctionPass * createSeparateConstOffsetFromGEPPass(bool LowerGEP=false)</div><div class="ttdef"><b>Definition:</b> <a href="SeparateConstOffsetFromGEP_8cpp_source.html#l00480">SeparateConstOffsetFromGEP.cpp:480</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="namespacellvm_html_a9fee375a4b1a10dda6cb16743417bc35"><div class="ttname"><a href="namespacellvm.html#a9fee375a4b1a10dda6cb16743417bc35">llvm::initializeAMDGPUArgumentUsageInfoPass</a></div><div class="ttdeci">void initializeAMDGPUArgumentUsageInfoPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="Legalizer_8h_html"><div class="ttname"><a href="Legalizer_8h.html">Legalizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a40a9d9de0a8ca42af17c54cf1272fd11"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a40a9d9de0a8ca42af17c54cf1272fd11">llvm::TargetPassConfig::addPostRegAlloc</a></div><div class="ttdeci">virtual void addPostRegAlloc()</div><div class="ttdoc">This method may be implemented by targets that want to run passes after register allocation pass pipe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00395">TargetPassConfig.h:395</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8h_html"><div class="ttname"><a href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a></div><div class="ttdoc">This file declares the targeting of the Machinelegalizer class for AMDGPU. </div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1StringValue_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1StringValue.html">llvm::yaml::StringValue</a></div><div class="ttdoc">A wrapper around std::string which contains a source range that&amp;#39;s being set during parsing...</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00034">MIRYamlMapping.h:34</a></div></div>
<div class="ttc" id="namespacellvm_html_a672d885fed78f2c8c479b27b9e34ac75"><div class="ttname"><a href="namespacellvm.html#a672d885fed78f2c8c479b27b9e34ac75">llvm::SILowerSGPRSpillsID</a></div><div class="ttdeci">char &amp; SILowerSGPRSpillsID</div><div class="ttdef"><b>Definition:</b> <a href="SILowerSGPRSpills_8cpp_source.html#l00085">SILowerSGPRSpills.cpp:85</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1StringValue_html_a62537bd770b4aa64686f83ff5d57392e"><div class="ttname"><a href="structllvm_1_1yaml_1_1StringValue.html#a62537bd770b4aa64686f83ff5d57392e">llvm::yaml::StringValue::SourceRange</a></div><div class="ttdeci">SMRange SourceRange</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00036">MIRYamlMapping.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a15c9948424096818cda93327de8345a8"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a15c9948424096818cda93327de8345a8">llvm::AMDGPUFunctionArgInfo::PrivateSegmentBuffer</a></div><div class="ttdeci">ArgDescriptor PrivateSegmentBuffer</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00124">AMDGPUArgumentUsageInfo.h:124</a></div></div>
<div class="ttc" id="LegacyPassManager_8h_html"><div class="ttname"><a href="LegacyPassManager_8h.html">LegacyPassManager.h</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a64ab0c5e2b720527f555d2ae67a8b2f2"><div class="ttname"><a href="namespacellvm.html#a64ab0c5e2b720527f555d2ae67a8b2f2">llvm::createR600Packetizer</a></div><div class="ttdeci">FunctionPass * createR600Packetizer()</div><div class="ttdef"><b>Definition:</b> <a href="R600Packetizer_8cpp_source.html#l00416">R600Packetizer.cpp:416</a></div></div>
<div class="ttc" id="namespacellvm_html_a5bb0f795dc76ef1208e41737103a6712"><div class="ttname"><a href="namespacellvm.html#a5bb0f795dc76ef1208e41737103a6712">llvm::initializeSILoadStoreOptimizerPass</a></div><div class="ttdeci">void initializeSILoadStoreOptimizerPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_ac76c29aa8fd2d77aad8cf7b154591afd"><div class="ttname"><a href="namespacellvm.html#ac76c29aa8fd2d77aad8cf7b154591afd">llvm::SILowerControlFlowID</a></div><div class="ttdeci">char &amp; SILowerControlFlowID</div><div class="ttdef"><b>Definition:</b> <a href="SILowerControlFlow_8cpp_source.html#l00145">SILowerControlFlow.cpp:145</a></div></div>
<div class="ttc" id="namespacellvm_html_a8d9ed62167be5b28632737e1c1eba7fd"><div class="ttname"><a href="namespacellvm.html#a8d9ed62167be5b28632737e1c1eba7fd">llvm::createAMDGPUUnifyMetadataPass</a></div><div class="ttdeci">ModulePass * createAMDGPUUnifyMetadataPass()</div></div>
<div class="ttc" id="namespacellvm_html_a91a0c51a1dffb39fd3b9a813fb08b1a8"><div class="ttname"><a href="namespacellvm.html#a91a0c51a1dffb39fd3b9a813fb08b1a8">llvm::initializeSIAnnotateControlFlowPass</a></div><div class="ttdeci">void initializeSIAnnotateControlFlowPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1MachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">llvm::yaml::MachineFunctionInfo</a></div><div class="ttdoc">Targets should override this in a way that mirrors the implementation of llvm::MachineFunctionInfo. </div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00560">MIRYamlMapping.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="namespacellvm_html_a3ddae16561e646c4cbadec7e4fb5308b"><div class="ttname"><a href="namespacellvm.html#a3ddae16561e646c4cbadec7e4fb5308b">llvm::PatchableFunctionID</a></div><div class="ttdeci">char &amp; PatchableFunctionID</div><div class="ttdoc">This pass implements the &quot;patchable-function&quot; attribute. </div><div class="ttdef"><b>Definition:</b> <a href="PatchableFunction_8cpp_source.html#l00101">PatchableFunction.cpp:101</a></div></div>
<div class="ttc" id="namespacellvm_html_ad4df10b93d07bab50e94b588ce80b321"><div class="ttname"><a href="namespacellvm.html#ad4df10b93d07bab50e94b588ce80b321">llvm::initializeSIFoldOperandsPass</a></div><div class="ttdeci">void initializeSIFoldOperandsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_a2ca5de037910f55644e791f2e558ad55"><div class="ttname"><a href="namespacellvm.html#a2ca5de037910f55644e791f2e558ad55">llvm::SIFoldOperandsID</a></div><div class="ttdeci">char &amp; SIFoldOperandsID</div></div>
<div class="ttc" id="Transforms_2Scalar_8h_html"><div class="ttname"><a href="Transforms_2Scalar_8h.html">Scalar.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a35439262752cde272cc79350c6185c67"><div class="ttname"><a href="namespacellvm.html#a35439262752cde272cc79350c6185c67">llvm::initializeAMDGPUPropagateAttributesLatePass</a></div><div class="ttdeci">void initializeAMDGPUPropagateAttributesLatePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a07525563cb9c2a3cb6d64e3f885f038e"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a07525563cb9c2a3cb6d64e3f885f038e">llvm::MachineSchedContext::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00120">MachineScheduler.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="namespacellvm_html_a66b7ac56217654622e212b933f9660f0"><div class="ttname"><a href="namespacellvm.html#a66b7ac56217654622e212b933f9660f0">llvm::createSIShrinkInstructionsPass</a></div><div class="ttdeci">FunctionPass * createSIShrinkInstructionsPass()</div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01415">CommandLine.h:1415</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a5a6d50c0a0e344aad25b7c1a99e3c88f"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a5a6d50c0a0e344aad25b7c1a99e3c88f">EnableAMDGPUAliasAnalysis</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableAMDGPUAliasAnalysis(&quot;enable-amdgpu-aa&quot;, cl::Hidden, cl::desc(&quot;Enable AMDGPU Alias Analysis&quot;), cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1IRTranslator_html"><div class="ttname"><a href="classllvm_1_1IRTranslator.html">llvm::IRTranslator</a></div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8h_source.html#l00061">IRTranslator.h:61</a></div></div>
<div class="ttc" id="AMDGPUTargetInfo_8h_html"><div class="ttname"><a href="AMDGPUTargetInfo_8h.html">AMDGPUTargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_a968930aea9d9efa8d46dd890fce75643"><div class="ttname"><a href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const</div><div class="ttdoc">Return the attribute&amp;#39;s value as a string. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00220">Attributes.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTTIImpl_html"><div class="ttname"><a href="classllvm_1_1GCNTTIImpl.html">llvm::GCNTTIImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetTransformInfo_8h_source.html#l00066">AMDGPUTargetTransformInfo.h:66</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_a1d5dd9919ead63bd4811537de31545da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#a1d5dd9919ead63bd4811537de31545da">llvm::yaml::SIMode::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00238">SIMachineFunctionInfo.h:238</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a42381ce8015f81db8cf591030d5e5863"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a42381ce8015f81db8cf591030d5e5863">llvm::AMDGPUFunctionArgInfo::DispatchID</a></div><div class="ttdeci">ArgDescriptor DispatchID</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00128">AMDGPUArgumentUsageInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="namespacellvm_html_ad6820b1346e9140b1b40af95c5ec190a"><div class="ttname"><a href="namespacellvm.html#ad6820b1346e9140b1b40af95c5ec190a">llvm::IfConverterID</a></div><div class="ttdeci">char &amp; IfConverterID</div><div class="ttdoc">IfConverter - This pass performs machine code if conversion. </div><div class="ttdef"><b>Definition:</b> <a href="IfConversion_8cpp_source.html#l00435">IfConversion.cpp:435</a></div></div>
<div class="ttc" id="Compiler_8h_html_a39557b142c7bfcc54d3874aae7084907"><div class="ttname"><a href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a></div><div class="ttdeci">#define LLVM_READNONE</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00203">Compiler.h:203</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="namespacellvm_html_af2d7896d652bb4b8d1a6b2236cabbdc5"><div class="ttname"><a href="namespacellvm.html#af2d7896d652bb4b8d1a6b2236cabbdc5">llvm::SIFixSGPRCopiesID</a></div><div class="ttdeci">char &amp; SIFixSGPRCopiesID</div><div class="ttdef"><b>Definition:</b> <a href="SIFixSGPRCopies_8cpp_source.html#l00147">SIFixSGPRCopies.cpp:147</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html_abc484a21ffbcb34d7da0fd9ee6df9e55"><div class="ttname"><a href="namespacellvm.html#abc484a21ffbcb34d7da0fd9ee6df9e55">llvm::initializeSILowerSGPRSpillsPass</a></div><div class="ttdeci">void initializeSILowerSGPRSpillsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ab0303f30b08e804220730feac44a5880"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ab0303f30b08e804220730feac44a5880">llvm::AMDGPUFunctionArgInfo::KernargSegmentPtr</a></div><div class="ttdeci">ArgDescriptor KernargSegmentPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00127">AMDGPUArgumentUsageInfo.h:127</a></div></div>
<div class="ttc" id="namespacellvm_html_ae528eb37691ed2987a1c53d3d8e9c8b3"><div class="ttname"><a href="namespacellvm.html#ae528eb37691ed2987a1c53d3d8e9c8b3">llvm::createSROAPass</a></div><div class="ttdeci">FunctionPass * createSROAPass()</div><div class="ttdef"><b>Definition:</b> <a href="SROA_8cpp_source.html#l04653">SROA.cpp:4653</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">llvm::yaml::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00268">SIMachineFunctionInfo.h:268</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a6955174e9cb75d34f48813efc703dfdb"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a6955174e9cb75d34f48813efc703dfdb">R600SchedRegistry</a></div><div class="ttdeci">static MachineSchedRegistry R600SchedRegistry(&quot;r600&quot;, &quot;Run R600's custom scheduler&quot;, createR600MachineScheduler)</div></div>
<div class="ttc" id="namespacellvm_html_ab83caaf9cdc5488b1308748e5f527454"><div class="ttname"><a href="namespacellvm.html#ab83caaf9cdc5488b1308748e5f527454">llvm::createAMDGPUExternalAAWrapperPass</a></div><div class="ttdeci">ImmutablePass * createAMDGPUExternalAAWrapperPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAliasAnalysis_8cpp_source.html#l00048">AMDGPUAliasAnalysis.cpp:48</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a8166b0ef76dafbad4b7a9a2dc58cc160"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a8166b0ef76dafbad4b7a9a2dc58cc160">OptExecMaskPreRA</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; OptExecMaskPreRA(&quot;amdgpu-opt-exec-mask-pre-ra&quot;, cl::Hidden, cl::desc(&quot;Run pre-RA exec mask optimizations&quot;), cl::init(true))</div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a7751952bba0b95bc76bfb6d3a943bf87"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7751952bba0b95bc76bfb6d3a943bf87">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16Denormals</a></div><div class="ttdeci">bool FP64FP16Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00687">AMDGPUBaseInfo.h:687</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_aadea9e45e0a6d101d915754dde54226a"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#aadea9e45e0a6d101d915754dde54226a">mustPreserveGV</a></div><div class="ttdeci">static bool mustPreserveGV(const GlobalValue &amp;GV)</div><div class="ttdoc">Predicate for Internalize pass. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00387">AMDGPUTargetMachine.cpp:387</a></div></div>
<div class="ttc" id="namespacellvm_html_ad43988332c0d4ae8839dc733851fe4dd"><div class="ttname"><a href="namespacellvm.html#ad43988332c0d4ae8839dc733851fe4dd">llvm::createAMDGPUPropagateAttributesLatePass</a></div><div class="ttdeci">ModulePass * createAMDGPUPropagateAttributesLatePass(const TargetMachine *)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPropagateAttributes_8cpp_source.html#l00334">AMDGPUPropagateAttributes.cpp:334</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdoc">Target instruction information. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_a0609f372b1e45f378d3b89ddf97ceaa0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#a0609f372b1e45f378d3b89ddf97ceaa0">llvm::yaml::SIMode::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00237">SIMachineFunctionInfo.h:237</a></div></div>
<div class="ttc" id="namespacellvm_html_a9465e42602ae119c43df7a123440e8d9"><div class="ttname"><a href="namespacellvm.html#a9465e42602ae119c43df7a123440e8d9">llvm::GCNRegBankReassignID</a></div><div class="ttdeci">char &amp; GCNRegBankReassignID</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegBankReassign_8cpp_source.html#l00276">GCNRegBankReassign.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1PassManagerBuilder_html_ae2f367f294e0c40030f2e56418c4b40c"><div class="ttname"><a href="classllvm_1_1PassManagerBuilder.html#ae2f367f294e0c40030f2e56418c4b40c">llvm::PassManagerBuilder::DivergentTarget</a></div><div class="ttdeci">bool DivergentTarget</div><div class="ttdef"><b>Definition:</b> <a href="Transforms_2IPO_2PassManagerBuilder_8h_source.html#l00171">PassManagerBuilder.h:171</a></div></div>
<div class="ttc" id="IRTranslator_8h_html"><div class="ttname"><a href="IRTranslator_8h.html">IRTranslator.h</a></div><div class="ttdoc">This file declares the IRTranslator pass. </div></div>
<div class="ttc" id="namespacellvm_html_a6454834863e40f98655d2f5207e590bd"><div class="ttname"><a href="namespacellvm.html#a6454834863e40f98655d2f5207e590bd">llvm::createAMDGPUSimplifyLibCallsPass</a></div><div class="ttdeci">FunctionPass * createAMDGPUSimplifyLibCallsPass(const TargetOptions &amp;, const TargetMachine *)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l01714">AMDGPULibCalls.cpp:1714</a></div></div>
<div class="ttc" id="namespacellvm_html_ab270770798051010b2cdb88ef9224b0a"><div class="ttname"><a href="namespacellvm.html#ab270770798051010b2cdb88ef9224b0a">llvm::createAMDGPUUseNativeCallsPass</a></div><div class="ttdeci">FunctionPass * createAMDGPUUseNativeCallsPass()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l01719">AMDGPULibCalls.cpp:1719</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html_a5f21271c9d2a610d15219c54ba44bef3"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html#a5f21271c9d2a610d15219c54ba44bef3">llvm::GCNTargetMachine::convertFuncInfoToYAML</a></div><div class="ttdeci">yaml::MachineFunctionInfo * convertFuncInfoToYAML(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Allocate and initialize an instance of the YAML representation of the MachineFunctionInfo. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l01009">AMDGPUTargetMachine.cpp:1009</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ade04e61f515d6522a4f300c88bea66d6"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ade04e61f515d6522a4f300c88bea66d6">llvm::AMDGPUFunctionArgInfo::FlatScratchInit</a></div><div class="ttdeci">ArgDescriptor FlatScratchInit</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00129">AMDGPUArgumentUsageInfo.h:129</a></div></div>
<div class="ttc" id="RegBankSelect_8h_html"><div class="ttname"><a href="RegBankSelect_8h.html">RegBankSelect.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a0a8b2bf85c8335aebd5f41c86485d89e"><div class="ttname"><a href="namespacellvm.html#a0a8b2bf85c8335aebd5f41c86485d89e">llvm::PostRAHazardRecognizerID</a></div><div class="ttdeci">char &amp; PostRAHazardRecognizerID</div><div class="ttdoc">createPostRAHazardRecognizer - This pass runs the post-ra hazard recognizer. </div><div class="ttdef"><b>Definition:</b> <a href="PostRAHazardRecognizer_8cpp_source.html#l00064">PostRAHazardRecognizer.cpp:64</a></div></div>
<div class="ttc" id="namespacellvm_html_a97712b5239bed771de6c70cb4ae874f7"><div class="ttname"><a href="namespacellvm.html#a97712b5239bed771de6c70cb4ae874f7">llvm::initializeAMDGPUPropagateAttributesEarlyPass</a></div><div class="ttdeci">void initializeAMDGPUPropagateAttributesEarlyPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1Pass_html_af94c014e968489e96c7d4353a84ad7f5"><div class="ttname"><a href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">llvm::Pass::getAnalysisIfAvailable</a></div><div class="ttdeci">AnalysisType * getAnalysisIfAvailable() const</div><div class="ttdoc">getAnalysisIfAvailable&lt;AnalysisType&gt;() - Subclasses use this function to get analysis information tha...</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00201">PassAnalysisSupport.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1Error_html"><div class="ttname"><a href="classllvm_1_1Error.html">llvm::Error</a></div><div class="ttdoc">Lightweight error class with error context and mandatory checking. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00157">Error.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a3fe81bf8ec280aadc0e37a4b11408fa6"><div class="ttname"><a href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">llvm::Function::getFnAttribute</a></div><div class="ttdeci">Attribute getFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return the attribute for the given attribute kind. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00333">Function.h:333</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="namespacellvm_html_ae28159c054fa79ac71652e2bb0972082"><div class="ttname"><a href="namespacellvm.html#ae28159c054fa79ac71652e2bb0972082">llvm::createEarlyCSEPass</a></div><div class="ttdeci">FunctionPass * createEarlyCSEPass(bool UseMemorySSA=false)</div><div class="ttdef"><b>Definition:</b> <a href="EarlyCSE_8cpp_source.html#l01449">EarlyCSE.cpp:1449</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html_a3535f2c622ae58c118c0930250b38d54"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html#a3535f2c622ae58c118c0930250b38d54">llvm::AMDGPUTargetMachine::~AMDGPUTargetMachine</a></div><div class="ttdeci">~AMDGPUTargetMachine() override</div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_aaf94e49aaa7a9c033bb73e45f3d491c2"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">llvm::AMDGPUFunctionArgInfo::QueuePtr</a></div><div class="ttdeci">ArgDescriptor QueuePtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00126">AMDGPUArgumentUsageInfo.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_ae747b1bb20161699442a10c32d1c83fc"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#ae747b1bb20161699442a10c32d1c83fc">llvm::AMDGPUFunctionArgInfo::ImplicitBufferPtr</a></div><div class="ttdeci">ArgDescriptor ImplicitBufferPtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00144">AMDGPUArgumentUsageInfo.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html"><div class="ttname"><a href="classllvm_1_1PassRegistry.html">llvm::PassRegistry</a></div><div class="ttdoc">PassRegistry - This class manages the registration and intitialization of the pass subsystem as appli...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8h_source.html#l00038">PassRegistry.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html_aa5575e291ce0977b09729b8b17ea3296"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html#aa5575e291ce0977b09729b8b17ea3296">llvm::GCNTargetMachine::getTargetTransformInfo</a></div><div class="ttdeci">TargetTransformInfo getTargetTransformInfo(const Function &amp;F) override</div><div class="ttdoc">Get a TargetTransformInfo implementation for the target. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00533">AMDGPUTargetMachine.cpp:533</a></div></div>
<div class="ttc" id="namespacellvm_html_ac6e09a7e07135cf6d8ca859aa948804d"><div class="ttname"><a href="namespacellvm.html#ac6e09a7e07135cf6d8ca859aa948804d">llvm::initializeSILowerI1CopiesPass</a></div><div class="ttdeci">void initializeSILowerI1CopiesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ac92747c9354bee7934aa065f669fbf2c"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ac92747c9354bee7934aa065f669fbf2c">EnableDPPCombine</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableDPPCombine(&quot;amdgpu-dpp-combine&quot;, cl::desc(&quot;Enable DPP combiner&quot;), cl::init(true))</div></div>
<div class="ttc" id="classllvm_1_1PassManagerBuilder_html_a5a32eb9833354091db8bffef866c50b0"><div class="ttname"><a href="classllvm_1_1PassManagerBuilder.html#a5a32eb9833354091db8bffef866c50b0">llvm::PassManagerBuilder::addExtension</a></div><div class="ttdeci">void addExtension(ExtensionPointTy Ty, ExtensionFn Fn)</div><div class="ttdef"><b>Definition:</b> <a href="PassManagerBuilder_8cpp_source.html#l00231">PassManagerBuilder.cpp:231</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_af6731e94a86ed0f59df8ea0f53310207"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#af6731e94a86ed0f59df8ea0f53310207">createIterativeILPMachineScheduler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createIterativeILPMachineScheduler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00284">AMDGPUTargetMachine.cpp:284</a></div></div>
<div class="ttc" id="namespacellvm_html_ae170cf4d96f6c3a1c688eab006872fa6"><div class="ttname"><a href="namespacellvm.html#ae170cf4d96f6c3a1c688eab006872fa6">llvm::initializeAMDGPUUnifyDivergentExitNodesPass</a></div><div class="ttdeci">void initializeAMDGPUUnifyDivergentExitNodesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1SMLoc_html"><div class="ttname"><a href="classllvm_1_1SMLoc.html">llvm::SMLoc</a></div><div class="ttdoc">Represents a location in source code. </div><div class="ttdef"><b>Definition:</b> <a href="SMLoc_8h_source.html#l00023">SMLoc.h:23</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a31842b00cd95e74b5404f7c040fb5ee8"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a31842b00cd95e74b5404f7c040fb5ee8">EnableLibCallSimplify</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableLibCallSimplify(&quot;amdgpu-simplify-libcall&quot;, cl::desc(&quot;Enable amdgpu library simplifications&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="CodeGen_2Passes_8h_html"><div class="ttname"><a href="CodeGen_2Passes_8h.html">Passes.h</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a0df700196257e5722abe23f0713a9263"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a0df700196257e5722abe23f0713a9263">EnableR600StructurizeCFG</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableR600StructurizeCFG(&quot;r600-ir-structurize&quot;, cl::desc(&quot;Use StructurizeCFG IR pass&quot;), cl::init(true))</div></div>
<div class="ttc" id="structllvm_1_1PerFunctionMIParsingState_html"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html">llvm::PerFunctionMIParsingState</a></div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00159">MIParser.h:159</a></div></div>
<div class="ttc" id="namespacellvm_html_a4fb815c8f9920e07c3ab6bfc0e144658"><div class="ttname"><a href="namespacellvm.html#a4fb815c8f9920e07c3ab6bfc0e144658">llvm::createStructurizeCFGPass</a></div><div class="ttdeci">Pass * createStructurizeCFGPass(bool SkipUniformRegions=false)</div><div class="ttdoc">When SkipUniformRegions is true the structizer will not structurize regions that only contain uniform...</div><div class="ttdef"><b>Definition:</b> <a href="StructurizeCFG_8cpp_source.html#l01063">StructurizeCFG.cpp:1063</a></div></div>
<div class="ttc" id="namespacellvm_html_aac70ae2b103201c54db337ea53995270"><div class="ttname"><a href="namespacellvm.html#aac70ae2b103201c54db337ea53995270">llvm::createAtomicExpandPass</a></div><div class="ttdeci">FunctionPass * createAtomicExpandPass()</div></div>
<div class="ttc" id="namespacellvm_html_af5a5d4c8e1df34a4fa1180d8b1041c83"><div class="ttname"><a href="namespacellvm.html#af5a5d4c8e1df34a4fa1180d8b1041c83">llvm::initializeAMDGPUAlwaysInlinePass</a></div><div class="ttdeci">void initializeAMDGPUAlwaysInlinePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html_a704ab5e98d818dd7cd40cfd96eb5ec3c"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html#a704ab5e98d818dd7cd40cfd96eb5ec3c">llvm::GCNTargetMachine::createPassConfig</a></div><div class="ttdeci">TargetPassConfig * createPassConfig(PassManagerBase &amp;PM) override</div><div class="ttdoc">Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l01000">AMDGPUTargetMachine.cpp:1000</a></div></div>
<div class="ttc" id="namespacellvm_html_aefb9fff39eaa7d16a709e608ed8c39bb"><div class="ttname"><a href="namespacellvm.html#aefb9fff39eaa7d16a709e608ed8c39bb">llvm::initializeAMDGPUOpenCLEnqueuedBlockLoweringPass</a></div><div class="ttdeci">void initializeAMDGPUOpenCLEnqueuedBlockLoweringPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_aa1f750573406bb09f42adff5e9524126"><div class="ttname"><a href="namespacellvm.html#aa1f750573406bb09f42adff5e9524126">llvm::initializeSIPreAllocateWWMRegsPass</a></div><div class="ttdeci">void initializeSIPreAllocateWWMRegsPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="namespacellvm_html_aa096f48562c0dd3a59ef81dd9126239a"><div class="ttname"><a href="namespacellvm.html#aa096f48562c0dd3a59ef81dd9126239a">llvm::initializeGlobalISel</a></div><div class="ttdeci">void initializeGlobalISel(PassRegistry &amp;)</div><div class="ttdoc">Initialize all passes linked into the GlobalISel library. </div><div class="ttdef"><b>Definition:</b> <a href="GlobalISel_8cpp_source.html#l00018">GlobalISel.cpp:18</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_a9d7de807ebdfe1819df3ff6cb0f16158"><div class="ttname"><a href="classllvm_1_1Value.html#a9d7de807ebdfe1819df3ff6cb0f16158">llvm::Value::use_empty</a></div><div class="ttdeci">bool use_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00343">Value.h:343</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_aed47e4757f3240146f8ad40c2cdbf2d1"><div class="ttname"><a href="namespacellvm_1_1cl.html#aed47e4757f3240146f8ad40c2cdbf2d1">llvm::cl::location</a></div><div class="ttdeci">LocationClass&lt; Ty &gt; location(Ty &amp;L)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00451">CommandLine.h:451</a></div></div>
<div class="ttc" id="namespacellvm_html_ab991c88245f2d19047c68f36e6ebe68a"><div class="ttname"><a href="namespacellvm.html#ab991c88245f2d19047c68f36e6ebe68a">llvm::createGVNPass</a></div><div class="ttdeci">FunctionPass * createGVNPass(bool NoMemDepAnalysis=false)</div><div class="ttdoc">Create a legacy GVN pass. </div><div class="ttdef"><b>Definition:</b> <a href="GVN_8cpp_source.html#l02743">GVN.cpp:2743</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMode_html_a42214d83242c5f5e43b873b16e7eefc9"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMode.html#a42214d83242c5f5e43b873b16e7eefc9">llvm::yaml::SIMode::FP64FP16Denormals</a></div><div class="ttdeci">bool FP64FP16Denormals</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00240">SIMachineFunctionInfo.h:240</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a3ff455759cea7835de599069423b4aad"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a3ff455759cea7835de599069423b4aad">createSIMachineScheduler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createSIMachineScheduler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00255">AMDGPUTargetMachine.cpp:255</a></div></div>
<div class="ttc" id="structllvm_1_1yaml_1_1SIMachineFunctionInfo_html_ade7132a796d315b462bdc59fb10d3a99"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ade7132a796d315b462bdc59fb10d3a99">llvm::yaml::SIMachineFunctionInfo::Mode</a></div><div class="ttdeci">SIMode Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00284">SIMachineFunctionInfo.h:284</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_ae0f5807cd88dafd640166d702200ec8e"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#ae0f5807cd88dafd640166d702200ec8e">createGCNMaxOccupancyMachineScheduler</a></div><div class="ttdeci">static ScheduleDAGInstrs * createGCNMaxOccupancyMachineScheduler(MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8cpp_source.html#l00260">AMDGPUTargetMachine.cpp:260</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8cpp_html_a6011f21a3eaf820b7574a9e6b5e7da86"><div class="ttname"><a href="AMDGPUTargetMachine_8cpp.html#a6011f21a3eaf820b7574a9e6b5e7da86">EnableEarlyIfConversion</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableEarlyIfConversion(&quot;amdgpu-early-ifcvt&quot;, cl::Hidden, cl::desc(&quot;Run early if-conversion&quot;), cl::init(false))</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a2002164aea6fabe20598e0526746b1fa"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)</div><div class="ttdoc">Add a postprocessing step to the DAG builder. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00314">MachineScheduler.h:314</a></div></div>
<div class="ttc" id="namespacellvm_html_a3cb6969a73ff0eafb38cd7a4eb892c2a"><div class="ttname"><a href="namespacellvm.html#a3cb6969a73ff0eafb38cd7a4eb892c2a">llvm::createNaryReassociatePass</a></div><div class="ttdeci">FunctionPass * createNaryReassociatePass()</div><div class="ttdef"><b>Definition:</b> <a href="NaryReassociate_8cpp_source.html#l00163">NaryReassociate.cpp:163</a></div></div>
<div class="ttc" id="classllvm_1_1SMDiagnostic_html"><div class="ttname"><a href="classllvm_1_1SMDiagnostic.html">llvm::SMDiagnostic</a></div><div class="ttdoc">Instances of this class encapsulate one diagnostic report, allowing printing to a raw_ostream as a ca...</div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00261">SourceMgr.h:261</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:30 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
