

================================================================
== Vivado HLS Report for 'dut_matrix_multiply_alt2'
================================================================
* Date:           Fri Nov 11 23:14:32 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  10192002|  10192002|  10192002|  10192002|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                                    |       Latency       | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name             |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |  10192000|  10192000|        13|         13|        100|  784000|    yes   |
        +------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|       0|    124|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    104|
|Register         |        -|      -|     242|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      8|     590|    939|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      3|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U47  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U48   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  348|  711|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +---------------------------------------+-----------------------------------+--------------+
    |                Instance               |               Module              |  Expression  |
    +---------------------------------------+-----------------------------------+--------------+
    |dut_mac_muladd_10ns_8ns_7ns_17_1_U50   |dut_mac_muladd_10ns_8ns_7ns_17_1   | i0 + i1 * i2 |
    |dut_mac_muladd_4ns_11ns_10ns_14_1_U51  |dut_mac_muladd_4ns_11ns_10ns_14_1  | i0 + i1 * i2 |
    |dut_mac_muladd_4ns_8ns_7ns_11_1_U49    |dut_mac_muladd_4ns_8ns_7ns_11_1    | i0 + i1 * i2 |
    +---------------------------------------+-----------------------------------+--------------+

    * Memory: 
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |               Module              | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |sum_mult_U  |dut_matrix_multiply_alt2_sum_mult  |        2|  0|   0|  1000|   32|     1|        32000|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+
    |Total       |                                   |        2|  0|   0|  1000|   32|     1|        32000|
    +------------+-----------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_345_p2                     |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next2_fu_196_p2  |     +    |      0|  0|  20|          20|           1|
    |indvar_flatten_op_fu_350_p2     |     +    |      0|  0|  11|          11|           1|
    |k_fu_262_p2                     |     +    |      0|  0|  10|          10|           1|
    |r_fu_234_p2                     |     +    |      0|  0|   4|           4|           1|
    |exitcond_mid_fu_228_p2          |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten2_fu_190_p2     |   icmp   |      0|  0|   7|          20|          20|
    |exitcond_flatten_fu_202_p2      |   icmp   |      0|  0|   4|          11|          10|
    |exitcond_fu_222_p2              |   icmp   |      0|  0|   3|           7|           6|
    |tmp2_fu_274_p2                  |   icmp   |      0|  0|   4|          10|           1|
    |tmp_1_fu_293_p2                 |   icmp   |      0|  0|   4|          10|           9|
    |tmp_mid1_23_fu_287_p2           |   icmp   |      0|  0|   4|          10|           9|
    |tmp_mid1_fu_268_p2              |   icmp   |      0|  0|   4|          10|           1|
    |tmp_53_fu_240_p2                |    or    |      0|  0|   1|           1|           1|
    |Col_assign_mid2_fu_246_p3       |  select  |      0|  0|   7|           1|           1|
    |Row_assign_mid_fu_208_p3        |  select  |      0|  0|   4|           1|           1|
    |indvar_flatten_next_fu_356_p3   |  select  |      0|  0|  11|           1|           1|
    |tmp_40_mid2_fu_254_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_i_i_mid2_v_fu_306_p3        |  select  |      0|  0|  10|           1|          10|
    |tmp_mid2_24_fu_299_p3           |  select  |      0|  0|   1|           1|           1|
    |tmp_mid2_fu_280_p3              |  select  |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_216_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 124|         140|          84|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Col_assign_3_reg_133     |  10|          2|   10|         20|
    |Col_assign_reg_168       |   7|          2|    7|         14|
    |Row_assign_reg_157       |   4|          2|    4|          8|
    |ap_NS_fsm                |  10|         16|    1|         16|
    |indvar_flatten2_reg_122  |  20|          2|   20|         40|
    |indvar_flatten_reg_145   |  11|          2|   11|         22|
    |sum_mult_address0        |  10|          3|   10|         30|
    |sum_mult_d0              |  32|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         32|   95|        246|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |C_addr_reg_454                |  10|   0|   10|          0|
    |Col_assign_3_reg_133          |  10|   0|   10|          0|
    |Col_assign_mid2_reg_406       |   7|   0|    7|          0|
    |Col_assign_reg_168            |   7|   0|    7|          0|
    |Row_assign_reg_157            |   4|   0|    4|          0|
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |exitcond_flatten2_reg_389     |   1|   0|    1|          0|
    |exitcond_flatten_reg_398      |   1|   0|    1|          0|
    |indvar_flatten2_reg_122       |  20|   0|   20|          0|
    |indvar_flatten_next2_reg_393  |  20|   0|   20|          0|
    |indvar_flatten_reg_145        |  11|   0|   11|          0|
    |mult_reg_474                  |  32|   0|   32|          0|
    |sum_mult_addr_reg_459         |  10|   0|   10|          0|
    |sum_mult_load_reg_469         |  32|   0|   32|          0|
    |tmp_40_mid2_reg_413           |   4|   0|    4|          0|
    |tmp_42_reg_479                |  32|   0|   32|          0|
    |tmp_55_reg_434                |  14|   0|   14|          0|
    |tmp_i_i_mid2_v_reg_428        |  10|   0|   10|          0|
    |tmp_mid2_24_reg_424           |   1|   0|    1|          0|
    |tmp_mid2_reg_420              |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 242|   0|  242|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------+-----+-----+------------+--------------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | dut_matrix_multiply_alt2 | return value |
|A_address0  | out |   13|  ap_memory |             A            |     array    |
|A_ce0       | out |    1|  ap_memory |             A            |     array    |
|A_q0        |  in |   32|  ap_memory |             A            |     array    |
|B_address0  | out |   17|  ap_memory |             B            |     array    |
|B_ce0       | out |    1|  ap_memory |             B            |     array    |
|B_q0        |  in |   32|  ap_memory |             B            |     array    |
|C_address0  | out |   10|  ap_memory |             C            |     array    |
|C_ce0       | out |    1|  ap_memory |             C            |     array    |
|C_we0       | out |    1|  ap_memory |             C            |     array    |
|C_d0        | out |   32|  ap_memory |             C            |     array    |
+------------+-----+-----+------------+--------------------------+--------------+

