{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699400264996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699400265008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 00:37:14 2023 " "Processing started: Wed Nov 08 00:37:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699400265008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400265008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LimeSDR-Mini_lms7_lelec210x -c LimeSDR-Mini_lms7_lelec210x " "Command: quartus_map --read_settings_files=on --write_settings_files=off LimeSDR-Mini_lms7_lelec210x -c LimeSDR-Mini_lms7_lelec210x" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400265008 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "lms_auto_dsp/synthesis/lms_auto_dsp.qip " "Tcl Script File lms_auto_dsp/synthesis/lms_auto_dsp.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE lms_auto_dsp/synthesis/lms_auto_dsp.qip " "set_global_assignment -name QIP_FILE lms_auto_dsp/synthesis/lms_auto_dsp.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1699400265235 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1699400265235 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400267075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699400267122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/lms_dsp.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/lms_dsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp " "Found entity 1: lms_dsp" {  } { { "lms_dsp/synthesis/lms_dsp.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lms_dsp/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lms_dsp/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_002 " "Found entity 1: lms_dsp_avalon_st_adapter_002" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: lms_dsp_avalon_st_adapter_002_error_adapter_0" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_001 " "Found entity 1: lms_dsp_avalon_st_adapter_001" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_001_timing_adapter_1 " "Found entity 1: lms_dsp_avalon_st_adapter_001_timing_adapter_1" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_1.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: lms_dsp_avalon_st_adapter_001_timing_adapter_0" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: lms_dsp_avalon_st_adapter_001_error_adapter_0" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: lms_dsp_avalon_st_adapter_001_data_format_adapter_0" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram " "Found entity 1: lms_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram " "Found entity 1: lms_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter " "Found entity 1: lms_dsp_avalon_st_adapter" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_timing_adapter_1 " "Found entity 1: lms_dsp_avalon_st_adapter_timing_adapter_1" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_1.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_timing_adapter_0 " "Found entity 1: lms_dsp_avalon_st_adapter_timing_adapter_0" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: lms_dsp_avalon_st_adapter_data_format_adapter_0" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: lms_dsp_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: lms_dsp_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/packet_presence_detection.sv 5 5 " "Found 5 design units, including 5 entities, in source file lms_dsp/synthesis/submodules/packet_presence_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmplx2mag " "Found entity 1: cmplx2mag" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288193 ""} { "Info" "ISGN_ENTITY_NAME" "2 delay_line " "Found entity 2: delay_line" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288193 ""} { "Info" "ISGN_ENTITY_NAME" "3 dual_running_sum " "Found entity 3: dual_running_sum" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288193 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter " "Found entity 4: counter" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288193 ""} { "Info" "ISGN_ENTITY_NAME" "5 packet_presence_detection " "Found entity 5: packet_presence_detection" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/short_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/short_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 short_shift " "Found entity 1: short_shift" {  } { { "lms_dsp/synthesis/submodules/short_shift.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/short_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/long_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/long_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 long_shift " "Found entity 1: long_shift" {  } { { "lms_dsp/synthesis/submodules/long_shift.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/long_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lms_dsp/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (lms_dsp) " "Found design unit 1: dspba_library_package (lms_dsp)" {  } { { "lms_dsp/synthesis/submodules/dspba_library_package.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file lms_dsp/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "lms_dsp/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "lms_dsp/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288486 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "lms_dsp/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288486 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "lms_dsp/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288486 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "lms_dsp/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288486 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "lms_dsp/synthesis/submodules/dspba_library.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lms_dsp/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (lms_dsp) " "Found design unit 1: auk_dspip_math_pkg_hpfir (lms_dsp)" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288488 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lms_dsp/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (lms_dsp) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (lms_dsp)" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288493 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288496 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288498 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288501 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "lms_dsp/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lms_dsp/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms_dsp_fir_compiler_ii_0_rtl_core-normal " "Found design unit 1: lms_dsp_fir_compiler_ii_0_rtl_core-normal" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288509 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_fir_compiler_ii_0_rtl_core " "Found entity 1: lms_dsp_fir_compiler_ii_0_rtl_core" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms_dsp_fir_compiler_ii_0_ast-struct " "Found design unit 1: lms_dsp_fir_compiler_ii_0_ast-struct" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288512 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_fir_compiler_ii_0_ast " "Found entity 1: lms_dsp_fir_compiler_ii_0_ast" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms_dsp_fir_compiler_ii_0-syn " "Found design unit 1: lms_dsp_fir_compiler_ii_0-syn" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288514 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms_dsp_fir_compiler_ii_0 " "Found entity 1: lms_dsp_fir_compiler_ii_0" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/fifo2avs.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/fifo2avs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo2avs " "Found entity 1: fifo2avs" {  } { { "lms_dsp/synthesis/submodules/fifo2avs.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/fifo2avs.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_dsp/synthesis/submodules/avs2fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_dsp/synthesis/submodules/avs2fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 avs2fifo " "Found entity 1: avs2fifo" {  } { { "lms_dsp/synthesis/submodules/avs2fifo.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/avs2fifo.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/delay_chain/delay_chain.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/delay_chain/delay_chain.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_chain-arch " "Found design unit 1: delay_chain-arch" {  } { { "src/rx_path_top/delay_chain/delay_chain.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/delay_chain/delay_chain.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288527 ""} { "Info" "ISGN_ENTITY_NAME" "1 delay_chain " "Found entity 1: delay_chain" {  } { { "src/rx_path_top/delay_chain/delay_chain.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/delay_chain/delay_chain.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288527 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/tx_path_top/pct_separate/synth/pct_separate_fsm.vhd " "Can't analyze file -- file src/tx_path_top/pct_separate/synth/pct_separate_fsm.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1699400288529 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/tx_path_top/pct_separate/synth/one_pct_fifo.vhd " "Can't analyze file -- file src/tx_path_top/pct_separate/synth/one_pct_fifo.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1699400288531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/smpl_cnt/synth/iq_smpl_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/smpl_cnt/synth/iq_smpl_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iq_smpl_cnt-arch " "Found design unit 1: iq_smpl_cnt-arch" {  } { { "src/rx_path_top/smpl_cnt/synth/iq_smpl_cnt.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cnt/synth/iq_smpl_cnt.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288537 ""} { "Info" "ISGN_ENTITY_NAME" "1 iq_smpl_cnt " "Found entity 1: iq_smpl_cnt" {  } { { "src/rx_path_top/smpl_cnt/synth/iq_smpl_cnt.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cnt/synth/iq_smpl_cnt.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/general_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/general/general_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_pkg " "Found design unit 1: general_pkg" {  } { { "src/general/general_pkg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/general_pkg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288545 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 general_pkg-body " "Found design unit 2: general_pkg-body" {  } { { "src/general/general_pkg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/general_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft601/synth/two_fifo_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ft601/synth/two_fifo_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_fifo_inst-arch " "Found design unit 1: two_fifo_inst-arch" {  } { { "src/FT601/synth/two_fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/two_fifo_inst.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288552 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_fifo_inst " "Found entity 1: two_fifo_inst" {  } { { "src/FT601/synth/two_fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/two_fifo_inst.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/fpga_led_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/fpga_led_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LED_ctrl-arch " "Found design unit 1: FPGA_LED_ctrl-arch" {  } { { "src/general/FPGA_LED_cntrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED_cntrl.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288559 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LED_ctrl " "Found entity 1: FPGA_LED_ctrl" {  } { { "src/general/FPGA_LED_cntrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED_cntrl.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/fx3_led_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/fx3_led_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FX3_LED_ctrl-arch " "Found design unit 1: FX3_LED_ctrl-arch" {  } { { "src/general/FX3_LED_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FX3_LED_ctrl.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288568 ""} { "Info" "ISGN_ENTITY_NAME" "1 FX3_LED_ctrl " "Found entity 1: FX3_LED_ctrl" {  } { { "src/general/FX3_LED_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FX3_LED_ctrl.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/fpga_led2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/fpga_led2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LED2_ctrl-arch " "Found design unit 1: FPGA_LED2_ctrl-arch" {  } { { "src/general/FPGA_LED2_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED2_ctrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288575 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LED2_ctrl " "Found entity 1: FPGA_LED2_ctrl" {  } { { "src/general/FPGA_LED2_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED2_ctrl.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/fpga_led1_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/fpga_led1_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LED1_cntrl-arch " "Found design unit 1: FPGA_LED1_cntrl-arch" {  } { { "src/general/FPGA_LED1_cntrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED1_cntrl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288584 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LED1_cntrl " "Found entity 1: FPGA_LED1_cntrl" {  } { { "src/general/FPGA_LED1_cntrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/FPGA_LED1_cntrl.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general_periph/synth/general_periph_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general_periph/synth/general_periph_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_periph_top-arch " "Found design unit 1: general_periph_top-arch" {  } { { "src/general_periph/synth/general_periph_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288592 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_periph_top " "Found entity 1: general_periph_top" {  } { { "src/general_periph/synth/general_periph_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/tst_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/tst_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tst_top-arch " "Found design unit 1: tst_top-arch" {  } { { "src/self_test/tst_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/tst_top.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288599 ""} { "Info" "ISGN_ENTITY_NAME" "1 tst_top " "Found entity 1: tst_top" {  } { { "src/self_test/tst_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/tst_top.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/pll_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/pll_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ctrl-arch " "Found design unit 1: pll_ctrl-arch" {  } { { "src/spi/pll_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pll_ctrl.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288606 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ctrl " "Found entity 1: pll_ctrl" {  } { { "src/spi/pll_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pll_ctrl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_top/synth/rxtx_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_top/synth/rxtx_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxtx_pll-arch " "Found design unit 1: rxtx_pll-arch" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288614 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxtx_pll " "Found entity 1: rxtx_pll" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/tstcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/tstcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tstcfg-arch " "Found design unit 1: tstcfg-arch" {  } { { "src/spi/tstcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/tstcfg.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288622 ""} { "Info" "ISGN_ENTITY_NAME" "1 tstcfg " "Found entity 1: tstcfg" {  } { { "src/spi/tstcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/tstcfg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/cfg_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/cfg_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cfg_top-arch " "Found design unit 1: cfg_top-arch" {  } { { "src/spi/cfg_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/cfg_top.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288628 ""} { "Info" "ISGN_ENTITY_NAME" "1 cfg_top " "Found entity 1: cfg_top" {  } { { "src/spi/cfg_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/cfg_top.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/packages/synth/fifo_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/packages/synth/fifo_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_PACK " "Found design unit 1: FIFO_PACK" {  } { { "src/packages/synth/FIFO_PACK.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/packages/synth/FIFO_PACK.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288635 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FIFO_PACK-body " "Found design unit 2: FIFO_PACK-body" {  } { { "src/packages/synth/FIFO_PACK.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/packages/synth/FIFO_PACK.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/tstcfg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/tstcfg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tstcfg_pkg " "Found design unit 1: tstcfg_pkg" {  } { { "src/spi/tstcfg_pkg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/tstcfg_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/pllcfg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/pllcfg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcfg_pkg " "Found design unit 1: pllcfg_pkg" {  } { { "src/spi/pllcfg_pkg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/periphcfg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/periphcfg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periphcfg_pkg " "Found design unit 1: periphcfg_pkg" {  } { { "src/spi/periphcfg_pkg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/periphcfg_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/fpgacfg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/fpgacfg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgacfg_pkg " "Found design unit 1: fpgacfg_pkg" {  } { { "src/spi/fpgacfg_pkg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top/synth/lms7_trx_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top/synth/lms7_trx_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms7_trx_top-arch " "Found design unit 1: lms7_trx_top-arch" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288672 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms7_trx_top " "Found entity 1: lms7_trx_top" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpl_cmp-arch " "Found design unit 1: smpl_cmp-arch" {  } { { "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288680 ""} { "Info" "ISGN_ENTITY_NAME" "1 smpl_cmp " "Found entity 1: smpl_cmp" {  } { { "src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cmp/synth/smpl_cmp.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps_top-arch " "Found design unit 1: pll_ps_top-arch" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_top.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288688 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps_top " "Found entity 1: pll_ps_top" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_top.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps_fsm-arch " "Found design unit 1: pll_ps_fsm-arch" {  } { { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_fsm.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288697 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps_fsm " "Found entity 1: pll_ps_fsm" {  } { { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_fsm.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dyn_ps/synth/pll_ps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/dyn_ps/synth/pll_ps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_ps-arch " "Found design unit 1: pll_ps-arch" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288704 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_ps " "Found entity 1: pll_ps" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/lms_ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/lms_ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr " "Found entity 1: lms_ctr" {  } { { "lms_ctr/synthesis/lms_ctr.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_irq_mapper " "Found entity 1: lms_ctr_irq_mapper" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0 " "Found entity 1: lms_ctr_mm_interconnect_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lms_ctr_mm_interconnect_0_avalon_st_adapter" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_mux_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288894 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_mux " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_mux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_rsp_demux " "Found entity 1: lms_ctr_mm_interconnect_0_rsp_demux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_mux_005 " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_mux_005" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_mux " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_mux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_demux_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_cmd_demux " "Found entity 1: lms_ctr_mm_interconnect_0_cmd_demux" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400288986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400288986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699400288998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699400288998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_007_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_007_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289001 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_007 " "Found entity 2: lms_ctr_mm_interconnect_0_router_007" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699400289013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699400289013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_002_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_002_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289017 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_002 " "Found entity 2: lms_ctr_mm_interconnect_0_router_002" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699400289026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699400289027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_001_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_001_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289032 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router_001 " "Found entity 2: lms_ctr_mm_interconnect_0_router_001" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lms_ctr_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699400289052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lms_ctr_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699400289052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_mm_interconnect_0_router_default_decode " "Found entity 1: lms_ctr_mm_interconnect_0_router_default_decode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289057 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_mm_interconnect_0_router " "Found entity 2: lms_ctr_mm_interconnect_0_router" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect " "Found entity 1: lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "lms_ctr/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_uart_tx " "Found entity 1: lms_ctr_uart_tx" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289220 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_uart_rx_stimulus_source " "Found entity 2: lms_ctr_uart_rx_stimulus_source" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289220 ""} { "Info" "ISGN_ENTITY_NAME" "3 lms_ctr_uart_rx " "Found entity 3: lms_ctr_uart_rx" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289220 ""} { "Info" "ISGN_ENTITY_NAME" "4 lms_ctr_uart_regs " "Found entity 4: lms_ctr_uart_regs" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289220 ""} { "Info" "ISGN_ENTITY_NAME" "5 lms_ctr_uart " "Found entity 5: lms_ctr_uart" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_sysid_qsys_0 " "Found entity 1: lms_ctr_sysid_qsys_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_switch " "Found entity 1: lms_ctr_switch" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_switch.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_onchip_memory2_0 " "Found entity 1: lms_ctr_onchip_memory2_0" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289279 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289279 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289279 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289279 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289279 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289279 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/bitswap_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/bitswap_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitswap_qsys " "Found entity 1: bitswap_qsys" {  } { { "lms_ctr/synthesis/submodules/bitswap_qsys.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/bitswap_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu " "Found entity 1: lms_ctr_nios2_cpu" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_register_bank_a_module " "Found entity 1: lms_ctr_nios2_cpu_cpu_register_bank_a_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "2 lms_ctr_nios2_cpu_cpu_register_bank_b_module " "Found entity 2: lms_ctr_nios2_cpu_cpu_register_bank_b_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "3 lms_ctr_nios2_cpu_cpu_nios2_oci_debug " "Found entity 3: lms_ctr_nios2_cpu_cpu_nios2_oci_debug" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "4 lms_ctr_nios2_cpu_cpu_nios2_oci_break " "Found entity 4: lms_ctr_nios2_cpu_cpu_nios2_oci_break" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "5 lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 5: lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "6 lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 6: lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "7 lms_ctr_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 7: lms_ctr_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "8 lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 8: lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "9 lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 9: lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "10 lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "11 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "12 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "13 lms_ctr_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 13: lms_ctr_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "14 lms_ctr_nios2_cpu_cpu_nios2_oci_pib " "Found entity 14: lms_ctr_nios2_cpu_cpu_nios2_oci_pib" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "15 lms_ctr_nios2_cpu_cpu_nios2_oci_im " "Found entity 15: lms_ctr_nios2_cpu_cpu_nios2_oci_im" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "16 lms_ctr_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 16: lms_ctr_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "17 lms_ctr_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 17: lms_ctr_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "18 lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 18: lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "19 lms_ctr_nios2_cpu_cpu_nios2_ocimem " "Found entity 19: lms_ctr_nios2_cpu_cpu_nios2_ocimem" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "20 lms_ctr_nios2_cpu_cpu_nios2_oci " "Found entity 20: lms_ctr_nios2_cpu_cpu_nios2_oci" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""} { "Info" "ISGN_ENTITY_NAME" "21 lms_ctr_nios2_cpu_cpu " "Found entity 21: lms_ctr_nios2_cpu_cpu" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_tck" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: lms_ctr_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_nios2_cpu_cpu_test_bench " "Found entity 1: lms_ctr_nios2_cpu_cpu_test_bench" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_lms_ctr_gpio " "Found entity 1: lms_ctr_lms_ctr_gpio" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_leds " "Found entity 1: lms_ctr_leds" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_leds.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_opencores.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_opencores.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_opencores " "Found entity 1: i2c_opencores" {  } { { "lms_ctr/synthesis/submodules/i2c_opencores.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_opencores.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_top.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file lms_ctr/synthesis/submodules/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_fpga_spi " "Found entity 1: lms_ctr_fpga_spi" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_flash_spi " "Found entity 1: lms_ctr_flash_spi" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "lms_ctr/synthesis/submodules/altera_dual_boot.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400289885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400289885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 lms_ctr_dac_spi " "Found entity 1: lms_ctr_dac_spi" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lms_ctr/synthesis/submodules/avfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lms_ctr/synthesis/submodules/avfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avfifo-avfifo_arch " "Found design unit 1: avfifo-avfifo_arch" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300891 ""} { "Info" "ISGN_ENTITY_NAME" "1 avfifo " "Found entity 1: avfifo" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkctrl-rtl " "Found design unit 1: clkctrl-rtl" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300899 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkctrl " "Found entity 1: clkctrl" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkctrl_altclkctrl_0_sub " "Found entity 1: clkctrl_altclkctrl_0_sub" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300950 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkctrl_altclkctrl_0 " "Found entity 2: clkctrl_altclkctrl_0" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_top/synth/pll_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_top/synth/pll_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_top-arch " "Found design unit 1: pll_top-arch" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/pll_top.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300959 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_top " "Found entity 1: pll_top" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/pll_top.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft601/synth/ft601_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ft601/synth/ft601_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FT601_top-arch " "Found design unit 1: FT601_top-arch" {  } { { "src/FT601/synth/FT601_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_top.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300979 ""} { "Info" "ISGN_ENTITY_NAME" "1 FT601_top " "Found entity 1: FT601_top" {  } { { "src/FT601/synth/FT601_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_top.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft601/synth/ft601_arb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ft601/synth/ft601_arb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FT601_arb-arch " "Found design unit 1: FT601_arb-arch" {  } { { "src/FT601/synth/FT601_arb.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_arb.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300993 ""} { "Info" "ISGN_ENTITY_NAME" "1 FT601_arb " "Found entity 1: FT601_arb" {  } { { "src/FT601/synth/FT601_arb.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_arb.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400300993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400300993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ft601/synth/ft601.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/ft601/synth/ft601.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FT601-arch " "Found design unit 1: FT601-arch" {  } { { "src/FT601/synth/FT601.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301003 ""} { "Info" "ISGN_ENTITY_NAME" "1 FT601 " "Found entity 1: FT601" {  } { { "src/FT601/synth/FT601.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lpm_cnt_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lpm_cnt_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_cnt_inst-arch " "Found design unit 1: lpm_cnt_inst-arch" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lpm_cnt_inst.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301013 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_cnt_inst " "Found entity 1: lpm_cnt_inst" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lpm_cnt_inst.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lms7002_ddout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lms7002_ddout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms7002_ddout-arch " "Found design unit 1: lms7002_ddout-arch" {  } { { "src/altera_inst/lms7002_ddout.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddout.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301019 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms7002_ddout " "Found entity 1: lms7002_ddout" {  } { { "src/altera_inst/lms7002_ddout.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddout.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/lms7002_ddin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/lms7002_ddin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lms7002_ddin-arch " "Found design unit 1: lms7002_ddin-arch" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddin.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301039 ""} { "Info" "ISGN_ENTITY_NAME" "1 lms7002_ddin " "Found entity 1: lms7002_ddin" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/altera_inst/fifo_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/altera_inst/fifo_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_inst-arch " "Found design unit 1: fifo_inst-arch" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301055 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_inst " "Found entity 1: fifo_inst" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/periphcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/periphcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 periphcfg-periphcfg_arch " "Found design unit 1: periphcfg-periphcfg_arch" {  } { { "src/spi/periphcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/periphcfg.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301071 ""} { "Info" "ISGN_ENTITY_NAME" "1 periphcfg " "Found entity 1: periphcfg" {  } { { "src/spi/periphcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/periphcfg.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/gpio_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/gpio_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_ctrl-arch " "Found design unit 1: gpio_ctrl-arch" {  } { { "src/general/gpio_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/gpio_ctrl.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301079 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_ctrl " "Found entity 1: gpio_ctrl" {  } { { "src/general/gpio_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/gpio_ctrl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/revision/revision.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/revision/revision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 revisions " "Found design unit 1: revisions" {  } { { "src/revision/revision.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/revision/revision.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/transition_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/transition_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transition_count-arch " "Found design unit 1: transition_count-arch" {  } { { "src/self_test/transition_count.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/transition_count.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301099 ""} { "Info" "ISGN_ENTITY_NAME" "1 transition_count " "Found entity 1: transition_count" {  } { { "src/self_test/transition_count.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/transition_count.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/singl_clk_with_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/singl_clk_with_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singl_clk_with_ref_test-arch " "Found design unit 1: singl_clk_with_ref_test-arch" {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/singl_clk_with_ref_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301115 ""} { "Info" "ISGN_ENTITY_NAME" "1 singl_clk_with_ref_test " "Found entity 1: singl_clk_with_ref_test" {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/singl_clk_with_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clock_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clock_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_test-arch " "Found design unit 1: clock_test-arch" {  } { { "src/self_test/clock_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clock_test.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301119 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_test " "Found entity 1: clock_test" {  } { { "src/self_test/clock_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clock_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clk_with_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clk_with_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_with_ref_test-arch " "Found design unit 1: clk_with_ref_test-arch" {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clk_with_ref_test.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301139 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_with_ref_test " "Found entity 1: clk_with_ref_test" {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clk_with_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/self_test/clk_no_ref_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/self_test/clk_no_ref_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_no_ref_test-arch " "Found design unit 1: clk_no_ref_test-arch" {  } { { "src/self_test/clk_no_ref_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clk_no_ref_test.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301151 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_no_ref_test " "Found entity 1: clk_no_ref_test" {  } { { "src/self_test/clk_no_ref_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clk_no_ref_test.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/sync_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/sync_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_reg-arch " "Found design unit 1: sync_reg-arch" {  } { { "src/general/sync_reg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/sync_reg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301163 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_reg " "Found entity 1: sync_reg" {  } { { "src/general/sync_reg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/sync_reg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/bus_sync_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/bus_sync_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_sync_reg-arch " "Found design unit 1: bus_sync_reg-arch" {  } { { "src/general/bus_sync_reg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/bus_sync_reg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301179 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_sync_reg " "Found entity 1: bus_sync_reg" {  } { { "src/general/bus_sync_reg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/bus_sync_reg.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_phase_shift/phase_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg_phase_shift/phase_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_shift-arch " "Found design unit 1: phase_shift-arch" {  } { { "src/reg_phase_shift/phase_shift.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/reg_phase_shift/phase_shift.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301194 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_shift " "Found entity 1: phase_shift" {  } { { "src/reg_phase_shift/phase_shift.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/reg_phase_shift/phase_shift.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_reconfig_ctrl/pll_reconfig_status.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_reconfig_ctrl/pll_reconfig_status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reconfig_status-arch " "Found design unit 1: pll_reconfig_status-arch" {  } { { "src/pll_reconfig_ctrl/pll_reconfig_status.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_reconfig_ctrl/pll_reconfig_status.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301209 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_status " "Found entity 1: pll_reconfig_status" {  } { { "src/pll_reconfig_ctrl/pll_reconfig_status.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_reconfig_ctrl/pll_reconfig_status.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_reconfig_ctrl/config_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_reconfig_ctrl/config_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_ctrl-arch " "Found design unit 1: config_ctrl-arch" {  } { { "src/pll_reconfig_ctrl/config_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_reconfig_ctrl/config_ctrl.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301229 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_ctrl " "Found entity 1: config_ctrl" {  } { { "src/pll_reconfig_ctrl/config_ctrl.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_reconfig_ctrl/config_ctrl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/pllcfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/pllcfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcfg-pllcfg_arch " "Found design unit 1: pllcfg-pllcfg_arch" {  } { { "src/spi/pllcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301242 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllcfg " "Found entity 1: pllcfg" {  } { { "src/spi/pllcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/miso_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/miso_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miso_mux-arch " "Found design unit 1: miso_mux-arch" {  } { { "src/spi/miso_mux.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/miso_mux.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301250 ""} { "Info" "ISGN_ENTITY_NAME" "1 miso_mux " "Found entity 1: miso_mux" {  } { { "src/spi/miso_mux.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/miso_mux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mem_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/mem_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_package " "Found design unit 1: mem_package" {  } { { "src/spi/mem_package.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/mem_package.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mcfg32wm_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/mcfg32wm_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcfg32wm_fsm-mcfg32wm_fsm_arch " "Found design unit 1: mcfg32wm_fsm-mcfg32wm_fsm_arch" {  } { { "src/spi/mcfg32wm_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/mcfg32wm_fsm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301279 ""} { "Info" "ISGN_ENTITY_NAME" "1 mcfg32wm_fsm " "Found entity 1: mcfg32wm_fsm" {  } { { "src/spi/mcfg32wm_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/mcfg32wm_fsm.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/mcfg_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/spi/mcfg_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mcfg_components " "Found design unit 1: mcfg_components" {  } { { "src/spi/mcfg_components.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/mcfg_components.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi/fpgacfg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/spi/fpgacfg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgacfg-fpgacfg_arch " "Found design unit 1: fpgacfg-fpgacfg_arch" {  } { { "src/spi/fpgacfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301305 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgacfg " "Found entity 1: fpgacfg" {  } { { "src/spi/fpgacfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/nios_cpu/nios_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/nios_cpu/nios_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_cpu-arch " "Found design unit 1: nios_cpu-arch" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/nios_cpu/nios_cpu.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301309 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_cpu " "Found entity 1: nios_cpu" {  } { { "src/nios_cpu/nios_cpu.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/nios_cpu/nios_cpu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/alive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/alive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alive-alive_arch " "Found design unit 1: alive-alive_arch" {  } { { "src/general/alive.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/alive.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301321 ""} { "Info" "ISGN_ENTITY_NAME" "1 alive " "Found entity 1: alive" {  } { { "src/general/alive.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/alive.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ip/pll/pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll/pll.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301329 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll/pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll_reconfig_module/pll_reconfig_module.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ip/pll_reconfig_module/pll_reconfig_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_reconfig_module_pllrcfg_ev01-RTL " "Found design unit 1: pll_reconfig_module_pllrcfg_ev01-RTL" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301380 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pll_reconfig_module-RTL " "Found design unit 2: pll_reconfig_module-RTL" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301380 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_module_pllrcfg_ev01 " "Found entity 1: pll_reconfig_module_pllrcfg_ev01" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301380 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig_module " "Found entity 2: pll_reconfig_module" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddrox1/ddrox1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/ddrox1/ddrox1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddrox1-rtl " "Found design unit 1: ddrox1-rtl" {  } { { "ip/ddrox1/ddrox1.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301385 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddrox1 " "Found entity 1: ddrox1" {  } { { "ip/ddrox1/ddrox1.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ddrox1/ddrox1/altera_gpio_lite.sv 2 2 " "Found 2 design units, including 2 entities, in source file ip/ddrox1/ddrox1/altera_gpio_lite.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altgpio_one_bit " "Found entity 1: altgpio_one_bit" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301400 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_gpio_lite " "Found entity 2: altera_gpio_lite" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/general/gpio_ctrl_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/general/gpio_ctrl_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpio_ctrl_top-arch " "Found design unit 1: gpio_ctrl_top-arch" {  } { { "src/general/gpio_ctrl_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/gpio_ctrl_top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301409 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpio_ctrl_top " "Found entity 1: gpio_ctrl_top" {  } { { "src/general/gpio_ctrl_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/gpio_ctrl_top.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_data_dd-arch " "Found design unit 1: test_data_dd-arch" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301419 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_data_dd " "Found entity 1: test_data_dd" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso_sdr-arch " "Found design unit 1: rxiq_siso_sdr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301432 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso_sdr " "Found entity 1: rxiq_siso_sdr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso_sdr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso_ddr-arch " "Found design unit 1: rxiq_siso_ddr-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301449 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso_ddr " "Found entity 1: rxiq_siso_ddr" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso_ddr.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq_siso-arch " "Found design unit 1: rxiq_siso-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301455 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq_siso " "Found entity 1: rxiq_siso" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/rxiq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/rxiq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxiq-arch " "Found design unit 1: rxiq-arch" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301469 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxiq " "Found entity 1: rxiq" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diq2fifo-arch " "Found design unit 1: diq2fifo-arch" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301480 ""} { "Info" "ISGN_ENTITY_NAME" "1 diq2fifo " "Found entity 1: diq2fifo" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets_top-arch " "Found design unit 1: data2packets_top-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301489 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets_top " "Found entity 1: data2packets_top" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets_fsm-arch " "Found design unit 1: data2packets_fsm-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301499 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets_fsm " "Found entity 1: data2packets_fsm" {  } { { "src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_fsm.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/data2packets/synth/data2packets.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/data2packets/synth/data2packets.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data2packets-arch " "Found design unit 1: data2packets-arch" {  } { { "src/rx_path_top/data2packets/synth/data2packets.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301511 ""} { "Info" "ISGN_ENTITY_NAME" "1 data2packets " "Found entity 1: data2packets" {  } { { "src/rx_path_top/data2packets/synth/data2packets.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_56_to_64-arch " "Found design unit 1: pack_56_to_64-arch" {  } { { "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301527 ""} { "Info" "ISGN_ENTITY_NAME" "1 pack_56_to_64 " "Found entity 1: pack_56_to_64" {  } { { "src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/pack_56_to_64.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pack_48_to_64-arch " "Found design unit 1: pack_48_to_64-arch" {  } { { "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301539 ""} { "Info" "ISGN_ENTITY_NAME" "1 pack_48_to_64 " "Found entity 1: pack_48_to_64" {  } { { "src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/pack_48_to_64.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/bit_pack/synth/bit_pack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/bit_pack/synth/bit_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_pack-arch " "Found design unit 1: bit_pack-arch" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301551 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_pack " "Found entity 1: bit_pack" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smpl_cnt-arch " "Found design unit 1: smpl_cnt-arch" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301559 ""} { "Info" "ISGN_ENTITY_NAME" "1 smpl_cnt " "Found entity 1: smpl_cnt" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx_path_top/rx_path/synth/rx_path_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rx_path_top/rx_path/synth/rx_path_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_path_top-arch " "Found design unit 1: rx_path_top-arch" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301575 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_path_top " "Found entity 1: rx_path_top" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/short_shift/short_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/short_shift/short_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 short_shift " "Found entity 1: short_shift" {  } { { "ip/short_shift/short_shift.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/short_shift/short_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/long_shift/long_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/long_shift/long_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 long_shift " "Found entity 1: long_shift" {  } { { "ip/long_shift/long_shift.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/long_shift/long_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400301599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400301599 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lms_ctr_flash_spi.v(402) " "Verilog HDL or VHDL warning at lms_ctr_flash_spi.v(402): conditional expression evaluates to a constant" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1699400301733 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lms_ctr_fpga_spi.v(411) " "Verilog HDL or VHDL warning at lms_ctr_fpga_spi.v(411): conditional expression evaluates to a constant" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 411 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1699400301733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lms7_trx_top " "Elaborating entity \"lms7_trx_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699400303019 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LMS_ENABLE_IQSEL1 lms7_trx_top.vhd(62) " "VHDL Signal Declaration warning at lms7_trx_top.vhd(62): used implicit default value for signal \"LMS_ENABLE_IQSEL1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400303028 "|lms7_trx_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LMS_DIQ1_D lms7_trx_top.vhd(63) " "VHDL Signal Declaration warning at lms7_trx_top.vhd(63): used implicit default value for signal \"LMS_DIQ1_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400303028 "|lms7_trx_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inst6_to_tstcfg_from_rxtx lms7_trx_top.vhd(198) " "VHDL Signal Declaration warning at lms7_trx_top.vhd(198): used implicit default value for signal \"inst6_to_tstcfg_from_rxtx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 198 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400303031 "|lms7_trx_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reg sync_reg:sync_reg0 " "Elaborating entity \"sync_reg\" for hierarchy \"sync_reg:sync_reg0\"" {  } { { "src/top/synth/lms7_trx_top.vhd" "sync_reg0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400303455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_cpu nios_cpu:inst0_nios_cpu " "Elaborating entity \"nios_cpu\" for hierarchy \"nios_cpu:inst0_nios_cpu\"" {  } { { "src/top/synth/lms7_trx_top.vhd" "inst0_nios_cpu" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400303499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0 " "Elaborating entity \"lms_ctr\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\"" {  } { { "src/nios_cpu/nios_cpu.vhd" "lms_ctr_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/nios_cpu/nios_cpu.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400303659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avfifo nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|avfifo:av_fifo_int_0 " "Elaborating entity \"avfifo\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|avfifo:av_fifo_int_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "av_fifo_int_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400303769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeroes24 avfifo.vhd(63) " "Verilog HDL or VHDL warning at avfifo.vhd(63): object \"zeroes24\" assigned a value but never read" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400303769 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_reg avfifo.vhd(88) " "VHDL Process Statement warning at avfifo.vhd(88): inferring latch(es) for signal or variable \"status_reg\", which holds its previous value in one or more paths through the process" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699400303769 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[2\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[2\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303769 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[3\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[3\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[4\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[4\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[5\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[5\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[6\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[6\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[7\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[7\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[8\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[8\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[9\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[9\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[10\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[10\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[11\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[11\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[12\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[12\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[13\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[13\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303778 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[14\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[14\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303779 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[15\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[15\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303779 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[16\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[16\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303779 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[17\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[17\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303779 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[18\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[18\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303779 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[19\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[19\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[20\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[20\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[21\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[21\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[22\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[22\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[23\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[23\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[24\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[24\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[25\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[25\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[26\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[26\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[27\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[27\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[28\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[28\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[29\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[29\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303780 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[30\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[30\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303781 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[31\] avfifo.vhd(88) " "Inferred latch for \"status_reg\[31\]\" at avfifo.vhd(88)" {  } { { "lms_ctr/synthesis/submodules/avfifo.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/avfifo.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400303781 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|avfifo:av_fifo_int_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_dac_spi nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi " "Elaborating entity \"lms_ctr_dac_spi\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_dac_spi:dac_spi\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "dac_spi" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400303828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0 " "Elaborating entity \"altera_dual_boot\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "dual_boot_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400303889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "lms_ctr/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304604 ""}  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400304604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304653 ""}  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400304653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400304869 ""}  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400304869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_d7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400304959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400304959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400304969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_flash_spi nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_flash_spi:flash_spi " "Elaborating entity \"lms_ctr_flash_spi\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_flash_spi:flash_spi\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "flash_spi" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_fpga_spi nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi " "Elaborating entity \"lms_ctr_fpga_spi\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_fpga_spi:fpga_spi\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "fpga_spi" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_opencores nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0 " "Elaborating entity \"i2c_opencores\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "i2c_opencores_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst " "Elaborating entity \"i2c_master_top\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\"" {  } { { "lms_ctr/synthesis/submodules/i2c_opencores.v" "i2c_master_top_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_opencores.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "lms_ctr/synthesis/submodules/i2c_master_top.v" "byte_controller" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|i2c_opencores:i2c_opencores_0\|i2c_master_top:i2c_master_top_inst\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" "bit_controller" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305201 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(361) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(361): all case item expressions in this case statement are onehot" {  } { { "lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/i2c_master_bit_ctrl.v" 361 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699400305202 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|i2c_opencores:i2c_opencores_0|i2c_master_top:i2c_master_top_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_leds nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_leds:leds " "Elaborating entity \"lms_ctr_leds\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_leds:leds\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "leds" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_lms_ctr_gpio nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_lms_ctr_gpio:lms_ctr_gpio " "Elaborating entity \"lms_ctr_lms_ctr_gpio\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_lms_ctr_gpio:lms_ctr_gpio\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "lms_ctr_gpio" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu " "Elaborating entity \"lms_ctr_nios2_cpu\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "nios2_cpu" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu " "Elaborating entity \"lms_ctr_nios2_cpu_cpu\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" "cpu" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_test_bench nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_test_bench:the_lms_ctr_nios2_cpu_cpu_test_bench " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_test_bench\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_test_bench:the_lms_ctr_nios2_cpu_cpu_test_bench\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_test_bench" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_register_bank_a_module nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_register_bank_a" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305631 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400305631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400305696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400305696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_a_module:lms_ctr_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_register_bank_b_module nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_register_bank_b_module:lms_ctr_nios2_cpu_cpu_register_bank_b\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_register_bank_b" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 4635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_debug nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_debug:the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400305919 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400305919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_break nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_break:the_lms_ctr_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_break" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400305990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_itrace nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_itrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_itrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\|lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode:lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace:the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace\|lms_ctr_nios2_cpu_cpu_nios2_oci_td_mode:lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo\|lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_pib nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_pib:the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_pib:the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_oci_im nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_im:the_lms_ctr_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_oci_im:the_lms_ctr_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_oci_im" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_avalon_reg nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_avalon_reg:the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_nios2_ocimem nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_nios2_ocimem" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "lms_ctr_nios2_cpu_cpu_ociram_sp_ram" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_altsyncram" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306339 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400306339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400306409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400306409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_nios2_ocimem:the_lms_ctr_nios2_cpu_cpu_nios2_ocimem\|lms_ctr_nios2_cpu_cpu_ociram_sp_ram_module:lms_ctr_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_wrapper nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_tck nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_tck:the_lms_ctr_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_tck" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_cpu_debug_slave_sysclk nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"lms_ctr_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|lms_ctr_nios2_cpu_cpu_debug_slave_sysclk:the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "lms_ctr_nios2_cpu_cpu_debug_slave_phy" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400306695 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400306695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400306884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu:nios2_cpu\|lms_ctr_nios2_cpu_cpu:cpu\|lms_ctr_nios2_cpu_cpu_nios2_oci:the_lms_ctr_nios2_cpu_cpu_nios2_oci\|lms_ctr_nios2_cpu_cpu_debug_slave_wrapper:the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lms_ctr_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitswap_qsys nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|bitswap_qsys:nios_custom_instr_bitswap_0 " "Elaborating entity \"bitswap_qsys\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|bitswap_qsys:nios_custom_instr_bitswap_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "nios_custom_instr_bitswap_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "onchip_flash_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307223 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400307227 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400307329 ""}  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400307329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400307421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400307421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400307421 ""}  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400307421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "lms_ctr/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307602 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32768 573440 D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/software/lms_ctr_app/mem_init/lms_ctr_onchip_flash_0.hex " "Memory depth (32768) in the design file differs from memory depth (573440) in the Memory Initialization File \"D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/software/lms_ctr_app/mem_init/lms_ctr_onchip_flash_0.hex\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1699400307905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_onchip_memory2_0 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lms_ctr_onchip_memory2_0\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "onchip_memory2_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400307989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400308039 ""}  } { { "lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400308039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skc1 " "Found entity 1: altsyncram_skc1" {  } { { "db/altsyncram_skc1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_skc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400308099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400308099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skc1 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_skc1:auto_generated " "Elaborating entity \"altsyncram_skc1\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_skc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_switch nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_switch:switch " "Elaborating entity \"lms_ctr_switch\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_switch:switch\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "switch" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_sysid_qsys_0 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lms_ctr_sysid_qsys_0\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "sysid_qsys_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart " "Elaborating entity \"lms_ctr_uart\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "uart" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart_tx nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\|lms_ctr_uart_tx:the_lms_ctr_uart_tx " "Elaborating entity \"lms_ctr_uart_tx\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\|lms_ctr_uart_tx:the_lms_ctr_uart_tx\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "the_lms_ctr_uart_tx" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart_rx nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\|lms_ctr_uart_rx:the_lms_ctr_uart_rx " "Elaborating entity \"lms_ctr_uart_rx\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\|lms_ctr_uart_rx:the_lms_ctr_uart_rx\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "the_lms_ctr_uart_rx" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart_rx_stimulus_source nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\|lms_ctr_uart_rx:the_lms_ctr_uart_rx\|lms_ctr_uart_rx_stimulus_source:the_lms_ctr_uart_rx_stimulus_source " "Elaborating entity \"lms_ctr_uart_rx_stimulus_source\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\|lms_ctr_uart_rx:the_lms_ctr_uart_rx\|lms_ctr_uart_rx_stimulus_source:the_lms_ctr_uart_rx_stimulus_source\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "the_lms_ctr_uart_rx_stimulus_source" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_uart_regs nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\|lms_ctr_uart_regs:the_lms_ctr_uart_regs " "Elaborating entity \"lms_ctr_uart_regs\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_uart:uart\|lms_ctr_uart_regs:the_lms_ctr_uart_regs\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "the_lms_ctr_uart_regs" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "nios2_cpu_custom_instruction_master_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308302 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "lms_ctr/synthesis/submodules/altera_customins_master_translator.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1699400308309 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_customins_master_translator:nios2_cpu_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect:nios2_cpu_custom_instruction_master_comb_xconnect " "Elaborating entity \"lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_nios2_cpu_custom_instruction_master_comb_xconnect:nios2_cpu_custom_instruction_master_comb_xconnect\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "nios2_cpu_custom_instruction_master_comb_xconnect" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "nios2_cpu_custom_instruction_master_comb_slave_translator0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400308354 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400308354 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400308354 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|lms_ctr:lms_ctr_inst0|altera_customins_slave_translator:nios2_cpu_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lms_ctr_mm_interconnect_0\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "mm_interconnect_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dual_boot_0_avalon_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dual_boot_0_avalon_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "dual_boot_0_avalon_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:av_fifo_int_0_avalon_slave_0_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "av_fifo_int_0_avalon_slave_0_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_opencores_0_avalon_slave_0_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "i2c_opencores_0_avalon_slave_0_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switch_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "switch_s1_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "uart_s1_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lms_ctr_gpio_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "lms_ctr_gpio_s1_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400308979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dual_boot_0_avalon_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dual_boot_0_avalon_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "dual_boot_0_avalon_agent" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dual_boot_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dual_boot_0_avalon_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dual_boot_0_avalon_agent_rsp_fifo\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "dual_boot_0_avalon_agent_rsp_fifo" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router " "Elaborating entity \"lms_ctr_mm_interconnect_0_router\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_default_decode nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\|lms_ctr_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router:router\|lms_ctr_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_001 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_001\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_001" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_001_default_decode nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\|lms_ctr_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_001:router_001\|lms_ctr_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_002 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_002\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_002" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_002_default_decode nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\|lms_ctr_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_002:router_002\|lms_ctr_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_007 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_007\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_007:router_007\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "router_007" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_router_007_default_decode nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_007:router_007\|lms_ctr_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"lms_ctr_mm_interconnect_0_router_007_default_decode\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_router_007:router_007\|lms_ctr_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_demux nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_demux" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_demux_001 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_mux nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_mux" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_cmd_mux_005 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"lms_ctr_mm_interconnect_0_cmd_mux_005\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "cmd_mux_005" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_demux nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_demux" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400309989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_mux nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_mux" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 5193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_rsp_mux_001 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lms_ctr_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 5216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_avalon_st_adapter nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lms_ctr_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_mm_interconnect_0:mm_interconnect_0\|lms_ctr_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lms_ctr_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_ctr_irq_mapper nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_irq_mapper:irq_mapper " "Elaborating entity \"lms_ctr_irq_mapper\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|lms_ctr_irq_mapper:irq_mapper\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "irq_mapper" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "rst_controller" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lms_ctr/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_reset_controller:rst_controller_001\"" {  } { { "lms_ctr/synthesis/lms_ctr.v" "rst_controller_001" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/lms_ctr.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cfg_top nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1 " "Elaborating entity \"cfg_top\" for hierarchy \"nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\"" {  } { { "src/nios_cpu/nios_cpu.vhd" "cfg_top_inst1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/nios_cpu/nios_cpu.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpgacfg nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|fpgacfg:fpgacfg_inst0 " "Elaborating entity \"fpgacfg\" for hierarchy \"nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|fpgacfg:fpgacfg_inst0\"" {  } { { "src/spi/cfg_top.vhd" "fpgacfg_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/cfg_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310724 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "from_fpgacfg.LMS1_SS fpgacfg.vhd(40) " "Using initial value X (don't care) for net \"from_fpgacfg.LMS1_SS\" at fpgacfg.vhd(40)" {  } { { "src/spi/fpgacfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400310733 "|lms7_trx_top|nios_cpu:inst0_nios_cpu|cfg_top:cfg_top_inst1|fpgacfg:fpgacfg_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mcfg32wm_fsm nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|fpgacfg:fpgacfg_inst0\|mcfg32wm_fsm:fsm A:mcfg32wm_fsm_arch " "Elaborating entity \"mcfg32wm_fsm\" using architecture \"A:mcfg32wm_fsm_arch\" for hierarchy \"nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|fpgacfg:fpgacfg_inst0\|mcfg32wm_fsm:fsm\"" {  } { { "src/spi/fpgacfg.vhd" "fsm" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pllcfg nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1 " "Elaborating entity \"pllcfg\" for hierarchy \"nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|pllcfg:pllcfg_inst1\"" {  } { { "src/spi/cfg_top.vhd" "pllcfg_inst1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/cfg_top.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tstcfg nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|tstcfg:tstcfg_inst3 " "Elaborating entity \"tstcfg\" for hierarchy \"nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|tstcfg:tstcfg_inst3\"" {  } { { "src/spi/cfg_top.vhd" "tstcfg_inst3" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/cfg_top.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "periphcfg nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|periphcfg:periphcfg_inst6 " "Elaborating entity \"periphcfg\" for hierarchy \"nios_cpu:inst0_nios_cpu\|cfg_top:cfg_top_inst1\|periphcfg:periphcfg_inst6\"" {  } { { "src/spi/cfg_top.vhd" "periphcfg_inst6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/cfg_top.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400310984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_top pll_top:inst1_pll_top " "Elaborating entity \"pll_top\" for hierarchy \"pll_top:inst1_pll_top\"" {  } { { "src/top/synth/lms7_trx_top.vhd" "inst1_pll_top" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst0_rcnfig_status pll_top.vhd(92) " "Verilog HDL or VHDL warning at pll_top.vhd(92): object \"inst0_rcnfig_status\" assigned a value but never read" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/pll_top.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400311109 "|lms7_trx_top|pll_top:inst1_pll_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxtx_pll pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0 " "Elaborating entity \"rxtx_pll\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\"" {  } { { "src/pll_top/synth/pll_top.vhd" "rxtx_pll_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/pll_top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311149 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dynps_busy rxtx_pll.vhd(84) " "VHDL Signal Declaration warning at rxtx_pll.vhd(84): used implicit default value for signal \"dynps_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400311149 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rcnfig_areset_sync rxtx_pll.vhd(111) " "Verilog HDL or VHDL warning at rxtx_pll.vhd(111): object \"rcnfig_areset_sync\" assigned a value but never read" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400311149 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst2_ps_busy rxtx_pll.vhd(144) " "Verilog HDL or VHDL warning at rxtx_pll.vhd(144): object \"inst2_ps_busy\" assigned a value but never read" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400311149 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|bus_sync_reg:bus_sync_reg0 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|bus_sync_reg:bus_sync_reg0\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "bus_sync_reg0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|bus_sync_reg:bus_sync_reg1 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|bus_sync_reg:bus_sync_reg1\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "bus_sync_reg1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|bus_sync_reg:bus_sync_reg2 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|bus_sync_reg:bus_sync_reg2\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "bus_sync_reg2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_ctrl pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|config_ctrl:config_ctrl_inst0 " "Elaborating entity \"config_ctrl\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|config_ctrl:config_ctrl_inst0\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "config_ctrl_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_module pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1 " "Elaborating entity \"pll_reconfig_module\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "pll_reconfig_module_inst1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_module_pllrcfg_ev01 pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component " "Elaborating entity \"pll_reconfig_module_pllrcfg_ev01\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "pll_reconfig_module_pllrcfg_ev01_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "altsyncram4" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE UNUSED " "Parameter \"INIT_FILE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 144 " "Parameter \"NUMWORDS_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY MAX 10 " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311469 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400311469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcj3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcj3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcj3 " "Found entity 1: altsyncram_lcj3" {  } { { "db/altsyncram_lcj3.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_lcj3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400311542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400311542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lcj3 pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\|altsyncram_lcj3:auto_generated " "Elaborating entity \"altsyncram_lcj3\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|altsyncram:altsyncram4\|altsyncram_lcj3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "add_sub5" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311719 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400311719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0fg " "Found entity 1: add_sub_0fg" {  } { { "db/add_sub_0fg.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/add_sub_0fg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400311789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400311789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0fg pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\|add_sub_0fg:auto_generated " "Elaborating entity \"add_sub_0fg\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub5\|add_sub_0fg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "add_sub6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400311879 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2147 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400311879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3uf " "Found entity 1: add_sub_3uf" {  } { { "db/add_sub_3uf.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/add_sub_3uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400311949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400311949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3uf pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\|add_sub_3uf:auto_generated " "Elaborating entity \"add_sub_3uf\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_add_sub:add_sub6\|add_sub_3uf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400311959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cmpr7" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312075 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2158 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400312075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0dh " "Found entity 1: cmpr_0dh" {  } { { "db/cmpr_0dh.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cmpr_0dh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400312135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400312135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0dh pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\|cmpr_0dh:auto_generated " "Elaborating entity \"cmpr_0dh\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_compare:cmpr7\|cmpr_0dh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312209 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2167 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400312209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_stn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_stn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_stn " "Found entity 1: cntr_stn" {  } { { "db/cntr_stn.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_stn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400312299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400312299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_stn pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\|cntr_stn:auto_generated " "Elaborating entity \"cntr_stn\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr1\|cntr_stn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr12" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 144 " "Parameter \"lpm_modulus\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312389 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400312389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr13" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312554 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400312554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hqn " "Found entity 1: cntr_hqn" {  } { { "db/cntr_hqn.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_hqn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400312643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400312643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hqn pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\|cntr_hqn:auto_generated " "Elaborating entity \"cntr_hqn\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr13\|cntr_hqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr14" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312771 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2208 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400312771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jqn " "Found entity 1: cntr_jqn" {  } { { "db/cntr_jqn.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_jqn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400312889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400312889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jqn pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\|cntr_jqn:auto_generated " "Elaborating entity \"cntr_jqn\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr14\|cntr_jqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr15" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400312999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400312999 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2221 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400312999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gqn " "Found entity 1: cntr_gqn" {  } { { "db/cntr_gqn.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_gqn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400313082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400313082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gqn pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\|cntr_gqn:auto_generated " "Elaborating entity \"cntr_gqn\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr15\|cntr_gqn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313282 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400313282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0kn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0kn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0kn " "Found entity 1: cntr_0kn" {  } { { "db/cntr_0kn.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_0kn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400313391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400313391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0kn pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\|cntr_0kn:auto_generated " "Elaborating entity \"cntr_0kn\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr2\|cntr_0kn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3 " "Elaborating entity \"lpm_counter\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "cntr3" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_counter:cntr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313489 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2261 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400313489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "decode11" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 5 " "Parameter \"LPM_DECODES\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400313679 ""}  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 2274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400313679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c2g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c2g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c2g " "Found entity 1: decode_c2g" {  } { { "db/decode_c2g.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/decode_c2g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400313829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400313829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c2g pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\|decode_c2g:auto_generated " "Elaborating entity \"decode_c2g\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|lpm_decode:decode11\|decode_c2g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps_top pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_ps_top:pll_ps_top_inst2 " "Elaborating entity \"pll_ps_top\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_ps_top:pll_ps_top_inst2\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "pll_ps_top_inst2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313890 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ps_busy pll_ps_top.vhd(37) " "VHDL Signal Declaration warning at pll_ps_top.vhd(37): used implicit default value for signal \"ps_busy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400313899 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_ps_top:pll_ps_top_inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps_tst_reg pll_ps_top.vhd(62) " "Verilog HDL or VHDL warning at pll_ps_top.vhd(62): object \"ps_tst_reg\" assigned a value but never read" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_top.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400313899 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_ps_top:pll_ps_top_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_ps_top:pll_ps_top_inst2\|pll_ps:pll_ps_inst0 " "Elaborating entity \"pll_ps\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_ps_top:pll_ps_top_inst2\|pll_ps:pll_ps_inst0\"" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "pll_ps_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_top.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313930 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_phasedone_pos_reg pll_ps.vhd(54) " "Verilog HDL or VHDL warning at pll_ps.vhd(54): object \"pll_phasedone_pos_reg\" assigned a value but never read" {  } { { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400313930 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|pll_ps_top:pll_ps_top_inst2|pll_ps:pll_ps_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ps_fsm pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_ps_top:pll_ps_top_inst2\|pll_ps_fsm:pll_ps_fsm_inst1 " "Elaborating entity \"pll_ps_fsm\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_ps_top:pll_ps_top_inst2\|pll_ps_fsm:pll_ps_fsm_inst1\"" {  } { { "src/dyn_ps/synth/pll_ps_top.vhd" "pll_ps_fsm_inst1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_top.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400313954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3 " "Elaborating entity \"altpll\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "altpll_inst3" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3 " "Elaborated megafunction instantiation \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 430 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3 " "Instantiated megafunction \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK3 " "Parameter \"compensate_clock\" = \"CLK3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 6250 " "Parameter \"inclk0_input_frequency\" = \"6250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_USED " "Parameter \"port_pfdena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file ip/pll/pll.mif " "Parameter \"scan_chain_mif_file\" = \"ip/pll/pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400314359 ""}  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 430 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400314359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 8 8 " "Found 8 design units, including 8 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_dyn_phase_le " "Found entity 1: pll_altpll_dyn_phase_le" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400314583 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_dyn_phase_le1 " "Found entity 2: pll_altpll_dyn_phase_le1" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400314583 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_dyn_phase_le12 " "Found entity 3: pll_altpll_dyn_phase_le12" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400314583 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_cmpr " "Found entity 4: pll_cmpr" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400314583 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll_cntr " "Found entity 5: pll_cntr" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400314583 ""} { "Info" "ISGN_ENTITY_NAME" "6 pll_cmpr1 " "Found entity 6: pll_cmpr1" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400314583 ""} { "Info" "ISGN_ENTITY_NAME" "7 pll_cntr1 " "Found entity 7: pll_cntr1" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400314583 ""} { "Info" "ISGN_ENTITY_NAME" "8 pll_altpll " "Found entity 8: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400314583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400314583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2 " "Elaborating entity \"pll_altpll_dyn_phase_le\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le1 pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4 " "Elaborating entity \"pll_altpll_dyn_phase_le1\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le4" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_dyn_phase_le12 pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5 " "Elaborating entity \"pll_altpll_dyn_phase_le12\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\"" {  } { { "db/pll_altpll.v" "altpll_dyn_phase_le5" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cntr pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter " "Elaborating entity \"pll_cntr\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\"" {  } { { "db/pll_altpll.v" "phasestep_counter" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cmpr pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\|pll_cmpr:cmpr12 " "Elaborating entity \"pll_cmpr\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr:phasestep_counter\|pll_cmpr:cmpr12\"" {  } { { "db/pll_altpll.v" "cmpr12" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cntr1 pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep " "Elaborating entity \"pll_cntr1\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\"" {  } { { "db/pll_altpll.v" "pll_internal_phasestep" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_cmpr1 pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\|pll_cmpr1:cmpr14 " "Elaborating entity \"pll_cmpr1\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_cntr1:pll_internal_phasestep\|pll_cmpr1:cmpr14\"" {  } { { "db/pll_altpll.v" "cmpr14" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400314979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_status pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_status:pll_reconfig_status_inst4 " "Elaborating entity \"pll_reconfig_status\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_status:pll_reconfig_status_inst4\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "pll_reconfig_status_inst4" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddrox1 pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|ddrox1:ddrox1_inst6 " "Elaborating entity \"ddrox1\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|ddrox1:ddrox1_inst6\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "ddrox1_inst6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_gpio_lite pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|ddrox1:ddrox1_inst6\|altera_gpio_lite:ddrox1_inst " "Elaborating entity \"altera_gpio_lite\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|ddrox1:ddrox1_inst6\|altera_gpio_lite:ddrox1_inst\"" {  } { { "ip/ddrox1/ddrox1.vhd" "ddrox1_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altgpio_one_bit pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|ddrox1:ddrox1_inst6\|altera_gpio_lite:ddrox1_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i " "Elaborating entity \"altgpio_one_bit\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|ddrox1:ddrox1_inst6\|altera_gpio_lite:ddrox1_inst\|altgpio_one_bit:gpio_one_bit.i_loop\[0\].altgpio_bit_i\"" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "gpio_one_bit.i_loop\[0\].altgpio_bit_i" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315104 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nsleep_in altera_gpio_lite.sv(82) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(82): object \"nsleep_in\" assigned a value but never read" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400315104 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|ddrox1:ddrox1_inst6|altera_gpio_lite:ddrox1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_outclocken_wire altera_gpio_lite.sv(334) " "Verilog HDL or VHDL warning at altera_gpio_lite.sv(334): object \"oe_outclocken_wire\" assigned a value but never read" {  } { { "ip/ddrox1/ddrox1/altera_gpio_lite.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/ddrox1/ddrox1/altera_gpio_lite.sv" 334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400315104 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|ddrox1:ddrox1_inst6|altera_gpio_lite:ddrox1_inst|altgpio_one_bit:gpio_one_bit.i_loop[0].altgpio_bit_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst7 " "Elaborating entity \"clkctrl\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst7\"" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "clkctrl_inst7" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl_altclkctrl_0 pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clkctrl_altclkctrl_0\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" "altclkctrl_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/clkctrl.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkctrl_altclkctrl_0_sub pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component " "Elaborating entity \"clkctrl_altclkctrl_0_sub\" for hierarchy \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|clkctrl:clkctrl_inst7\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\"" {  } { { "ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "clkctrl_altclkctrl_0_sub_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ctrl pll_top:inst1_pll_top\|pll_ctrl:pll_ctrl_inst2 " "Elaborating entity \"pll_ctrl\" for hierarchy \"pll_top:inst1_pll_top\|pll_ctrl:pll_ctrl_inst2\"" {  } { { "src/pll_top/synth/pll_top.vhd" "pll_ctrl_inst2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/pll_top.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FT601_top FT601_top:inst2_FT601_top " "Elaborating entity \"FT601_top\" for hierarchy \"FT601_top:inst2_FT601_top\"" {  } { { "src/top/synth/lms7_trx_top.vhd" "inst2_FT601_top" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\"" {  } { { "src/FT601/synth/FT601_top.vhd" "EP02_fifo" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_top.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400315904 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400315904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_pcn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_pcn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_pcn1 " "Found entity 1: dcfifo_pcn1" {  } { { "db/dcfifo_pcn1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400315989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400315989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_pcn1 FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated " "Elaborating entity \"dcfifo_pcn1\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400315999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kra " "Found entity 1: a_gray2bin_kra" {  } { { "db/a_gray2bin_kra.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_gray2bin_kra.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kra FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kra\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_pcn1.tdf" "rdptr_g_gray2bin" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_jg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_pcn1.tdf" "rdptr_g1p" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_fub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_pcn1.tdf" "wrptr_g1p" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8a61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8a61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8a61 " "Found entity 1: altsyncram_8a61" {  } { { "db/altsyncram_8a61.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_8a61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8a61 FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|altsyncram_8a61:fifo_ram " "Elaborating entity \"altsyncram_8a61\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|altsyncram_8a61:fifo_ram\"" {  } { { "db/dcfifo_pcn1.tdf" "fifo_ram" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_pcn1.tdf" "rdfull_reg" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_pcn1.tdf" "rs_brp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_4ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_4ol " "Found entity 1: alt_synch_pipe_4ol" {  } { { "db/alt_synch_pipe_4ol.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_4ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_4ol FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_4ol\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\"" {  } { { "db/dcfifo_pcn1.tdf" "rs_dgwp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_ld9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_ld9:dffpipe6 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|alt_synch_pipe_4ol:rs_dgwp\|dffpipe_ld9:dffpipe6\"" {  } { { "db/alt_synch_pipe_4ol.tdf" "dffpipe6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_4ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_5ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_5ol " "Found entity 1: alt_synch_pipe_5ol" {  } { { "db/alt_synch_pipe_5ol.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_5ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_5ol FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_5ol\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\"" {  } { { "db/dcfifo_pcn1.tdf" "ws_dgrp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400316922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_md9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400316984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400316984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_md9:dffpipe9 " "Elaborating entity \"dffpipe_md9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|alt_synch_pipe_5ol:ws_dgrp\|dffpipe_md9:dffpipe9\"" {  } { { "db/alt_synch_pipe_5ol.tdf" "dffpipe9" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_5ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cmpr_5h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400317099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400317099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP02_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_pcn1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_pcn1.tdf" "rdempty_eq_comp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_pcn1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\"" {  } { { "src/FT601/synth/FT601_top.vhd" "EP82_fifo" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 9 " "Parameter \"lpm_widthu_r\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400317479 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400317479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_r9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_r9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_r9n1 " "Found entity 1: dcfifo_r9n1" {  } { { "db/dcfifo_r9n1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_r9n1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400317529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400317529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_r9n1 FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated " "Elaborating entity \"dcfifo_r9n1\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v241 " "Found entity 1: altsyncram_v241" {  } { { "db/altsyncram_v241.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_v241.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400317709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400317709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v241 FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|altsyncram_v241:fifo_ram " "Elaborating entity \"altsyncram_v241\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|altsyncram_v241:fifo_ram\"" {  } { { "db/dcfifo_r9n1.tdf" "fifo_ram" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_r9n1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_6ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_6ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_6ol " "Found entity 1: alt_synch_pipe_6ol" {  } { { "db/alt_synch_pipe_6ol.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_6ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400317811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400317811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_6ol FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_6ol\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\"" {  } { { "db/dcfifo_r9n1.tdf" "rs_dgwp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_r9n1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_nd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400317859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400317859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\|dffpipe_nd9:dffpipe6 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|alt_synch_pipe_6ol:rs_dgwp\|dffpipe_nd9:dffpipe6\"" {  } { { "db/alt_synch_pipe_6ol.tdf" "dffpipe6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_6ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7ol " "Found entity 1: alt_synch_pipe_7ol" {  } { { "db/alt_synch_pipe_7ol.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_7ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400317953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400317953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7ol FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_7ol\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\"" {  } { { "db/dcfifo_r9n1.tdf" "ws_dgrp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_r9n1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400317959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_od9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_od9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_od9 " "Found entity 1: dffpipe_od9" {  } { { "db/dffpipe_od9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_od9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_od9 FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\|dffpipe_od9:dffpipe9 " "Elaborating entity \"dffpipe_od9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP82_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_r9n1:auto_generated\|alt_synch_pipe_7ol:ws_dgrp\|dffpipe_od9:dffpipe9\"" {  } { { "db/alt_synch_pipe_7ol.tdf" "dffpipe9" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_7ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo " "Elaborating entity \"fifo_inst\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\"" {  } { { "src/FT601/synth/FT601_top.vhd" "EP83_fifo" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_top.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 13 " "Parameter \"lpm_widthu_r\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 32 " "Parameter \"lpm_width_r\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400318339 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400318339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_6en1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_6en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_6en1 " "Found entity 1: dcfifo_6en1" {  } { { "db/dcfifo_6en1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 48 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_6en1 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated " "Elaborating entity \"dcfifo_6en1\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_usa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_usa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_usa " "Found entity 1: a_gray2bin_usa" {  } { { "db/a_gray2bin_usa.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_gray2bin_usa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_usa FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|a_gray2bin_usa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_usa\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|a_gray2bin_usa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_6en1.tdf" "rdptr_g_gray2bin" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sh6 " "Found entity 1: a_graycounter_sh6" {  } { { "db/a_graycounter_sh6.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_sh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sh6 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|a_graycounter_sh6:rdptr_g1p " "Elaborating entity \"a_graycounter_sh6\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|a_graycounter_sh6:rdptr_g1p\"" {  } { { "db/dcfifo_6en1.tdf" "rdptr_g1p" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pvb " "Found entity 1: a_graycounter_pvb" {  } { { "db/a_graycounter_pvb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_pvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pvb FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|a_graycounter_pvb:wrptr_g1p " "Elaborating entity \"a_graycounter_pvb\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|a_graycounter_pvb:wrptr_g1p\"" {  } { { "db/dcfifo_6en1.tdf" "wrptr_g1p" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vp01 " "Found entity 1: altsyncram_vp01" {  } { { "db/altsyncram_vp01.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_vp01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vp01 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|altsyncram_vp01:fifo_ram " "Elaborating entity \"altsyncram_vp01\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|altsyncram_vp01:fifo_ram\"" {  } { { "db/dcfifo_6en1.tdf" "fifo_ram" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_6en1.tdf" "rs_brp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|dffpipe_qe9:rs_bwp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|dffpipe_qe9:rs_bwp\"" {  } { { "db/dcfifo_6en1.tdf" "rs_bwp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_dpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\"" {  } { { "db/dcfifo_6en1.tdf" "rs_dgwp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400318959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400318959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_0f9:dffpipe6 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|alt_synch_pipe_dpl:rs_dgwp\|dffpipe_0f9:dffpipe6\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_dpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400318974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_epl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_epl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_epl " "Found entity 1: alt_synch_pipe_epl" {  } { { "db/alt_synch_pipe_epl.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_epl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400319049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_epl FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|alt_synch_pipe_epl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_epl\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\"" {  } { { "db/dcfifo_6en1.tdf" "ws_dgrp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400319104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_1f9:dffpipe9 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|alt_synch_pipe_epl:ws_dgrp\|dffpipe_1f9:dffpipe9\"" {  } { { "db/alt_synch_pipe_epl.tdf" "dffpipe9" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_epl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fi5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fi5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fi5 " "Found entity 1: cmpr_fi5" {  } { { "db/cmpr_fi5.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cmpr_fi5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400319200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fi5 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|cmpr_fi5:rdempty_eq_comp " "Elaborating entity \"cmpr_fi5\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|cmpr_fi5:rdempty_eq_comp\"" {  } { { "db/dcfifo_6en1.tdf" "rdempty_eq_comp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gi5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gi5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gi5 " "Found entity 1: cmpr_gi5" {  } { { "db/cmpr_gi5.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cmpr_gi5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400319284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gi5 FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|cmpr_gi5:rdfull_eq_comp " "Elaborating entity \"cmpr_gi5\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|cmpr_gi5:rdfull_eq_comp\"" {  } { { "db/dcfifo_6en1.tdf" "rdfull_eq_comp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_red.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_red.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_red " "Found entity 1: cntr_red" {  } { { "db/cntr_red.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_red.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400319384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_red FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|cntr_red:cntr_b " "Elaborating entity \"cntr_red\" for hierarchy \"FT601_top:inst2_FT601_top\|fifo_inst:EP83_fifo\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_6en1:auto_generated\|cntr_red:cntr_b\"" {  } { { "db/dcfifo_6en1.tdf" "cntr_b" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_6en1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FT601_arb FT601_top:inst2_FT601_top\|FT601_arb:ftdi_arbiter " "Elaborating entity \"FT601_arb\" for hierarchy \"FT601_top:inst2_FT601_top\|FT601_arb:ftdi_arbiter\"" {  } { { "src/FT601/synth/FT601_top.vhd" "ftdi_arbiter" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_top.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FT601 FT601_top:inst2_FT601_top\|FT601:ft_fsm " "Elaborating entity \"FT601\" for hierarchy \"FT601_top:inst2_FT601_top\|FT601:ft_fsm\"" {  } { { "src/FT601/synth/FT601_top.vhd" "ft_fsm" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/FT601/synth/FT601_top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tst_top tst_top:inst3_tst_top " "Elaborating entity \"tst_top\" for hierarchy \"tst_top:inst3_tst_top\"" {  } { { "src/top/synth/lms7_trx_top.vhd" "inst3_tst_top" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319470 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_tstcfg.TEST_CMPLT\[5..4\] tst_top.vhd(54) " "Using initial value X (don't care) for net \"to_tstcfg.TEST_CMPLT\[5..4\]\" at tst_top.vhd(54)" {  } { { "src/self_test/tst_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/tst_top.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319470 "|lms7_trx_top|tst_top:inst3_tst_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_tstcfg.TEST_REZ\[5..4\] tst_top.vhd(54) " "Using initial value X (don't care) for net \"to_tstcfg.TEST_REZ\[5..4\]\" at tst_top.vhd(54)" {  } { { "src/self_test/tst_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/tst_top.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319470 "|lms7_trx_top|tst_top:inst3_tst_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_tstcfg.DDR2_2_STATUS tst_top.vhd(54) " "Using initial value X (don't care) for net \"to_tstcfg.DDR2_2_STATUS\" at tst_top.vhd(54)" {  } { { "src/self_test/tst_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/tst_top.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319470 "|lms7_trx_top|tst_top:inst3_tst_top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "to_tstcfg.DDR2_2_pnf_per_bit tst_top.vhd(54) " "Using initial value X (don't care) for net \"to_tstcfg.DDR2_2_pnf_per_bit\" at tst_top.vhd(54)" {  } { { "src/self_test/tst_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/tst_top.vhd" 54 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400319470 "|lms7_trx_top|tst_top:inst3_tst_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_test tst_top:inst3_tst_top\|clock_test:clock_test_inst0 " "Elaborating entity \"clock_test\" for hierarchy \"tst_top:inst3_tst_top\|clock_test:clock_test_inst0\"" {  } { { "src/self_test/tst_top.vhd" "clock_test_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/tst_top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_no_ref_test tst_top:inst3_tst_top\|clock_test:clock_test_inst0\|clk_no_ref_test:FX3_clk_test " "Elaborating entity \"clk_no_ref_test\" for hierarchy \"tst_top:inst3_tst_top\|clock_test:clock_test_inst0\|clk_no_ref_test:FX3_clk_test\"" {  } { { "src/self_test/clock_test.vhd" "FX3_clk_test" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clock_test.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_with_ref_test tst_top:inst3_tst_top\|clock_test:clock_test_inst0\|clk_with_ref_test:Si5351C_test " "Elaborating entity \"clk_with_ref_test\" for hierarchy \"tst_top:inst3_tst_top\|clock_test:clock_test_inst0\|clk_with_ref_test:Si5351C_test\"" {  } { { "src/self_test/clock_test.vhd" "Si5351C_test" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clock_test.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319534 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_pass_fail clk_with_ref_test.vhd(36) " "VHDL Signal Declaration warning at clk_with_ref_test.vhd(36): used implicit default value for signal \"test_pass_fail\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/self_test/clk_with_ref_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clk_with_ref_test.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400319534 "|lms7_trx_top|tst_top:inst3_tst_top|clock_test:clock_test_inst0|clk_with_ref_test:Si5351C_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singl_clk_with_ref_test tst_top:inst3_tst_top\|clock_test:clock_test_inst0\|singl_clk_with_ref_test:LML_CLK_test " "Elaborating entity \"singl_clk_with_ref_test\" for hierarchy \"tst_top:inst3_tst_top\|clock_test:clock_test_inst0\|singl_clk_with_ref_test:LML_CLK_test\"" {  } { { "src/self_test/clock_test.vhd" "LML_CLK_test" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clock_test.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319569 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_pass_fail singl_clk_with_ref_test.vhd(25) " "VHDL Signal Declaration warning at singl_clk_with_ref_test.vhd(25): used implicit default value for signal \"test_pass_fail\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/self_test/singl_clk_with_ref_test.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/singl_clk_with_ref_test.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400319569 "|lms7_trx_top|tst_top:inst3_tst_top|clock_test:clock_test_inst0|singl_clk_with_ref_test:LML_CLK_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transition_count tst_top:inst3_tst_top\|clock_test:clock_test_inst0\|transition_count:ADF_muxout_test " "Elaborating entity \"transition_count\" for hierarchy \"tst_top:inst3_tst_top\|clock_test:clock_test_inst0\|transition_count:ADF_muxout_test\"" {  } { { "src/self_test/clock_test.vhd" "ADF_muxout_test" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/self_test/clock_test.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_periph_top general_periph_top:inst4_general_periph_top " "Elaborating entity \"general_periph_top\" for hierarchy \"general_periph_top:inst4_general_periph_top\"" {  } { { "src/top/synth/lms7_trx_top.vhd" "inst4_general_periph_top" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319604 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst1_board_gpio_rd general_periph_top.vhd(81) " "Verilog HDL or VHDL warning at general_periph_top.vhd(81): object \"inst1_board_gpio_rd\" assigned a value but never read" {  } { { "src/general_periph/synth/general_periph_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400319604 "|lms7_trx_top|general_periph_top:inst4_general_periph_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst1_periph_input_rd_0 general_periph_top.vhd(84) " "Verilog HDL or VHDL warning at general_periph_top.vhd(84): object \"inst1_periph_input_rd_0\" assigned a value but never read" {  } { { "src/general_periph/synth/general_periph_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400319609 "|lms7_trx_top|general_periph_top:inst4_general_periph_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inst1_periph_input_rd_1 general_periph_top.vhd(85) " "Verilog HDL or VHDL warning at general_periph_top.vhd(85): object \"inst1_periph_input_rd_1\" assigned a value but never read" {  } { { "src/general_periph/synth/general_periph_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400319609 "|lms7_trx_top|general_periph_top:inst4_general_periph_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alive general_periph_top:inst4_general_periph_top\|alive:alive_inst0 " "Elaborating entity \"alive\" for hierarchy \"general_periph_top:inst4_general_periph_top\|alive:alive_inst0\"" {  } { { "src/general_periph/synth/general_periph_top.vhd" "alive_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_LED_ctrl general_periph_top:inst4_general_periph_top\|FPGA_LED_ctrl:FPGA_LED1_cntrl_inst2 " "Elaborating entity \"FPGA_LED_ctrl\" for hierarchy \"general_periph_top:inst4_general_periph_top\|FPGA_LED_ctrl:FPGA_LED1_cntrl_inst2\"" {  } { { "src/general_periph/synth/general_periph_top.vhd" "FPGA_LED1_cntrl_inst2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_LED2_ctrl general_periph_top:inst4_general_periph_top\|FPGA_LED2_ctrl:FPGA_LED2_ctrl_inst3 " "Elaborating entity \"FPGA_LED2_ctrl\" for hierarchy \"general_periph_top:inst4_general_periph_top\|FPGA_LED2_ctrl:FPGA_LED2_ctrl_inst3\"" {  } { { "src/general_periph/synth/general_periph_top.vhd" "FPGA_LED2_ctrl_inst3" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FX3_LED_ctrl general_periph_top:inst4_general_periph_top\|FX3_LED_ctrl:FX3_LED_ctrl_inst4 " "Elaborating entity \"FX3_LED_ctrl\" for hierarchy \"general_periph_top:inst4_general_periph_top\|FX3_LED_ctrl:FX3_LED_ctrl_inst4\"" {  } { { "src/general_periph/synth/general_periph_top.vhd" "FX3_LED_ctrl_inst4" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl_top general_periph_top:inst4_general_periph_top\|gpio_ctrl_top:gpio_ctrl_top_inst5 " "Elaborating entity \"gpio_ctrl_top\" for hierarchy \"general_periph_top:inst4_general_periph_top\|gpio_ctrl_top:gpio_ctrl_top_inst5\"" {  } { { "src/general_periph/synth/general_periph_top.vhd" "gpio_ctrl_top_inst5" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general_periph/synth/general_periph_top.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpio_ctrl general_periph_top:inst4_general_periph_top\|gpio_ctrl_top:gpio_ctrl_top_inst5\|gpio_ctrl:\\gpio_ctrl_gen:0:gpio_ctrl_bitx " "Elaborating entity \"gpio_ctrl\" for hierarchy \"general_periph_top:inst4_general_periph_top\|gpio_ctrl_top:gpio_ctrl_top_inst5\|gpio_ctrl:\\gpio_ctrl_gen:0:gpio_ctrl_bitx\"" {  } { { "src/general/gpio_ctrl_top.vhd" "\\gpio_ctrl_gen:0:gpio_ctrl_bitx" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/general/gpio_ctrl_top.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_path_top rx_path_top:inst6_rx_path_top " "Elaborating entity \"rx_path_top\" for hierarchy \"rx_path_top:inst6_rx_path_top\"" {  } { { "src/top/synth/lms7_trx_top.vhd" "inst6_rx_path_top" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg rx_path_top:inst6_rx_path_top\|bus_sync_reg:bus_sync_reg0 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"rx_path_top:inst6_rx_path_top\|bus_sync_reg:bus_sync_reg0\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "bus_sync_reg0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg rx_path_top:inst6_rx_path_top\|bus_sync_reg:bus_sync_reg2 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"rx_path_top:inst6_rx_path_top\|bus_sync_reg:bus_sync_reg2\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "bus_sync_reg2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_sync_reg rx_path_top:inst6_rx_path_top\|bus_sync_reg:bus_sync_reg3 " "Elaborating entity \"bus_sync_reg\" for hierarchy \"rx_path_top:inst6_rx_path_top\|bus_sync_reg:bus_sync_reg3\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "bus_sync_reg3" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400319999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diq2fifo rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0 " "Elaborating entity \"diq2fifo\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "diq2fifo_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms7002_ddin rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin " "Elaborating entity \"lms7002_ddin\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst0_lms7002_ddin" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\"" {  } { { "src/altera_inst/lms7002_ddin.vhd" "ALTDDIO_IN_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\"" {  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400320201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell ON " "Parameter \"implement_input_in_lcell\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400320201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks ON " "Parameter \"invert_input_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400320201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400320201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 13 " "Parameter \"width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400320201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400320201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400320201 ""}  } { { "src/altera_inst/lms7002_ddin.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lms7002_ddin.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400320201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_e4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_e4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_e4i " "Found entity 1: ddio_in_e4i" {  } { { "db/ddio_in_e4i.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/ddio_in_e4i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400320284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400320284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_e4i rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated " "Elaborating entity \"ddio_in_e4i\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|lms7002_ddin:inst0_lms7002_ddin\|altddio_in:ALTDDIO_IN_component\|ddio_in_e4i:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq " "Elaborating entity \"rxiq\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst1_rxiq" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso " "Elaborating entity \"rxiq_siso\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq.vhd" "inst0_rxiq_siso" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso_sdr rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_sdr:rxiq_siso_sdr_inst0 " "Elaborating entity \"rxiq_siso_sdr\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_sdr:rxiq_siso_sdr_inst0\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "rxiq_siso_sdr_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxiq_siso_ddr rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_ddr:rxiq_siso_ddr_inst1 " "Elaborating entity \"rxiq_siso_ddr\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|rxiq:inst1_rxiq\|rxiq_siso:inst0_rxiq_siso\|rxiq_siso_ddr:rxiq_siso_ddr_inst1\"" {  } { { "src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" "rxiq_siso_ddr_inst1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/rxiq_siso.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_data_dd rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|test_data_dd:int2_test_data_dd " "Elaborating entity \"test_data_dd\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|test_data_dd:int2_test_data_dd\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "int2_test_data_dd" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320429 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_h test_data_dd.vhd(54) " "VHDL Process Statement warning at test_data_dd.vhd(54): inferring latch(es) for signal or variable \"cnt_h\", which holds its previous value in one or more paths through the process" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699400320429 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cnt_l test_data_dd.vhd(54) " "VHDL Process Statement warning at test_data_dd.vhd(54): inferring latch(es) for signal or variable \"cnt_l\", which holds its previous value in one or more paths through the process" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699400320429 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_l\[0\] test_data_dd.vhd(54) " "Inferred latch for \"cnt_l\[0\]\" at test_data_dd.vhd(54)" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400320429 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_h\[0\] test_data_dd.vhd(54) " "Inferred latch for \"cnt_h\[0\]\" at test_data_dd.vhd(54)" {  } { { "src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/test_data_dd.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400320429 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|diq2fifo:diq2fifo_inst0|test_data_dd:int2_test_data_dd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smpl_cmp rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|smpl_cmp:inst3_smpl_cmp " "Elaborating entity \"smpl_cmp\" for hierarchy \"rx_path_top:inst6_rx_path_top\|diq2fifo:diq2fifo_inst0\|smpl_cmp:inst3_smpl_cmp\"" {  } { { "src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" "inst3_smpl_cmp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/diq2fifo/synth/diq2fifo.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11 " "Elaborating entity \"lms_dsp\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "dspcfg_subsystem_inst11" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avs2fifo rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|avs2fifo:avs2fifo_0 " "Elaborating entity \"avs2fifo\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|avs2fifo:avs2fifo_0\"" {  } { { "lms_dsp/synthesis/lms_dsp.v" "avs2fifo_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo2avs rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|fifo2avs:fifo2avs_0 " "Elaborating entity \"fifo2avs\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|fifo2avs:fifo2avs_0\"" {  } { { "lms_dsp/synthesis/lms_dsp.v" "fifo2avs_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_fir_compiler_ii_0 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0 " "Elaborating entity \"lms_dsp_fir_compiler_ii_0\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\"" {  } { { "lms_dsp/synthesis/lms_dsp.v" "fir_compiler_ii_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig lms_dsp_fir_compiler_ii_0.vhd(54) " "Verilog HDL or VHDL warning at lms_dsp_fir_compiler_ii_0.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400320539 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_fir_compiler_ii_0_ast rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst " "Elaborating entity \"lms_dsp_fir_compiler_ii_0_ast\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" "lms_dsp_fir_compiler_ii_0_ast_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320554 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core lms_dsp_fir_compiler_ii_0_ast.vhd(210) " "VHDL Signal Declaration warning at lms_dsp_fir_compiler_ii_0_ast.vhd(210): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" 210 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400320554 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" "sink" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" "source" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" "intf_ctrl" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_fir_compiler_ii_0_rtl_core rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"lms_dsp_fir_compiler_ii_0_rtl_core\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u1_m0_wo0_wi0_r0_delayr1 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u1_m0_wo0_wi0_r0_delayr1\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "u1_m0_wo0_wi0_r0_delayr1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr5_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr5_q_13\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "d_u1_m0_wo0_wi0_r0_delayr5_q_13" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr6_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr6_q_14\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "d_u1_m0_wo0_wi0_r0_delayr6_q_14" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr8_q_12 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u1_m0_wo0_wi0_r0_delayr8_q_12\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "d_u1_m0_wo0_wi0_r0_delayr8_q_12" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400320929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_11\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_memread_q_11" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 1135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_memread_q_13\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_memread_q_13" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|lms_dsp_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" "d_u0_m0_wo0_compute_q_16" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_rtl_core.vhd" 2163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:1:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_fir_compiler_ii_0:fir_compiler_ii_0\|lms_dsp_fir_compiler_ii_0_ast:lms_dsp_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:1:outp_blk\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:gen_outp_blk:1:outp_blk" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_fir_compiler_ii_0_ast.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packet_presence_detection rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0 " "Elaborating entity \"packet_presence_detection\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\"" {  } { { "lms_dsp/synthesis/lms_dsp.v" "packet_presence_detection_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg_t1 packet_presence_detection.sv(290) " "Verilog HDL or VHDL warning at packet_presence_detection.sv(290): object \"data_reg_t1\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400321226 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg_t2 packet_presence_detection.sv(290) " "Verilog HDL or VHDL warning at packet_presence_detection.sv(290): object \"data_reg_t2\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400321226 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg_t3 packet_presence_detection.sv(290) " "Verilog HDL or VHDL warning at packet_presence_detection.sv(290): object \"data_reg_t3\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400321226 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_reg_t3 packet_presence_detection.sv(291) " "Verilog HDL or VHDL warning at packet_presence_detection.sv(291): object \"valid_reg_t3\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400321226 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfg_enable_reg_t1 packet_presence_detection.sv(292) " "Verilog HDL or VHDL warning at packet_presence_detection.sv(292): object \"cfg_enable_reg_t1\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400321226 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfg_enable_reg_t2 packet_presence_detection.sv(292) " "Verilog HDL or VHDL warning at packet_presence_detection.sv(292): object \"cfg_enable_reg_t2\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400321226 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cfg_enable_reg_t4 packet_presence_detection.sv(292) " "Verilog HDL or VHDL warning at packet_presence_detection.sv(292): object \"cfg_enable_reg_t4\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400321226 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_line rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|delay_line:delay_line_inst " "Elaborating entity \"delay_line\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|delay_line:delay_line_inst\"" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "delay_line_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmplx2mag rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst " "Elaborating entity \"cmplx2mag\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|cmplx2mag:cmplx2mag_inst\"" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "cmplx2mag_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 packet_presence_detection.sv(38) " "Verilog HDL assignment warning at packet_presence_detection.sv(38): truncated value with size 32 to match size of target (12)" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400321277 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|cmplx2mag:cmplx2mag_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 packet_presence_detection.sv(39) " "Verilog HDL assignment warning at packet_presence_detection.sv(39): truncated value with size 32 to match size of target (12)" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400321279 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|cmplx2mag:cmplx2mag_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_running_sum rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst " "Elaborating entity \"dual_running_sum\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\"" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "running_sum_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 packet_presence_detection.sv(165) " "Verilog HDL assignment warning at packet_presence_detection.sv(165): truncated value with size 32 to match size of target (5)" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400321293 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 packet_presence_detection.sv(192) " "Verilog HDL assignment warning at packet_presence_detection.sv(192): truncated value with size 32 to match size of target (8)" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400321293 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 21 packet_presence_detection.sv(205) " "Verilog HDL assignment warning at packet_presence_detection.sv(205): truncated value with size 37 to match size of target (21)" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400321299 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|dual_running_sum:running_sum_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_shift rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst " "Elaborating entity \"short_shift\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\"" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "short_shift_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "lms_dsp/synthesis/submodules/short_shift.v" "ALTSHIFT_TAPS_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/short_shift.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "lms_dsp/synthesis/submodules/short_shift.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/short_shift.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400321499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400321499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400321499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400321499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 32 " "Parameter \"tap_distance\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400321499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400321499 ""}  } { { "lms_dsp/synthesis/submodules/short_shift.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/short_shift.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400321499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_euu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_euu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_euu " "Found entity 1: shift_taps_euu" {  } { { "db/shift_taps_euu.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_euu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400321564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400321564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_euu rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated " "Elaborating entity \"shift_taps_euu\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pbc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pbc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pbc1 " "Found entity 1: altsyncram_pbc1" {  } { { "db/altsyncram_pbc1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_pbc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400321649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400321649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pbc1 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|altsyncram_pbc1:altsyncram2 " "Elaborating entity \"altsyncram_pbc1\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|altsyncram_pbc1:altsyncram2\"" {  } { { "db/shift_taps_euu.tdf" "altsyncram2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_euu.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5f " "Found entity 1: cntr_f5f" {  } { { "db/cntr_f5f.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_f5f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400321732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400321732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5f rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_f5f:cntr1 " "Elaborating entity \"cntr_f5f\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_f5f:cntr1\"" {  } { { "db/shift_taps_euu.tdf" "cntr1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_euu.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400321811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400321811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hrb rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_f5f:cntr1\|cmpr_hrb:cmpr6 " "Elaborating entity \"cmpr_hrb\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_f5f:cntr1\|cmpr_hrb:cmpr6\"" {  } { { "db/cntr_f5f.tdf" "cmpr6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_f5f.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5lg " "Found entity 1: cntr_5lg" {  } { { "db/cntr_5lg.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_5lg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400321894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400321894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5lg rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_5lg:cntr3 " "Elaborating entity \"cntr_5lg\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|short_shift:short_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_euu:auto_generated\|cntr_5lg:cntr3\"" {  } { { "db/shift_taps_euu.tdf" "cntr3" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_euu.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "long_shift rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst " "Elaborating entity \"long_shift\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\"" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "long_shift_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400321929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "lms_dsp/synthesis/submodules/long_shift.v" "ALTSHIFT_TAPS_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/long_shift.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "lms_dsp/synthesis/submodules/long_shift.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/long_shift.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400322029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400322029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400322029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400322029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 256 " "Parameter \"tap_distance\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400322029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400322029 ""}  } { { "lms_dsp/synthesis/submodules/long_shift.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/long_shift.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400322029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_60v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_60v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_60v " "Found entity 1: shift_taps_60v" {  } { { "db/shift_taps_60v.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_60v.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400322089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400322089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_60v rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated " "Elaborating entity \"shift_taps_60v\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffc1 " "Found entity 1: altsyncram_ffc1" {  } { { "db/altsyncram_ffc1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_ffc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400322169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400322169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffc1 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\|altsyncram_ffc1:altsyncram2 " "Elaborating entity \"altsyncram_ffc1\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\|altsyncram_ffc1:altsyncram2\"" {  } { { "db/shift_taps_60v.tdf" "altsyncram2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_60v.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a7f " "Found entity 1: cntr_a7f" {  } { { "db/cntr_a7f.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400322254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400322254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a7f rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\|cntr_a7f:cntr1 " "Elaborating entity \"cntr_a7f\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\|cntr_a7f:cntr1\"" {  } { { "db/shift_taps_60v.tdf" "cntr1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_60v.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cmpr_krb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400322333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400322333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_krb rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\|cntr_a7f:cntr1\|cmpr_krb:cmpr6 " "Elaborating entity \"cmpr_krb\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\|cntr_a7f:cntr1\|cmpr_krb:cmpr6\"" {  } { { "db/cntr_a7f.tdf" "cmpr6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_a7f.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ng " "Found entity 1: cntr_0ng" {  } { { "db/cntr_0ng.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_0ng.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400322409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400322409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ng rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\|cntr_0ng:cntr3 " "Elaborating entity \"cntr_0ng\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|dual_running_sum:running_sum_inst\|long_shift:long_shift_inst\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_60v:auto_generated\|cntr_0ng:cntr3\"" {  } { { "db/shift_taps_60v.tdf" "cntr3" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_60v.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|packet_presence_detection:packet_presence_detection_0\|counter:counter_inst\"" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "counter_inst" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 packet_presence_detection.sv(236) " "Verilog HDL assignment warning at packet_presence_detection.sv(236): truncated value with size 32 to match size of target (16)" {  } { { "lms_dsp/synthesis/submodules/packet_presence_detection.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/packet_presence_detection.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400322445 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|packet_presence_detection:packet_presence_detection_0|counter:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lms_dsp_avalon_st_adapter\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lms_dsp/synthesis/lms_dsp.v" "avalon_st_adapter" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_data_format_adapter_0 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter:avalon_st_adapter\|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"lms_dsp_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter:avalon_st_adapter\|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" "data_format_adapter_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(87) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(87): object \"state_read_addr\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_empty lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(103) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(103): object \"a_empty\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(110) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(110): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(126) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(126): object \"mem_readdata2\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(133) " "Verilog HDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(133): object state_waitrequest used but never assigned" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 133 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(134) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(134): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(137): object \"out_channel\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_startofpacket\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(142) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(142): object \"out_endofpacket\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(145) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(145): object \"out_empty\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(148) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(148): object \"out_error\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(185) " "Verilog HDL assignment warning at lms_dsp_avalon_st_adapter_data_format_adapter_0.sv(185): truncated value with size 2 to match size of target (1)" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_data_format_adapter_0.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400322469 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_timing_adapter_0 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter:avalon_st_adapter\|lms_dsp_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"lms_dsp_avalon_st_adapter_timing_adapter_0\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter:avalon_st_adapter\|lms_dsp_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready lms_dsp_avalon_st_adapter_timing_adapter_0.sv(82) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_timing_adapter_0.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_timing_adapter_0.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322489 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter:avalon_st_adapter|lms_dsp_avalon_st_adapter_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_timing_adapter_1 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter:avalon_st_adapter\|lms_dsp_avalon_st_adapter_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"lms_dsp_avalon_st_adapter_timing_adapter_1\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter:avalon_st_adapter\|lms_dsp_avalon_st_adapter_timing_adapter_1:timing_adapter_1\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" "timing_adapter_1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_001 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"lms_dsp_avalon_st_adapter_001\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "lms_dsp/synthesis/lms_dsp.v" "avalon_st_adapter_001" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_001_data_format_adapter_0 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"lms_dsp_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(87) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(87): object \"state_read_addr\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(91) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(91): object \"state_d1\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(93) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(93): object \"in_ready_d1\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(112) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(112): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(118) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(118): object \"mem_readdata0\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(123) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(123): object \"mem_readdata1\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(128) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(128): object \"mem_readdata2\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(135) " "Verilog HDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(135): object state_waitrequest used but never assigned" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 135 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(136) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(136): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(139) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(139): object \"out_channel\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_startofpacket lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(143) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(143): object \"out_startofpacket\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_endofpacket lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(144) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(144): object \"out_endofpacket\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(147) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(147): object \"out_empty\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(150) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(150): object \"out_error\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(188) " "Verilog HDL assignment warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(188): truncated value with size 4 to match size of target (1)" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400322540 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(303) " "Verilog HDL assignment warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(303): truncated value with size 32 to match size of target (1)" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400322544 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(338) " "Verilog HDL assignment warning at lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv(338): truncated value with size 32 to match size of target (1)" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_data_format_adapter_0.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400322544 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_001_error_adapter_0 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\|lms_dsp_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"lms_dsp_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\|lms_dsp_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_001_timing_adapter_0 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\|lms_dsp_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"lms_dsp_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\|lms_dsp_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" "timing_adapter_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv(82) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001_timing_adapter_0.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322579 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001|lms_dsp_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_001_timing_adapter_1 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\|lms_dsp_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"lms_dsp_avalon_st_adapter_001_timing_adapter_1\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_001:avalon_st_adapter_001\|lms_dsp_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" "timing_adapter_1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_001.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_002 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"lms_dsp_avalon_st_adapter_002\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "lms_dsp/synthesis/lms_dsp.v" "avalon_st_adapter_002" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lms_dsp_avalon_st_adapter_002_error_adapter_0 rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_002:avalon_st_adapter_002\|lms_dsp_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"lms_dsp_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|lms_dsp_avalon_st_adapter_002:avalon_st_adapter_002\|lms_dsp_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002.v" "error_adapter_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322619 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error lms_dsp_avalon_st_adapter_002_error_adapter_0.sv(82) " "Verilog HDL or VHDL warning at lms_dsp_avalon_st_adapter_002_error_adapter_0.sv(82): object \"out_error\" assigned a value but never read" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699400322619 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_002:avalon_st_adapter_002|lms_dsp_avalon_st_adapter_002_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 lms_dsp_avalon_st_adapter_002_error_adapter_0.sv(99) " "Verilog HDL assignment warning at lms_dsp_avalon_st_adapter_002_error_adapter_0.sv(99): truncated value with size 2 to match size of target (1)" {  } { { "lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/lms_dsp_avalon_st_adapter_002_error_adapter_0.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699400322619 "|lms7_trx_top|rx_path_top:inst6_rx_path_top|lms_dsp:dspcfg_subsystem_inst11|lms_dsp_avalon_st_adapter_002:avalon_st_adapter_002|lms_dsp_avalon_st_adapter_002_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|altera_reset_controller:rst_controller\"" {  } { { "lms_dsp/synthesis/lms_dsp.v" "rst_controller" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/lms_dsp.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lms_dsp/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"rx_path_top:inst6_rx_path_top\|lms_dsp:dspcfg_subsystem_inst11\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lms_dsp/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_inst rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1 " "Elaborating entity \"fifo_inst\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "smpl_fifo_inst1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "dcfifo_mixed_widths_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400322991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 11 " "Parameter \"lpm_widthu_r\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 48 " "Parameter \"lpm_width_r\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400323009 ""}  } { { "src/altera_inst/fifo_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/fifo_inst.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400323009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3hn1 " "Found entity 1: dcfifo_3hn1" {  } { { "db/dcfifo_3hn1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3hn1 rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated " "Elaborating entity \"dcfifo_3hn1\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tsa " "Found entity 1: a_gray2bin_tsa" {  } { { "db/a_gray2bin_tsa.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_gray2bin_tsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tsa rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tsa\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_gray2bin_tsa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3hn1.tdf" "rdptr_g_gray2bin" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_th6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_th6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_th6 " "Found entity 1: a_graycounter_th6" {  } { { "db/a_graycounter_th6.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_th6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_th6 rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_graycounter_th6:rdptr_g1p " "Elaborating entity \"a_graycounter_th6\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_graycounter_th6:rdptr_g1p\"" {  } { { "db/dcfifo_3hn1.tdf" "rdptr_g1p" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ovb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ovb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ovb " "Found entity 1: a_graycounter_ovb" {  } { { "db/a_graycounter_ovb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_ovb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ovb rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_graycounter_ovb:wrptr_g1p " "Elaborating entity \"a_graycounter_ovb\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|a_graycounter_ovb:wrptr_g1p\"" {  } { { "db/dcfifo_3hn1.tdf" "wrptr_g1p" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8d61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8d61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8d61 " "Found entity 1: altsyncram_8d61" {  } { { "db/altsyncram_8d61.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_8d61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8d61 rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|altsyncram_8d61:fifo_ram " "Elaborating entity \"altsyncram_8d61\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|altsyncram_8d61:fifo_ram\"" {  } { { "db/dcfifo_3hn1.tdf" "fifo_ram" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3hn1.tdf" "rs_brp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_3hn1.tdf" "rs_dgwp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_2f9:dffpipe6 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_2f9:dffpipe6\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe6" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400323980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400323980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_3hn1.tdf" "ws_dgrp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400323995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400324039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400324039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_3f9:dffpipe9 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_3f9:dffpipe9\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe9" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ei5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ei5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ei5 " "Found entity 1: cmpr_ei5" {  } { { "db/cmpr_ei5.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cmpr_ei5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400324129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400324129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ei5 rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|cmpr_ei5:rdempty_eq_comp " "Elaborating entity \"cmpr_ei5\" for hierarchy \"rx_path_top:inst6_rx_path_top\|fifo_inst:smpl_fifo_inst1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_3hn1:auto_generated\|cmpr_ei5:rdempty_eq_comp\"" {  } { { "db/dcfifo_3hn1.tdf" "rdempty_eq_comp" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/dcfifo_3hn1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets_top rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2 " "Elaborating entity \"data2packets_top\" for hierarchy \"rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "data2packets_top_inst2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets_fsm rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|data2packets_fsm:data2packets_fsm_inst0 " "Elaborating entity \"data2packets_fsm\" for hierarchy \"rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|data2packets_fsm:data2packets_fsm_inst0\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "data2packets_fsm_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_pack rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1 " "Elaborating entity \"bit_pack\" for hierarchy \"rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "bit_pack_inst1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_48_to_64 rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_48_to_64:inst0 " "Elaborating entity \"pack_48_to_64\" for hierarchy \"rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_48_to_64:inst0\"" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_56_to_64 rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_56_to_64:inst1 " "Elaborating entity \"pack_56_to_64\" for hierarchy \"rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|bit_pack:bit_pack_inst1\|pack_56_to_64:inst1\"" {  } { { "src/rx_path_top/bit_pack/synth/bit_pack.vhd" "inst1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/bit_pack/synth/bit_pack.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data2packets rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|data2packets:data2packets_inst2 " "Elaborating entity \"data2packets\" for hierarchy \"rx_path_top:inst6_rx_path_top\|data2packets_top:data2packets_top_inst2\|data2packets:data2packets_inst2\"" {  } { { "src/rx_path_top/data2packets/synth/data2packets_top.vhd" "data2packets_inst2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/data2packets/synth/data2packets_top.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smpl_cnt rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3 " "Elaborating entity \"smpl_cnt\" for hierarchy \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "smpl_cnt_inst3" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_cnt_inst rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0 " "Elaborating entity \"lpm_cnt_inst\" for hierarchy \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\"" {  } { { "src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" "lpm_cnt_inst_inst0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/smpl_cnt/synth/smpl_cnt.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "LPM_COUNTER_component" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400324569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400324569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400324569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400324569 ""}  } { { "src/altera_inst/lpm_cnt_inst.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/altera_inst/lpm_cnt_inst.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400324569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5gk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5gk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5gk " "Found entity 1: cntr_5gk" {  } { { "db/cntr_5gk.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_5gk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400324646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400324646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5gk rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\|cntr_5gk:auto_generated " "Elaborating entity \"cntr_5gk\" for hierarchy \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|lpm_cnt_inst:lpm_cnt_inst_inst0\|lpm_counter:LPM_COUNTER_component\|cntr_5gk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_chain rx_path_top:inst6_rx_path_top\|delay_chain:delay_chain_inst5 " "Elaborating entity \"delay_chain\" for hierarchy \"rx_path_top:inst6_rx_path_top\|delay_chain:delay_chain_inst5\"" {  } { { "src/rx_path_top/rx_path/synth/rx_path_top.vhd" "delay_chain_inst5" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/rx_path_top/rx_path/synth/rx_path_top.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400324693 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699400327994 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.08.00:39:04 Progress: Loading sld786dfd5e/alt_sld_fab_wrapper_hw.tcl " "2023.11.08.00:39:04 Progress: Loading sld786dfd5e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400344599 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400348269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400348454 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400353369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400353529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400353672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400353829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400353841 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400353841 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699400354569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld786dfd5e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld786dfd5e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld786dfd5e/alt_sld_fab.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/ip/sld786dfd5e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400354879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400354879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400354992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400354992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400355019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400355019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400355132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400355132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400355247 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400355247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400355247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/ip/sld786dfd5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400355342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400355342 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|\\c1_dly_instx_gen:0:first:lcell0 " "Synthesized away node \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|\\c1_dly_instx_gen:0:first:lcell0\"" {  } { { "src/pll_top/synth/pll_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/pll_top.vhd" 121 0 0 } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 285 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400357471 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|\c1_dly_instx_gen:0:first:lcell0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1699400357471 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1699400357471 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c3_mux " "Found clock multiplexer pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c3_mux" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 181 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699400357929 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|c3_mux"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c2_mux " "Found clock multiplexer pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c2_mux" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 181 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699400357929 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|c2_mux"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c0_mux " "Found clock multiplexer pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|c0_mux" {  } { { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 180 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699400357929 "|lms7_trx_top|pll_top:inst1_pll_top|rxtx_pll:rxtx_pll_inst0|c0_mux"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1699400357929 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|cnt_mux_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|cnt_mux_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699400367689 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699400367689 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 64 " "Parameter WIDTH set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699400367689 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400367689 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699400367689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|altshift_taps:cnt_mux_rtl_0 " "Elaborated megafunction instantiation \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|altshift_taps:cnt_mux_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400367889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|altshift_taps:cnt_mux_rtl_0 " "Instantiated megafunction \"rx_path_top:inst6_rx_path_top\|smpl_cnt:smpl_cnt_inst3\|altshift_taps:cnt_mux_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400367891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400367891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Parameter \"WIDTH\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699400367891 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699400367891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_bvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_bvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_bvl " "Found entity 1: shift_taps_bvl" {  } { { "db/shift_taps_bvl.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_bvl.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400368019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400368019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2da1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2da1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2da1 " "Found entity 1: altsyncram_2da1" {  } { { "db/altsyncram_2da1.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/altsyncram_2da1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400368168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400368168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v3f " "Found entity 1: cntr_v3f" {  } { { "db/cntr_v3f.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_v3f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400368279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400368279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_frb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_frb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_frb " "Found entity 1: cmpr_frb" {  } { { "db/cmpr_frb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cmpr_frb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400368394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400368394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ljg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ljg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ljg " "Found entity 1: cntr_ljg" {  } { { "db/cntr_ljg.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/cntr_ljg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699400368499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400368499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699400369811 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/spi/fpgacfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg.vhd" 89 -1 0 } } { "src/spi/fpgacfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/fpgacfg.vhd" 230 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_lms_ctr_gpio.v" 60 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 244 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 132 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 243 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 308 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 243 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 132 -1 0 } } { "lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2907 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3938 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_dac_spi.v" 254 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_fpga_spi.v" 253 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_flash_spi.v" 253 -1 0 } } { "lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 85 -1 0 } } { "lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "src/spi/periphcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/periphcfg.vhd" 158 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_fsm.vhd" 70 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_fsm.vhd" 160 -1 0 } } { "src/dyn_ps/synth/pll_ps_fsm.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps_fsm.vhd" 71 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 3545 -1 0 } } { "src/dyn_ps/synth/pll_ps.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/dyn_ps/synth/pll_ps.vhd" 210 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_nios2_cpu_cpu.v" 2099 -1 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_jg6.tdf" 32 2 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 43 -1 0 } } { "lms_ctr/synthesis/submodules/lms_ctr_uart.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_uart.v" 42 -1 0 } } { "db/a_graycounter_fub.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_fub.tdf" 32 2 0 } } { "db/a_graycounter_pvb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_pvb.tdf" 32 2 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_jg6.tdf" 44 2 0 } } { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 423 -1 0 } } { "src/spi/pllcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/pllcfg.vhd" 157 -1 0 } } { "lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/a_graycounter_fub.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_fub.tdf" 44 2 0 } } { "db/a_graycounter_pvb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_pvb.tdf" 47 2 0 } } { "db/a_graycounter_sh6.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_sh6.tdf" 37 2 0 } } { "db/shift_taps_bvl.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_bvl.tdf" 38 2 0 } } { "src/spi/tstcfg.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/spi/tstcfg.vhd" 179 -1 0 } } { "db/a_graycounter_th6.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_th6.tdf" 32 2 0 } } { "lms_dsp/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_dsp/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_ovb.tdf" 32 2 0 } } { "db/a_graycounter_th6.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_th6.tdf" 46 2 0 } } { "db/shift_taps_euu.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_euu.tdf" 39 2 0 } } { "db/shift_taps_60v.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/shift_taps_60v.tdf" 39 2 0 } } { "db/a_graycounter_ovb.tdf" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/a_graycounter_ovb.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699400370236 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699400370237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_ENABLE_IQSEL1 GND " "Pin \"LMS_ENABLE_IQSEL1\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_ENABLE_IQSEL1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[0\] GND " "Pin \"LMS_DIQ1_D\[0\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[1\] GND " "Pin \"LMS_DIQ1_D\[1\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[2\] GND " "Pin \"LMS_DIQ1_D\[2\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[3\] GND " "Pin \"LMS_DIQ1_D\[3\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[4\] GND " "Pin \"LMS_DIQ1_D\[4\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[5\] GND " "Pin \"LMS_DIQ1_D\[5\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[6\] GND " "Pin \"LMS_DIQ1_D\[6\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[7\] GND " "Pin \"LMS_DIQ1_D\[7\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[8\] GND " "Pin \"LMS_DIQ1_D\[8\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[9\] GND " "Pin \"LMS_DIQ1_D\[9\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[10\] GND " "Pin \"LMS_DIQ1_D\[10\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_DIQ1_D\[11\] GND " "Pin \"LMS_DIQ1_D\[11\]\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_DIQ1_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LMS_TXEN GND " "Pin \"LMS_TXEN\" is stuck at GND" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|LMS_TXEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_QSPI_IO2 VCC " "Pin \"FPGA_QSPI_IO2\" is stuck at VCC" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|FPGA_QSPI_IO2"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_QSPI_IO3 VCC " "Pin \"FPGA_QSPI_IO3\" is stuck at VCC" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699400374272 "|lms7_trx_top|FPGA_QSPI_IO3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699400374272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400375141 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "204 " "204 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699400380965 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le:altpll_dyn_phase_le2\|wire_le_comb8_combout\"" {  } { { "db/pll_altpll.v" "le_comb8" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le1:altpll_dyn_phase_le4\|wire_le_comb9_combout\"" {  } { { "db/pll_altpll.v" "le_comb9" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll_altpll_dyn_phase_le12:altpll_dyn_phase_le5\|wire_le_comb10_combout\"" {  } { { "db/pll_altpll.v" "le_comb10" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[0\] " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[0\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb8" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1418 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[1\] " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[1\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb9" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1430 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[2\] " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|pll_reconfig_module:pll_reconfig_module_inst1\|pll_reconfig_module_pllrcfg_ev01:pll_reconfig_module_pllrcfg_ev01_component\|cuda_combout_wire\[2\]\"" {  } { { "ip/pll_reconfig_module/pll_reconfig_module.vhd" "le_comb10" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/ip/pll_reconfig_module/pll_reconfig_module.vhd" 1406 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|ru_captnupdt " "Logic cell \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|ru_captnupdt\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "ru_captnupdt" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 359 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|ru_regin " "Logic cell \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|ru_regin\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" "ru_regin" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot.v" 293 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_0 " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_0\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_0" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 568 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_1 " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_1\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_1" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 572 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_2 " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|remap_decoy_le3a_2\"" {  } { { "db/pll_altpll.v" "remap_decoy_le3a_2" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 576 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"nios_cpu:inst0_nios_cpu\|lms_ctr:lms_ctr_inst0\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|\\c0_dly_instx_gen:0:first:lcell0 " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|\\c0_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|\\c2_dly_instx_gen:0:first:lcell0 " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|\\c2_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""} { "Info" "ISCL_SCL_CELL_NAME" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|\\c3_dly_instx_gen:0:first:lcell0 " "Logic cell \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|\\c3_dly_instx_gen:0:first:lcell0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400381059 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1699400381059 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_top:inst1_pll_top\|rxtx_pll:rxtx_pll_inst0\|altpll:altpll_inst3\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/db/pll_altpll.v" 503 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "src/pll_top/synth/rxtx_pll.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/rxtx_pll.vhd" 430 0 0 } } { "src/pll_top/synth/pll_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/pll_top/synth/pll_top.vhd" 121 0 0 } } { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 285 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1699400381399 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400381456 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1699400382972 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 DUAL_BOOT_CLK " "  25.000 DUAL_BOOT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK " " 100.000 FPGA_SPI_SCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK_FPGA " " 100.000 FPGA_SPI_SCLK_FPGA" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 FPGA_SPI_SCLK_out " " 100.000 FPGA_SPI_SCLK_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       FT_CLK " "  10.000       FT_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000  FT_CLK_VIRT " "  10.000  FT_CLK_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000      LMK_CLK " "  25.000      LMK_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_FCLK1 " "   8.000    LMS_FCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_FCLK2 " "   8.000    LMS_FCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_MCLK1 " "   8.000    LMS_MCLK1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    LMS_MCLK2 " "   8.000    LMS_MCLK2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 LMS_MCLK2_VIRT " "   8.000 LMS_MCLK2_VIRT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ONCHIP_FLASH_CLK " " 100.000 ONCHIP_FLASH_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        RX_C2 " "   8.000        RX_C2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        RX_C3 " "   8.000        RX_C3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000        TX_C0 " "   8.000        TX_C0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1699400382973 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400382973 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400383544 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1699400384971 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400384988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/output_files/LimeSDR-Mini_lms7_lelec210x.map.smsg " "Generated suppressed messages file D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/output_files/LimeSDR-Mini_lms7_lelec210x.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400386412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 6 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699400391353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699400391353 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LMS_MCLK1 " "No output dependent on input pin \"LMS_MCLK1\"" {  } { { "src/top/synth/lms7_trx_top.vhd" "" { Text "D:/Pol/Documents/Courses/LELEC2102/GIT/Git_teachers/golden/fpga/LimeSDR-Mini_lms7_lelec210x/src/top/synth/lms7_trx_top.vhd" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699400392437 "|lms7_trx_top|LMS_MCLK1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699400392437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15636 " "Implemented 15636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699400392439 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699400392439 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1699400392439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15136 " "Implemented 15136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699400392439 ""} { "Info" "ICUT_CUT_TM_RAMS" "369 " "Implemented 369 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699400392439 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699400392439 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1699400392439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699400392439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5146 " "Peak virtual memory: 5146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699400392562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 08 00:39:52 2023 " "Processing ended: Wed Nov 08 00:39:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699400392562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:38 " "Elapsed time: 00:02:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699400392562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699400392562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699400392562 ""}
