verilog xil_defaultlib --include "../../../../minized_mic.srcs/sources_1/bd/minized_mic/ipshared/ec67/hdl" --include "../../../../minized_mic.srcs/sources_1/bd/minized_mic/ipshared/8c62/hdl" --include "../../../../minized_mic.srcs/sources_1/bd/minized_mic/ip/minized_mic_processing_system7_0_0" --include "../../../../minized_mic.srcs/sources_1/bd/minized_mic/ipshared/1b7e/hdl/verilog" --include "../../../../minized_mic.srcs/sources_1/bd/minized_mic/ipshared/122e/hdl/verilog" --include "../../../../minized_mic.srcs/sources_1/bd/minized_mic/ipshared/6887/hdl/verilog" --include "../../../../minized_mic.srcs/sources_1/bd/minized_mic/ipshared/9623/hdl/verilog" \
"../../../../minized_mic.srcs/sources_1/bd/minized_mic/ip/minized_mic_processing_system7_0_0/sim/minized_mic_processing_system7_0_0.v" \
"../../../../minized_mic.srcs/sources_1/bd/minized_mic/ip/minized_mic_xbar_0/sim/minized_mic_xbar_0.v" \
"../../../../minized_mic.srcs/sources_1/bd/minized_mic/ip/minized_mic_auto_pc_0/sim/minized_mic_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
