```verilog
module synchronizer (
    input wire clk_a,
    input wire clk_b,
    input wire arstn,
    input wire brstn,
    input wire [3:0] data_in,
    input wire data_en,
    output reg [3:0] dataout
);
    reg [3:0] data_reg;
    reg en_data_reg;
    reg en_clap_one;
    reg en_clap_two;

    // Asynchronous reset in clk_a domain
    always @(posedge clk_a or negedge arstn) begin
        if (!arstn) begin
            data_reg <= 4'b0;
            en_data_reg <= 1'b0;
        end else begin
            if (data_en) begin
                data_reg <= data_in;
                en_data_reg <= 1'b1;
            end else begin
                en_data_reg <= 1'b0;
            end
        end
    end

    // Two D flip-flops for enable signal in clk_b domain
    always @(posedge clk_b or negedge brstn) begin
        if (!brstn) begin
            en_clap_one <= 1'b0;
            en_clap_two <= 1'b0;
            dataout <= 4'b0;
        end else begin
            en_clap_one <= en_data_reg; // First stage of synchronization
            en_clap_two <= en_clap_one; // Second stage of synchronization
            if (en_clap_two) begin
                dataout <= data_reg; // Update output data when en_clap_two is high
            end
        end
    end
endmodule
```