_svd: ../esp32.base.svd

_include:
  - ../../../common_patches/twai.yaml
  - "_apb_ctrl.yml"
  - "_date.yml"
  - "_emac.yml"
  - "_gpio_sd.yml"
  - "_gpio.yml"
  - "_i2c.yml"
  - "_ledc.yml"
  - "_pcnt.yml"
  - "_rmt.yml"
  - "_rsa.yml"
  - "_rtc_cntl.yml"
  - "_rtc_io.yml"
  - "_timg.yml"
  - "wifi.yaml"

RNG:
  _modify:
    DATA:
      access: read-only

RTC_CNTL:
  HOLD_FORCE:
    _strip_end: _HOLD_FORCE

"EFUSE,I2S0,RTC_CNTL,RTC_I2C,UART0,UHCI0":
  _include: ../../../common_patches/int_strip.yaml

LEDC:
  _cluster:
    HSCH%s:
      HSCH?_CONF0:
        name: CONF0
      HSCH?_HPOINT:
        name: HPOINT
      HSCH?_DUTY:
        name: DUTY
      HSCH?_CONF1:
        name: CONF1
      HSCH?_DUTY_R:
        name: DUTY_R
    LSCH%s:
      LSCH?_CONF0:
        name: CONF0
      LSCH?_HPOINT:
        name: HPOINT
      LSCH?_DUTY:
        name: DUTY
      LSCH?_CONF1:
        name: CONF1
      LSCH?_DUTY_R:
        name: DUTY_R

    HSTIMER%s:
      HSTIMER?_CONF:
        name: CONF
      HSTIMER?_VALUE:
        name: VALUE
    LSTIMER%s:
      LSTIMER?_CONF:
        name: CONF
      LSTIMER?_VALUE:
        name: VALUE
  INT_RAW:
    _strip_end: _INT_RAW
    _modify:
      "*":
        access: read-write
    _array:
      HSTIMER?_OVF: {}
      LSTIMER?_OVF: {}
      DUTY_CHNG_END_HSCH?: {}
      DUTY_CHNG_END_LSCH?: {}
  INT_ST:
    _strip_end: _INT_ST
    _array:
      HSTIMER?_OVF: {}
      LSTIMER?_OVF: {}
      DUTY_CHNG_END_HSCH?: {}
      DUTY_CHNG_END_LSCH?:
        description: The interrupt status bit for low speed channel %s duty change done event.
  INT_ENA:
    _strip_end: _INT_ENA
    _array:
      HSTIMER?_OVF: {}
      LSTIMER?_OVF: {}
      DUTY_CHNG_END_HSCH?: {}
      DUTY_CHNG_END_LSCH?: {}
  INT_CLR:
    _strip_end: _INT_CLR
    _array:
      HSTIMER?_OVF: {}
      LSTIMER?_OVF: {}
      DUTY_CHNG_END_HSCH?: {}
      DUTY_CHNG_END_LSCH?: {}
    _modify:
      "*":
        modifiedWriteValues: oneToClear


SENS:
  _include: ../../../common_patches/sens.yaml

  _array:
    SAR_TOUCH_OUT*: {}
    SAR_TOUCH_THRES*: {}

SPI0:
  USER1:
    _modify:
      USR_ADDR_BITLEN:
        access: read-write
  PIN:
    _delete: ["CS0_DIS", "CS1_DIS", "CS2_DIS"]
    _add:
      CS%s_DIS:
        dim: 3
        dimIndex: 0-2
        dimIncrement: 0x1
        description: "Set this bit to raise high SPI_CS%s pin, which means that the SPI device(Ext_RAM(0)/flash(1)) connected to SPI_CS%s is in low level when SPI1 transfer starts"
        bitOffset: 0
        bitWidth: 1
        access: read-write
  SLAVE:
    _delete: ["INT_EN"]
    _add:
      TRANS_INTEN:
        description: "The interrupt enable bit for the SPI_TRANS_DONE_INT interrupt."
        bitOffset: 9
        bitWidth: 1
      SLV_WR_STA_INTEN:
        description: "The interrupt enable bit for the SPI_SLV_WR_STA_INT interrupt."
        bitOffset: 8
        bitWidth: 1
      SLV_RD_STA_INTEN:
        description: "The interrupt enable bit for the SPI_SLV_RD_STA_INT interrupt."
        bitOffset: 7
        bitWidth: 1
      SLV_WR_BUF_INTEN:
        description: "The interrupt enable bit for the SPI_SLV_WR_BUF_INT interrupt."
        bitOffset: 6
        bitWidth: 1
      SLV_RD_BUF_INTEN:
        description: "The interrupt enable bit for the SPI_SLV_RD_BUF_INT interrupt."
        bitOffset: 5
        bitWidth: 1
  _include:
    - ../../../common_patches/spi_dma_int_strip.yaml
    - ../../../common_patches/spi_w.yaml

UHCI0:
  _include: ../../../common_patches/int_strip.yaml
  Q?_WORD?:
    _modify:
      SEND_Q?_WORD?:
        name: SEND_WORD

  _cluster:
    Q%s:
      Q?_WORD0:
        name: WORD0
      Q?_WORD1:
        name: WORD1

  _array:
    ESC_CONF?: {}

MCPWM0:
  _include: ../../../common_patches/mcpwm_collect.yaml
  INT_RAW:
    _modify:
      "*":
        access: read-write

TWAI0:
  CLOCK_DIVIDER:
    _modify:
      CD:
        bitWidth: 3
      CLOCK_OFF:
        bitOffset: 3
    _add:
      EXT_MODE:
        access: read-write
        description: "This bit can be configured under reset mode. 1: Extended mode, compatiable with CAN2.0B; 0: Basic mode"
        bitOffset: 7
        bitWidth: 1
  INT_ENA:
    _add:
      BRP_DIV:
        access: read-write
        description: "THIS IS NOT AN INTERRUPT. brp_div will prescale BRP by 2. Only available on ESP32 Revision 2 or later. Reserved otherwise"
        bitOffset: 4
        bitWidth: 1

DPORT:
  _delete:
    - CORE_RST_EN
    - "*_MAP"
  _modify:
    PERIP_CLK_EN:
      resetValue: 0xF9C1E06F
  _add:
    WIFI_RST_EN:
      description: "Wifi peripheral reset control"
      addressOffset: 0xD0
      size: 32
      access: read-write
      resetValue: 0x0
      fields:
        EMAC_RST:
          description: "Set this bit to reset Ethernet MAC module. Clear the bit to release Ethernet MAC module."
          bitOffset: 7
          bitWidth: 1
        SDIO_HOST_RST:
          description: "Set this bit to reset SD/MMC module. Clear the bit to release SD/MMC module."
          bitOffset: 6
          bitWidth: 1
        SDIO_RST:
          description: "Set this bit to reset SDIO module. Clear the bit to release SDIO module."
          bitOffset: 5
          bitWidth: 1
        MAC_RST:
          description: "Set this bit to reset MAC module. Clear the bit to release MAC module."
          bitOffset: 2
          bitWidth: 1
    CORE_0_INTR_MAP%s:
      addressOffset: 0x104
      dim: 69 # last register is at 0x214
      dimIncrement: 4
      access: read-write
      size: 32
      reset-value: 16
    CORE_1_INTR_MAP%s:
      addressOffset: 0x218
      dim: 69 # last register is at 0x328
      dimIncrement: 4
      access: read-write
      size: 32
      reset-value: 16

  AHBLITE_MPU_TABLE_BB:
    _strip:
      - BB_

  _derive:
    AHBLITE_MPU_TABLE_BT:
      _from: AHBLITE_MPU_TABLE_BB
    AHBLITE_MPU_TABLE_[^B]*:
      _from: AHBLITE_MPU_TABLE_BB

  PERIP_CLK_EN:
    _modify:
      I2C0_EXT0_CLK_EN:
        name: I2C_EXT0_CLK_EN
  PERIP_RST_EN:
    _modify:
      I2C0_EXT0_RST:
        name: I2C_EXT0_RST
  PERI_CLK_EN:
    _delete:
      PERI_CLK_EN
    _add:
      CRYPTO_AES_CLK_EN:
        bitOffset: 0
        bitWidth: 1
        access: read-write
      CRYPTO_SHA_CLK_EN:
        bitOffset: 1
        bitWidth: 1
        access: read-write
      CRYPTO_RSA_CLK_EN:
        bitOffset: 2
        bitWidth: 1
        access: read-write
  PERI_RST_EN:
    _delete:
      PERI_RST_EN
    _add:
      CRYPTO_AES_RST:
        description: "Set the bit to reset AES module. Clear the bit to release AES module."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      CRYPTO_SHA_RST:
        description: "Set the bit to reset SHA module. Clear the bit to release SHA module."
        bitOffset: 1
        bitWidth: 1
        access: read-write
      CRYPTO_RSA_RST:
        description: "Set the bit to reset RSA module. Clear the bit to release RSA module."
        bitOffset: 2
        bitWidth: 1
        access: read-write

  _array:
    PRO_INTR_STATUS_*:
      name: CORE_0_INTR_STATUS%s
    APP_INTR_STATUS_*:
      name: CORE_1_INTR_STATUS%s
    DMMU_TABLE*: {}
    IMMU_TABLE*: {}
    SHROM_MPU_TABLE*: {}
    PRO_CACHE_LOCK_?_ADDR:
      name: PRO_CACHE_LOCK_ADDR%s
    APP_CACHE_LOCK_?_ADDR:
      name: APP_CACHE_LOCK_ADDR%s

  _include: ../../../common_patches/sw_interrupts.yaml
