<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='547' type='3'/>
<doc f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='547'>// 3</doc>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='77' u='r' c='_ZL19getSubregIndexByEVTN4llvm3EVTEj'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='79' u='r' c='_ZL19getSubregIndexByEVTN4llvm3EVTEj'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp' l='117' u='r' c='_ZL13createM1TupleRN4llvm12SelectionDAGENS_8ArrayRefINS_7SDValueEEEj'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMCInstLower.cpp' l='179' u='r' c='_ZL31lowerRISCVVMachineInstrToMCInstPKN4llvm12MachineInstrERNS_6MCInstE'/>
