# vernier-ring-oscillator-tdc
Vernier Ring Oscillator Time to Digital Converter (Non synthesizable simulational VHDL model)

resolution = slow clock T - fast clock T

START - STOP time difference = count x resolution
