module id_ex_reg (
    input         clk, reset, flush,
    input  [31:0] pc_in,
    input  [31:0] rd1_in, rd2_in,
    input  [31:0] imm_in,
    input  [4:0]  rs1_in, rs2_in, rd_in,
    input         reg_write_in, mem_write_in, mem_read_in,
    input         mem_to_reg_in, alu_src_in, branch_in, jump_in,
    input  [3:0]  alu_ctrl_in,

    output reg [31:0] pc_out,
    output reg [31:0] rd1_out, rd2_out,
    output reg [31:0] imm_out,
    output reg [4:0]  rs1_out, rs2_out, rd_out,
    output reg        reg_write_out, mem_write_out, mem_read_out,
    output reg        mem_to_reg_out, alu_src_out, branch_out, jump_out,
    output reg [3:0]  alu_ctrl_out
);
    always @(posedge clk or posedge reset) begin
        if (reset || flush) begin
            pc_out        <= 0; rd1_out      <= 0;
            rd2_out       <= 0; imm_out      <= 0;
            rs1_out       <= 0; rs2_out      <= 0;
            rd_out        <= 0; reg_write_out <= 0;
            mem_write_out <= 0; mem_read_out  <= 0;
            mem_to_reg_out<= 0; alu_src_out  <= 0;
            branch_out    <= 0; jump_out     <= 0;
            alu_ctrl_out  <= 0;
        end else begin
            pc_out        <= pc_in;
            rd1_out       <= rd1_in;
            rd2_out       <= rd2_in;
            imm_out       <= imm_in;
            rs1_out       <= rs1_in;
            rs2_out       <= rs2_in;
            rd_out        <= rd_in;
            reg_write_out <= reg_write_in;
            mem_write_out <= mem_write_in;
            mem_read_out  <= mem_read_in;
            mem_to_reg_out<= mem_to_reg_in;
            alu_src_out   <= alu_src_in;
            branch_out    <= branch_in;
            jump_out      <= jump_in;
            alu_ctrl_out  <= alu_ctrl_in;
        end
    end
endmodule