#contributor : Aaron , generated by script from template provided by Xilinx
#name : V4_STARTUP_VIRTEX4
#key:V4_STARTUP_VIRTEX4
# --

STARTUP_VIRTEX4 U_STARTUP_VIRTEX4 (
   .EOS(EOS), // End Of Startup 1-bit output
   .CLK(CLK), // Clock input for start-up sequence
   .GSR(GSR_PORT), // Global Set/Reset input (GSR can not be used as a port name)
   .GTS(GTS_PORT), // Global 3-state input (GTS can not be used as a port name)
   .USRCCLKO(USRCCLKO), // USERCLK0 1-bit input
   .USRCCLKTS(USRCCLKTS), // USERCLKTS 1-bit input 
   .USRDONEO(USRDONEO), // USRDONE0 1-bit input
   .USRDONETS(USRDONETS) // USRDONETS 1-bit input
);

