// Seed: 879451859
module module_0;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri0 id_8,
    output logic id_9,
    output logic id_10
);
  always begin : LABEL_0
    `define pp_12 0
    wait (id_8);
    id_10 = id_2;
  end
  assign id_10 = 1'd0;
  module_0 modCall_1 ();
  final
    #1 begin : LABEL_1
      id_9 <= 1'b0;
    end
endmodule
