{"vcs1":{"timestamp_begin":1737449842.605642975, "rt":0.21, "ut":0.09, "st":0.08}}
{"vcselab":{"timestamp_begin":1737449842.889496260, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1737449843.195604939, "rt":0.12, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737449842.359282729}
{"VCS_COMP_START_TIME": 1737449842.359282729}
{"VCS_COMP_END_TIME": 1737449843.381437908}
{"VCS_USER_OPTIONS": "-sverilog mem_intf.sv memory.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265200}}
{"vcselab": {"peak_mem": 150360}}
