

================================================================
== Vitis HLS Report for 'hyst'
================================================================
* Date:           Sun Dec 10 20:58:48 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.739 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    66817|    66817| 0.167 ms | 0.167 ms |  66818|  66818|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1   |    66816|    66816|       261|          -|          -|   256|    no    |
        | + VITIS_LOOP_27_2  |      258|      258|         4|          1|          1|   256|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "%br_ln26 = br void" [../src/hyst.cpp:26]   --->   Operation 13 'br' 'br_ln26' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%yi = phi i9 %add_ln26, void, i9, void" [../src/hyst.cpp:26]   --->   Operation 14 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln26 = icmp_eq  i9 %yi, i9" [../src/hyst.cpp:26]   --->   Operation 15 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln26 = add i9 %yi, i9" [../src/hyst.cpp:26]   --->   Operation 17 'add' 'add_ln26' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void" [../src/hyst.cpp:26]   --->   Operation 18 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hyst.cpp:26]   --->   Operation 19 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_6 = trunc i9 %yi" [../src/hyst.cpp:26]   --->   Operation 20 'trunc' 'empty_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_6, i8" [../src/hyst.cpp:26]   --->   Operation 21 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.60ns)   --->   "%br_ln27 = br void %bb8" [../src/hyst.cpp:27]   --->   Operation 22 'br' 'br_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.60>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../src/hyst.cpp:48]   --->   Operation 23 'ret' 'ret_ln48' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%xi = phi i9, void %.split, i9 %add_ln27, void %bb8.split_ifconv" [../src/hyst.cpp:27]   --->   Operation 24 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %xi" [../src/hyst.cpp:27]   --->   Operation 25 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln27 = icmp_eq  i9 %xi, i9" [../src/hyst.cpp:27]   --->   Operation 26 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 27 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.71ns)   --->   "%add_ln27 = add i9 %xi, i9" [../src/hyst.cpp:27]   --->   Operation 28 'add' 'add_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %bb8.split_ifconv, void" [../src/hyst.cpp:27]   --->   Operation 29 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln34 = add i16 %tmp_1, i16 %zext_ln27" [../src/hyst.cpp:34]   --->   Operation 30 'add' 'add_ln34' <Predicate = (!icmp_ln27)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i16 %add_ln34" [../src/hyst.cpp:34]   --->   Operation 31 'zext' 'zext_ln34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i8 %data, i64, i64 %zext_ln34" [../src/hyst.cpp:34]   --->   Operation 32 'getelementptr' 'data_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (1.15ns)   --->   "%data_load = load i16 %data_addr" [../src/hyst.cpp:34]   --->   Operation 33 'load' 'data_load' <Predicate = (!icmp_ln27)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 34 [1/2] (1.15ns)   --->   "%data_load = load i16 %data_addr" [../src/hyst.cpp:34]   --->   Operation 34 'load' 'data_load' <Predicate = (!icmp_ln27)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln39 = icmp_ugt  i8 %data_load, i8" [../src/hyst.cpp:39]   --->   Operation 35 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.43>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [../src/hyst.cpp:27]   --->   Operation 36 'specpipeline' 'specpipeline_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hyst.cpp:27]   --->   Operation 37 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln45 = select i1 %icmp_ln39, i8, i8" [../src/hyst.cpp:45]   --->   Operation 38 'select' 'select_ln45' <Predicate = (!icmp_ln27)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i64, i64 %zext_ln34" [../src/hyst.cpp:45]   --->   Operation 39 'getelementptr' 'out_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (1.15ns)   --->   "%store_ln45 = store i8 %select_ln45, i16 %out_addr" [../src/hyst.cpp:45]   --->   Operation 40 'store' 'store_ln45' <Predicate = (!icmp_ln27)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb8"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.675ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('yi', ../src/hyst.cpp:26) with incoming values : ('add_ln26', ../src/hyst.cpp:26) [10]  (0.603 ns)

 <State 2>: 0.715ns
The critical path consists of the following:
	'phi' operation ('yi', ../src/hyst.cpp:26) with incoming values : ('add_ln26', ../src/hyst.cpp:26) [10]  (0 ns)
	'add' operation ('add_ln26', ../src/hyst.cpp:26) [13]  (0.715 ns)

 <State 3>: 0.785ns
The critical path consists of the following:
	'phi' operation ('xi', ../src/hyst.cpp:27) with incoming values : ('add_ln27', ../src/hyst.cpp:27) [21]  (0 ns)
	'add' operation ('add_ln34', ../src/hyst.cpp:34) [30]  (0.785 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr', ../src/hyst.cpp:34) [32]  (0 ns)
	'load' operation ('data_load', ../src/hyst.cpp:34) on array 'data' [33]  (1.16 ns)

 <State 5>: 1.74ns
The critical path consists of the following:
	'load' operation ('data_load', ../src/hyst.cpp:34) on array 'data' [33]  (1.16 ns)
	'icmp' operation ('icmp_ln39', ../src/hyst.cpp:39) [34]  (0.581 ns)

 <State 6>: 1.44ns
The critical path consists of the following:
	'select' operation ('select_ln45', ../src/hyst.cpp:45) [35]  (0.278 ns)
	'store' operation ('store_ln45', ../src/hyst.cpp:45) of variable 'select_ln45', ../src/hyst.cpp:45 on array 'out_r' [37]  (1.16 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
