  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xilinx_fpga_class/hls/lab3/dct_test.c' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab3/dct_test.c' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xilinx_fpga_class/hls/lab3/in.dat' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab3/in.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=E:/robot/project/xilinx_fpga_class/hls/lab3/out.golden.dat' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab3/out.golden.dat' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=dct' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.443 seconds; current allocated memory: 162.488 MB.
INFO: [HLS 200-10] Analyzing design file 'E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.156 seconds; current allocated memory: 165.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 244 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 259 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 494 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 382 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 386 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab3/prj/dct_solution6/dct_solution6/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'dct_2d', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:52:0)
INFO: [HLS 214-131] Inlining function 'dct_2d' into 'dct' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:128:4)
INFO: [HLS 214-291] Loop 'DCT_Inner_Loop' is marked as complete unroll implied by the pipeline pragma (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42:7)
INFO: [HLS 214-186] Unrolling loop 'DCT_Inner_Loop' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:42:7) in function 'dct_1d' completely with a factor of 8 (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:31:0)
INFO: [HLS 214-248] Applying array_partition to 'col_inbuf.i': Complete partitioning on dimension 2. (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55:33)
INFO: [HLS 214-248] Applying array_partition to 'buf_2d_in': Complete partitioning on dimension 2. (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121:8)
INFO: [HLS 214-449] Automatically partitioning array 'dct_1d.dct_coeff_table' dimension 2 completely based on constant index. (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:34:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'dct_1d.dct_coeff_table' due to pipeline pragma (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:40:9)
INFO: [HLS 214-248] Applying array_partition to 'dct_1d.dct_coeff_table': Complete partitioning on dimension 2. (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:34:0)
INFO: [HLS 214-455] Changing loop 'Loop_Row_DCT_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61:4) to a process function for dataflow in function 'dct' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61:4)
INFO: [HLS 214-455] Changing loop 'Loop_Xpose_Row_Outer_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66:4) to a process function for dataflow in function 'dct' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66:4)
INFO: [HLS 214-455] Changing loop 'Loop_Col_DCT_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75:4) to a process function for dataflow in function 'dct' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75:4)
INFO: [HLS 214-455] Changing loop 'Loop_Xpose_Col_Outer_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80:4) to a process function for dataflow in function 'dct' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.19 seconds; current allocated memory: 167.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 167.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 171.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dct_1d' into 'Loop_Row_DCT_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_1d' into 'Loop_Col_DCT_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 173.816 MB.
INFO: [XFORM 203-602] Inlining function 'dct_1d' into 'Loop_Row_DCT_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:62) automatically.
INFO: [XFORM 203-602] Inlining function 'dct_1d' into 'Loop_Col_DCT_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:76) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'dct' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54:1), detected/extracted 6 process function(s): 
	 'read_data'
	 'Loop_Row_DCT_Loop_proc'
	 'Loop_Xpose_Row_Outer_Loop_proc'
	 'Loop_Col_DCT_Loop_proc'
	 'Loop_Xpose_Col_Outer_Loop_proc'
	 'write_data'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_Row_DCT_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32:4)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_Col_DCT_Loop_proc' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:32:4)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.605 seconds; current allocated memory: 195.398 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'WR_Loop_Row'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108:4) and 'WR_Loop_Col'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:110:7) in function 'write_data' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'RD_Loop_Row'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94:4) and 'RD_Loop_Col'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:96:7) in function 'read_data' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Xpose_Row_Outer_Loop'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66:4) and 'Xpose_Row_Inner_Loop'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:69:7) in function 'Loop_Xpose_Row_Outer_Loop_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Xpose_Col_Outer_Loop'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80:4) and 'Xpose_Col_Inner_Loop'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83:7) in function 'Loop_Xpose_Col_Outer_Loop_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Row_DCT_Loop'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61:4) and 'DCT_Outer_Loop'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39:4) in function 'Loop_Row_DCT_Loop_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Col_DCT_Loop'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75:4) and 'DCT_Outer_Loop'(E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39:4) in function 'Loop_Col_DCT_Loop_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'WR_Loop_Row' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108:4) in function 'write_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'RD_Loop_Row' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94:4) in function 'read_data'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Row_Outer_Loop' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66:4) in function 'Loop_Xpose_Row_Outer_Loop_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Xpose_Col_Outer_Loop' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80:4) in function 'Loop_Xpose_Col_Outer_Loop_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_DCT_Loop' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61:4) in function 'Loop_Row_DCT_Loop_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_DCT_Loop' (E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75:4) in function 'Loop_Col_DCT_Loop_proc'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 240.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dct' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'RD_Loop_Row_RD_Loop_Col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.601 seconds; current allocated memory: 244.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 245.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Row_DCT_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Row_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Row_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 246.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 246.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Xpose_Row_Outer_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 247.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 247.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Col_DCT_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Col_DCT_Loop_DCT_Outer_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'Col_DCT_Loop_DCT_Outer_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.488 seconds; current allocated memory: 248.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 248.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_Xpose_Col_Outer_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 248.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 248.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WR_Loop_Row_WR_Loop_Col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 249.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 249.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 249.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 249.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data' pipeline 'RD_Loop_Row_RD_Loop_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 251.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Row_DCT_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_Row_DCT_Loop_proc' pipeline 'Row_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_29_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Row_DCT_Loop_proc'.
INFO: [RTMG 210-279] Implementing memory 'dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_02_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_35_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_46_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_57_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_68_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dct_Loop_Row_DCT_Loop_proc_dct_1d_dct_coeff_table_79_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 255.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Xpose_Row_Outer_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_Xpose_Row_Outer_Loop_proc' pipeline 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Xpose_Row_Outer_Loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 257.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Col_DCT_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_Col_DCT_Loop_proc' pipeline 'Col_DCT_Loop_DCT_Outer_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_13ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15s_29s_29_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15s_29_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Col_DCT_Loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 259.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_Xpose_Col_Outer_Loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_Xpose_Col_Outer_Loop_proc' pipeline 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_Xpose_Col_Outer_Loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 262.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_data' pipeline 'WR_Loop_Row_WR_Loop_Col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 263.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dct' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process read_data is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'dct'.
INFO: [HLS 200-741] Implementing PIPO dct_row_outbuf_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'dct_row_outbuf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO dct_col_inbuf_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'dct_col_inbuf_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 266.047 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.875 seconds; current allocated memory: 270.016 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 274.285 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dct.
INFO: [VLOG 209-307] Generating Verilog RTL for dct.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.95 MHz
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.037 seconds; peak allocated memory: 274.836 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 30s
