xst -intstyle ise -ifn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.xst" -ofn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s500e-fg320-4 "Shift_Register.ngc" Shift_Register.ngd  
map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off -c 100 -o Shift_Register_map.ncd Shift_Register.ngd Shift_Register.pcf 
par -w -intstyle ise -ol high -t 1 Shift_Register_map.ncd Shift_Register.ncd Shift_Register.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Shift_Register.twx Shift_Register.ncd -o Shift_Register.twr Shift_Register.pcf 
xst -intstyle ise -ifn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.xst" -ofn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.syr" 
xst -intstyle ise -ifn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.xst" -ofn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.syr" 
xst -intstyle ise -ifn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.xst" -ofn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.syr" 
xst -intstyle ise -ifn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.xst" -ofn "D:/cd/TT FPGA/project/tuan 5/shift_register_4b_SISO_using_syn_design/Shift_Register.syr" 
