Added support for simulating top-level VHDL configurations.
