Gnucap : The Gnu Circuit Analysis Package.
Copyright 1982-2025, Albert Davis
          2020-2025, Felix Salfelder
The development of Gnucap is funded by NLnet with support from the EC.
Gnucap comes with ABSOLUTELY NO WARRANTY. This is free software,
and you are welcome to redistribute it under the terms of the GNU
General Public License version 3 or later. See "COPYING" for details.
main version: modelgen 2025.12.18
core-lib version: modelgen 2025.12.18
default plugins: modelgen 2025.12.18
param: already installed, replacing
stashing as param:0
parameters: already installed, replacing
stashing as parameters:0
parameter: already installed, replacing
stashing as parameter:0
logic: already installed, replacing
stashing as logic:0
spice: already installed, replacing
stashing as spice:0
acs: already installed, replacing
stashing as acs:0
;: already installed, replacing
stashing as ;:0
#: already installed, replacing
stashing as #:0
*: already installed, replacing
stashing as *:0
': already installed, replacing
stashing as ':0
": already installed, replacing
stashing as ":0
dev_comment: already installed, replacing
stashing as dev_comment:0
.model: already installed, replacing
stashing as .model:0
.subckt: already installed, replacing
stashing as .subckt:0
.macro: already installed, replacing
stashing as .macro:0
.lib: already installed, replacing
stashing as .lib:0
lib: already installed, replacing
stashing as lib:0
.include: already installed, replacing
stashing as .include:0
.merge: already installed, replacing
stashing as .merge:0
merge: already installed, replacing
stashing as merge:0
<: already installed, replacing
stashing as <:0
.get: already installed, replacing
stashing as .get:0
get: already installed, replacing
stashing as get:0
.build: already installed, replacing
stashing as .build:0
build: already installed, replacing
stashing as build:0
spice: already installed, replacing
stashing as spice:0
`spice: already installed, replacing
stashing as `spice:0
acs: already installed, replacing
stashing as acs:0
.endc: already installed, replacing
stashing as .endc:0
.control: already installed, replacing
stashing as .control:0
verilog: already installed, replacing
stashing as verilog:0
paramset: already installed, replacing
stashing as paramset:0
module: already installed, replacing
stashing as module:0
macromodule: already installed, replacing
stashing as macromodule:0
verilog: already installed, replacing
stashing as verilog:0
quit: already installed, replacing
stashing as quit:0
exit: already installed, replacing
stashing as exit:0
detach_all: already installed, replacing
stashing as detach_all:0
paramset NMOS PSP104VA;
  parameter real l=1.0u;
  parameter real w=1.0u;
  parameter integer nf=1;
  parameter real ad=1.0e-12;
  parameter real pd=1.0e-6;
  parameter real as=1.0e-12;
  parameter real ps=1.0e-6;
  parameter real sa=0.0;
  parameter real sb=0.0;
  parameter real sd=0.0;
 .TYPE=1; .L=l; .W=w; .NF=nf; .AD=ad; .PD=pd; .AS=as; .PS=ps; .SA=sa; .SB=sb; .SD=sd;
endparamset

paramset PMOS PSP104VA;
  parameter real l=1.0u;
  parameter real w=1.0u;
  parameter integer nf=1;
  parameter real ad=1.0e-12;
  parameter real pd=1.0e-6;
  parameter real as=1.0e-12;
  parameter real ps=1.0e-6;
  parameter real sa=0.0;
  parameter real sb=0.0;
  parameter real sd=0.0;
 .TYPE=(- 1); .L=l; .W=w; .NF=nf; .AD=ad; .PD=pd; .AS=as; .PS=ps; .SA=sa; .SB=sb; .SD=sd;
endparamset

parameter real L=0.09u; // MOSFET length 
parameter real WN=10.0u; // NMOS width 
parameter real WP=20.0u; // PMOS width 
parameter real VNOM=1.2; // Nominal supply (V) 
// Common drain amplifier
module cd_stage (.in(in),.out(out),.vdd(vdd),.gnd(gnd));
  parameter real W=10u;
  parameter real L=0.09u;
  parameter real RIN=100k;
  parameter real RLOAD=1k;
      input in, vdd, gnd;
      output out;
      electrical in, out, vdd, gnd;
  NMOS #(.w(W),.l(L)) N1 (.d(vdd),.g(g),.s(out),.b(gnd));
  resistor #(.r(RIN)) Rin (in, g);
  resistor #(.r(RLOAD)) Rload (out, gnd);
endmodule // cd_stage

//* Enable verilog mode
ground gnd;
cd_stage #(.W(WN),.L(L)) amp (in, out, vdd, gnd);
vsource #(.dc(VNOM)) Vdd (.p(vdd),.n(gnd));
vsine #(.dc(0.4*VNOM),.mag(0.05*VNOM)) Vin (.p(in),.n(gnd));
#            
 0.          
#Freq         vdb(in)      vdb(out)     iter(0)     
 100.        -24.43697    -30.78856     0.          
 125.8925    -24.43697    -30.78856     0.          
 158.4893    -24.43697    -30.78856     0.          
 199.5262    -24.43697    -30.78856     0.          
 251.1886    -24.43697    -30.78856     0.          
 316.2278    -24.43697    -30.78856     0.          
 398.1072    -24.43697    -30.78856     0.          
 501.1872    -24.43697    -30.78856     0.          
 630.9573    -24.43697    -30.78856     0.          
 794.3282    -24.43697    -30.78856     0.          
 1.E+3       -24.43697    -30.78856     0.          
 1.258925E+3 -24.43697    -30.78856     0.          
 1.584893E+3 -24.43697    -30.78856     0.          
 1.995262E+3 -24.43697    -30.78856     0.          
 2.511886E+3 -24.43697    -30.78856     0.          
 3.162278E+3 -24.43697    -30.78856     0.          
 3.981072E+3 -24.43697    -30.78856     0.          
 5.011872E+3 -24.43697    -30.78856     0.          
 6.309573E+3 -24.43697    -30.78856     0.          
 7.943282E+3 -24.43697    -30.78856     0.          
 10.E+3      -24.43697    -30.78856     0.          
 12.58925E+3 -24.43697    -30.78856     0.          
 15.84893E+3 -24.43697    -30.78856     0.          
 19.95262E+3 -24.43697    -30.78856     0.          
 25.11886E+3 -24.43697    -30.78856     0.          
 31.62278E+3 -24.43697    -30.78856     0.          
 39.81072E+3 -24.43697    -30.78856     0.          
 50.11872E+3 -24.43697    -30.78857     0.          
 63.09573E+3 -24.43697    -30.78857     0.          
 79.43282E+3 -24.43697    -30.78857     0.          
 100.E+3     -24.43697    -30.78857     0.          
 125.8925E+3 -24.43697    -30.78858     0.          
 158.4893E+3 -24.43697    -30.78859     0.          
 199.5262E+3 -24.43697    -30.78861     0.          
 251.1886E+3 -24.43697    -30.78863     0.          
 316.2278E+3 -24.43697    -30.78868     0.          
 398.1072E+3 -24.43697    -30.78874     0.          
 501.1872E+3 -24.43697    -30.78885     0.          
 630.9573E+3 -24.43697    -30.78902     0.          
 794.3282E+3 -24.43697    -30.78928     0.          
 1.E+6       -24.43697    -30.7897      0.          
 1.258925E+6 -24.43697    -30.79036     0.          
 1.584893E+6 -24.43697    -30.79142     0.          
 1.995262E+6 -24.43697    -30.79309     0.          
 2.511886E+6 -24.43697    -30.79573     0.          
 3.162278E+6 -24.43697    -30.79992     0.          
 3.981072E+6 -24.43697    -30.80655     0.          
 5.011872E+6 -24.43697    -30.81703     0.          
 6.309573E+6 -24.43697    -30.8336      0.          
 7.943282E+6 -24.43697    -30.85973     0.          
 10.E+6      -24.43697    -30.90082     0.          
 12.58925E+6 -24.43697    -30.96515     0.          
 15.84893E+6 -24.43697    -31.0652      0.          
 19.95262E+6 -24.43697    -31.2192      0.          
 25.11886E+6 -24.43697    -31.4526      0.          
 31.62278E+6 -24.43697    -31.7986      0.          
 39.81072E+6 -24.43697    -32.29608     0.          
 50.11872E+6 -24.43697    -32.98362     0.          
 63.09573E+6 -24.43697    -33.88992     0.          
 79.43282E+6 -24.43697    -35.02433     0.          
 100.E+6     -24.43697    -36.3735      0.          
 125.8925E+6 -24.43697    -37.90612     0.          
 158.4893E+6 -24.43697    -39.58289     0.          
 199.5262E+6 -24.43697    -41.36557     0.          
 251.1886E+6 -24.43697    -43.2222      0.          
 316.2278E+6 -24.43697    -45.12853     0.          
 398.1072E+6 -24.43697    -47.06725     0.          
 501.1872E+6 -24.43697    -49.02632     0.          
 630.9573E+6 -24.43697    -50.99743     0.          
 794.3282E+6 -24.43697    -52.97454     0.          
 1.E+9       -24.43697    -54.95282     0.          
Gnucap   System status
iterations: op=0, dc=7, tran=0, fourier=0, total=78
transient timesteps: accepted=0, rejected=0, total=0
nodes: user=3, subckt=1, model=16, total=20
dctran density=40.0%, ac density=40.0%
