Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e15f3d46b1f3470bb6282b72e3ea7fd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_module_rca_8bits_behav xil_defaultlib.tb_module_rca_8bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.module_full_adder_1bit
Compiling module xil_defaultlib.module_rca_8bits_default
Compiling module xil_defaultlib.tb_module_rca_8bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_module_rca_8bits_behav
