#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000196adb83880 .scope module, "serial_tb" "serial_tb" 2 2;
 .timescale -9 -9;
v00000196adbe9960_0 .net "busy", 0 0, L_00000196adb8df00;  1 drivers
v00000196adbe95a0_0 .net "db_clock", 0 0, L_00000196adb8e1a0;  1 drivers
v00000196adbe9a00_0 .net "done", 0 0, L_00000196adb8d720;  1 drivers
v00000196adbe9e60_0 .var "enable", 0 0;
v00000196adbe9fa0_0 .var "fpga_clock", 0 0;
v00000196adbe9aa0_0 .net "tx", 0 0, v00000196adb76870_0;  1 drivers
S_00000196adb2daf0 .scope module, "uut" "serial" 2 11, 3 1 0, S_00000196adb83880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "fpga_clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 1 "tx";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "db_clock";
L_00000196adb8e1a0 .functor BUFZ 1, v00000196adbe9fa0_0, C4<0>, C4<0>, C4<0>;
v00000196adb740e0_0 .net "busy", 0 0, L_00000196adb8df00;  alias, 1 drivers
v00000196adb74180_0 .net "db_clock", 0 0, L_00000196adb8e1a0;  alias, 1 drivers
v00000196adbe98c0_0 .net "done", 0 0, L_00000196adb8d720;  alias, 1 drivers
v00000196adbe9be0_0 .net "enable", 0 0, v00000196adbe9e60_0;  1 drivers
v00000196adbe9820_0 .net "fpga_clock", 0 0, v00000196adbe9fa0_0;  1 drivers
v00000196adbe9780_0 .net "tx", 0 0, v00000196adb76870_0;  alias, 1 drivers
S_00000196adb2dc80 .scope module, "UART_TX_INST" "uart_tx" 3 13, 4 14 0, S_00000196adb2daf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Tx_DV";
    .port_info 2 /INPUT 8 "i_Tx_Byte";
    .port_info 3 /OUTPUT 1 "o_Tx_Active";
    .port_info 4 /OUTPUT 1 "o_Tx_Serial";
    .port_info 5 /OUTPUT 1 "o_Tx_Done";
P_00000196adb2de10 .param/l "CLKS_PER_BIT" 0 4 15, +C4<00000000000000000001010001011000>;
P_00000196adb2de48 .param/l "s_CLEANUP" 0 4 29, C4<100>;
P_00000196adb2de80 .param/l "s_IDLE" 0 4 25, C4<000>;
P_00000196adb2deb8 .param/l "s_TX_DATA_BITS" 0 4 27, C4<010>;
P_00000196adb2def0 .param/l "s_TX_START_BIT" 0 4 26, C4<001>;
P_00000196adb2df28 .param/l "s_TX_STOP_BIT" 0 4 28, C4<011>;
L_00000196adb8df00 .functor BUFZ 1, v00000196adb73f00_0, C4<0>, C4<0>, C4<0>;
L_00000196adb8d720 .functor BUFZ 1, v00000196adb74040_0, C4<0>, C4<0>, C4<0>;
v00000196adb765f0_0 .net "i_Clock", 0 0, v00000196adbe9fa0_0;  alias, 1 drivers
L_00000196adc30088 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v00000196adb26fc0_0 .net "i_Tx_Byte", 7 0, L_00000196adc30088;  1 drivers
v00000196adb76690_0 .net "i_Tx_DV", 0 0, v00000196adbe9e60_0;  alias, 1 drivers
v00000196adb76730_0 .net "o_Tx_Active", 0 0, L_00000196adb8df00;  alias, 1 drivers
v00000196adb767d0_0 .net "o_Tx_Done", 0 0, L_00000196adb8d720;  alias, 1 drivers
v00000196adb76870_0 .var "o_Tx_Serial", 0 0;
v00000196adb76910_0 .var "r_Bit_Index", 2 0;
v00000196adb769b0_0 .var "r_Clock_Count", 12 0;
v00000196adb73e60_0 .var "r_SM_Main", 2 0;
v00000196adb73f00_0 .var "r_Tx_Active", 0 0;
v00000196adb73fa0_0 .var "r_Tx_Data", 7 0;
v00000196adb74040_0 .var "r_Tx_Done", 0 0;
E_00000196adb6d600 .event posedge, v00000196adb765f0_0;
S_00000196adb83a10 .scope module, "uart_rx" "uart_rx" 5 14;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Rx_Serial";
    .port_info 2 /OUTPUT 1 "o_Rx_DV";
    .port_info 3 /OUTPUT 8 "o_Rx_Byte";
P_00000196adb83ba0 .param/l "CLKS_PER_BIT" 0 5 15, +C4<00000000000000000000000001010111>;
P_00000196adb83bd8 .param/l "s_CLEANUP" 0 5 27, C4<100>;
P_00000196adb83c10 .param/l "s_IDLE" 0 5 23, C4<000>;
P_00000196adb83c48 .param/l "s_RX_DATA_BITS" 0 5 25, C4<010>;
P_00000196adb83c80 .param/l "s_RX_START_BIT" 0 5 24, C4<001>;
P_00000196adb83cb8 .param/l "s_RX_STOP_BIT" 0 5 26, C4<011>;
L_00000196adb8d8e0 .functor BUFZ 1, v00000196adbe96e0_0, C4<0>, C4<0>, C4<0>;
L_00000196adb8d950 .functor BUFZ 8, v00000196adbe9dc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
o00000196adb97418 .functor BUFZ 1, C4<z>; HiZ drive
v00000196adbe9500_0 .net "i_Clock", 0 0, o00000196adb97418;  0 drivers
o00000196adb97448 .functor BUFZ 1, C4<z>; HiZ drive
v00000196adbe91e0_0 .net "i_Rx_Serial", 0 0, o00000196adb97448;  0 drivers
v00000196adbe90a0_0 .net "o_Rx_Byte", 7 0, L_00000196adb8d950;  1 drivers
v00000196adbe9b40_0 .net "o_Rx_DV", 0 0, L_00000196adb8d8e0;  1 drivers
v00000196adbe9c80_0 .var "r_Bit_Index", 2 0;
v00000196adbe9d20_0 .var "r_Clock_Count", 7 0;
v00000196adbe9dc0_0 .var "r_Rx_Byte", 7 0;
v00000196adbe96e0_0 .var "r_Rx_DV", 0 0;
v00000196adbe9f00_0 .var "r_Rx_Data", 0 0;
v00000196adbe9320_0 .var "r_Rx_Data_R", 0 0;
v00000196adbe9280_0 .var "r_SM_Main", 2 0;
E_00000196adb6ca80 .event posedge, v00000196adbe9500_0;
    .scope S_00000196adb2dc80;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000196adb73e60_0, 0, 3;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v00000196adb769b0_0, 0, 13;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000196adb76910_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000196adb73fa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196adb74040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196adb73f00_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000196adb2dc80;
T_1 ;
    %wait E_00000196adb6d600;
    %load/vec4 v00000196adb73e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000196adb76870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000196adb74040_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000196adb769b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adb76910_0, 0;
    %load/vec4 v00000196adb76690_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000196adb73f00_0, 0;
    %load/vec4 v00000196adb26fc0_0;
    %assign/vec4 v00000196adb73fa0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000196adb76870_0, 0;
    %load/vec4 v00000196adb769b0_0;
    %pad/u 32;
    %cmpi/u 5207, 0, 32;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v00000196adb769b0_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000196adb769b0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000196adb769b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
T_1.10 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000196adb73fa0_0;
    %load/vec4 v00000196adb76910_0;
    %part/u 1;
    %assign/vec4 v00000196adb76870_0, 0;
    %load/vec4 v00000196adb769b0_0;
    %pad/u 32;
    %cmpi/u 5207, 0, 32;
    %jmp/0xz  T_1.11, 5;
    %load/vec4 v00000196adb769b0_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000196adb769b0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000196adb769b0_0, 0;
    %load/vec4 v00000196adb76910_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.13, 5;
    %load/vec4 v00000196adb76910_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000196adb76910_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adb76910_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
T_1.14 ;
T_1.12 ;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000196adb76870_0, 0;
    %load/vec4 v00000196adb769b0_0;
    %pad/u 32;
    %cmpi/u 5207, 0, 32;
    %jmp/0xz  T_1.15, 5;
    %load/vec4 v00000196adb769b0_0;
    %addi 1, 0, 13;
    %assign/vec4 v00000196adb769b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000196adb74040_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v00000196adb769b0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000196adb73f00_0, 0;
T_1.16 ;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000196adb74040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adb73e60_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000196adb83880;
T_2 ;
    %delay 5, 0;
    %load/vec4 v00000196adbe9fa0_0;
    %nor/r;
    %store/vec4 v00000196adbe9fa0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000196adb83880;
T_3 ;
    %vpi_call 2 25 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000101, S_00000196adb83880 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196adbe9fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196adbe9e60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196adbe9e60_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000196adb83a10;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196adbe9320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196adbe9f00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000196adbe9d20_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000196adbe9c80_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000196adbe9dc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196adbe96e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000196adbe9280_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_00000196adb83a10;
T_5 ;
    %wait E_00000196adb6ca80;
    %load/vec4 v00000196adbe91e0_0;
    %assign/vec4 v00000196adbe9320_0, 0;
    %load/vec4 v00000196adbe9320_0;
    %assign/vec4 v00000196adbe9f00_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000196adb83a10;
T_6 ;
    %wait E_00000196adb6ca80;
    %load/vec4 v00000196adbe9280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000196adbe96e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000196adbe9d20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adbe9c80_0, 0;
    %load/vec4 v00000196adbe9f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
T_6.8 ;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v00000196adbe9d20_0;
    %pad/u 32;
    %cmpi/e 43, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v00000196adbe9f00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000196adbe9d20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
T_6.12 ;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v00000196adbe9d20_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000196adbe9d20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
T_6.10 ;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v00000196adbe9d20_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_6.13, 5;
    %load/vec4 v00000196adbe9d20_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000196adbe9d20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000196adbe9d20_0, 0;
    %load/vec4 v00000196adbe9f00_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v00000196adbe9c80_0;
    %assign/vec4/off/d v00000196adbe9dc0_0, 4, 5;
    %load/vec4 v00000196adbe9c80_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.15, 5;
    %load/vec4 v00000196adbe9c80_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000196adbe9c80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adbe9c80_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
T_6.16 ;
T_6.14 ;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v00000196adbe9d20_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_6.17, 5;
    %load/vec4 v00000196adbe9d20_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000196adbe9d20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000196adbe96e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000196adbe9d20_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
T_6.18 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000196adbe9280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000196adbe96e0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "serial_tb.v";
    "serial.v";
    "uart_tx.v";
    "uart_rx.v";
