{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 14:22:09 2019 " "Info: Processing started: Thu May 30 14:22:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DDM -c DDM " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDM -c DDM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DDM.bdf" "" { Schematic "E:/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divisor:inst\|clk_state " "Info: Detected ripple clock \"divisor:inst\|clk_state\" as buffer" {  } { { "Divisor.vhd" "" { Text "E:/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divisor:inst\|clk_state" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register dec_tec1:inst2\|cont\[1\] register dec_tec1:inst2\|filas\[3\] 118.99 MHz 8.404 ns Internal " "Info: Clock \"clk\" has Internal fmax of 118.99 MHz between source register \"dec_tec1:inst2\|cont\[1\]\" and destination register \"dec_tec1:inst2\|filas\[3\]\" (period= 8.404 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.493 ns + Longest register register " "Info: + Longest register to register delay is 3.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dec_tec1:inst2\|cont\[1\] 1 REG LC_X4_Y4_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N4; Fanout = 8; REG Node = 'dec_tec1:inst2\|cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dec_tec1:inst2|cont[1] } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.010 ns) + CELL(0.511 ns) 1.521 ns dec_tec1:inst2\|Equal2~0 2 COMB LC_X4_Y4_N8 1 " "Info: 2: + IC(1.010 ns) + CELL(0.511 ns) = 1.521 ns; Loc. = LC_X4_Y4_N8; Fanout = 1; COMB Node = 'dec_tec1:inst2\|Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { dec_tec1:inst2|cont[1] dec_tec1:inst2|Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.692 ns) + CELL(0.280 ns) 3.493 ns dec_tec1:inst2\|filas\[3\] 3 REG LC_X2_Y4_N6 1 " "Info: 3: + IC(1.692 ns) + CELL(0.280 ns) = 3.493 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; REG Node = 'dec_tec1:inst2\|filas\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.972 ns" { dec_tec1:inst2|Equal2~0 dec_tec1:inst2|filas[3] } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 22.65 % ) " "Info: Total cell delay = 0.791 ns ( 22.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.702 ns ( 77.35 % ) " "Info: Total interconnect delay = 2.702 ns ( 77.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { dec_tec1:inst2|cont[1] dec_tec1:inst2|Equal2~0 dec_tec1:inst2|filas[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.493 ns" { dec_tec1:inst2|cont[1] {} dec_tec1:inst2|Equal2~0 {} dec_tec1:inst2|filas[3] {} } { 0.000ns 1.010ns 1.692ns } { 0.000ns 0.511ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.843 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X3_Y3_N2 11 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X3_Y3_N2; Fanout = 11; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.201 ns) + CELL(0.918 ns) 7.843 ns dec_tec1:inst2\|filas\[3\] 3 REG LC_X2_Y4_N6 1 " "Info: 3: + IC(3.201 ns) + CELL(0.918 ns) = 7.843 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; REG Node = 'dec_tec1:inst2\|filas\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { divisor:inst|clk_state dec_tec1:inst2|filas[3] } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.03 % ) " "Info: Total cell delay = 3.375 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 56.97 % ) " "Info: Total interconnect delay = 4.468 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { clk divisor:inst|clk_state dec_tec1:inst2|filas[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { clk {} clk~combout {} divisor:inst|clk_state {} dec_tec1:inst2|filas[3] {} } { 0.000ns 0.000ns 1.267ns 3.201ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.843 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X3_Y3_N2 11 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X3_Y3_N2; Fanout = 11; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.201 ns) + CELL(0.918 ns) 7.843 ns dec_tec1:inst2\|cont\[1\] 3 REG LC_X4_Y4_N4 8 " "Info: 3: + IC(3.201 ns) + CELL(0.918 ns) = 7.843 ns; Loc. = LC_X4_Y4_N4; Fanout = 8; REG Node = 'dec_tec1:inst2\|cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { divisor:inst|clk_state dec_tec1:inst2|cont[1] } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.03 % ) " "Info: Total cell delay = 3.375 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 56.97 % ) " "Info: Total interconnect delay = 4.468 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { clk divisor:inst|clk_state dec_tec1:inst2|cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { clk {} clk~combout {} divisor:inst|clk_state {} dec_tec1:inst2|cont[1] {} } { 0.000ns 0.000ns 1.267ns 3.201ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { clk divisor:inst|clk_state dec_tec1:inst2|filas[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { clk {} clk~combout {} divisor:inst|clk_state {} dec_tec1:inst2|filas[3] {} } { 0.000ns 0.000ns 1.267ns 3.201ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { clk divisor:inst|clk_state dec_tec1:inst2|cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { clk {} clk~combout {} divisor:inst|clk_state {} dec_tec1:inst2|cont[1] {} } { 0.000ns 0.000ns 1.267ns 3.201ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 36 -1 0 } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 44 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.493 ns" { dec_tec1:inst2|cont[1] dec_tec1:inst2|Equal2~0 dec_tec1:inst2|filas[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.493 ns" { dec_tec1:inst2|cont[1] {} dec_tec1:inst2|Equal2~0 {} dec_tec1:inst2|filas[3] {} } { 0.000ns 1.010ns 1.692ns } { 0.000ns 0.511ns 0.280ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { clk divisor:inst|clk_state dec_tec1:inst2|filas[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { clk {} clk~combout {} divisor:inst|clk_state {} dec_tec1:inst2|filas[3] {} } { 0.000ns 0.000ns 1.267ns 3.201ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { clk divisor:inst|clk_state dec_tec1:inst2|cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { clk {} clk~combout {} divisor:inst|clk_state {} dec_tec1:inst2|cont[1] {} } { 0.000ns 0.000ns 1.267ns 3.201ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dato\[2\] dec_tec1:inst2\|dec_filas\[3\] 22.313 ns register " "Info: tco from clock \"clk\" to destination pin \"dato\[2\]\" through register \"dec_tec1:inst2\|dec_filas\[3\]\" is 22.313 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.843 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 17; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoAhoraSi/DDM.bdf" { { 536 48 216 552 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(1.294 ns) 3.724 ns divisor:inst\|clk_state 2 REG LC_X3_Y3_N2 11 " "Info: 2: + IC(1.267 ns) + CELL(1.294 ns) = 3.724 ns; Loc. = LC_X3_Y3_N2; Fanout = 11; REG Node = 'divisor:inst\|clk_state'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.561 ns" { clk divisor:inst|clk_state } "NODE_NAME" } } { "Divisor.vhd" "" { Text "E:/ProyectoAhoraSi/Divisor.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.201 ns) + CELL(0.918 ns) 7.843 ns dec_tec1:inst2\|dec_filas\[3\] 3 REG LC_X4_Y4_N8 5 " "Info: 3: + IC(3.201 ns) + CELL(0.918 ns) = 7.843 ns; Loc. = LC_X4_Y4_N8; Fanout = 5; REG Node = 'dec_tec1:inst2\|dec_filas\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.119 ns" { divisor:inst|clk_state dec_tec1:inst2|dec_filas[3] } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 43.03 % ) " "Info: Total cell delay = 3.375 ns ( 43.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.468 ns ( 56.97 % ) " "Info: Total interconnect delay = 4.468 ns ( 56.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { clk divisor:inst|clk_state dec_tec1:inst2|dec_filas[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { clk {} clk~combout {} divisor:inst|clk_state {} dec_tec1:inst2|dec_filas[3] {} } { 0.000ns 0.000ns 1.267ns 3.201ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.094 ns + Longest register pin " "Info: + Longest register to pin delay is 14.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dec_tec1:inst2\|dec_filas\[3\] 1 REG LC_X4_Y4_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y4_N8; Fanout = 5; REG Node = 'dec_tec1:inst2\|dec_filas\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dec_tec1:inst2|dec_filas[3] } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.914 ns) 2.802 ns dec_tec1:inst2\|Equal9~0 2 COMB LC_X6_Y4_N2 5 " "Info: 2: + IC(1.888 ns) + CELL(0.914 ns) = 2.802 ns; Loc. = LC_X6_Y4_N2; Fanout = 5; COMB Node = 'dec_tec1:inst2\|Equal9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.802 ns" { dec_tec1:inst2|dec_filas[3] dec_tec1:inst2|Equal9~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.539 ns) + CELL(0.200 ns) 5.541 ns dec_tec1:inst2\|dato\[2\]~42 3 COMB LC_X4_Y3_N3 2 " "Info: 3: + IC(2.539 ns) + CELL(0.200 ns) = 5.541 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; COMB Node = 'dec_tec1:inst2\|dato\[2\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { dec_tec1:inst2|Equal9~0 dec_tec1:inst2|dato[2]~42 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.740 ns) 8.480 ns dec_tec1:inst2\|dato\[2\]~28 4 COMB LC_X6_Y4_N4 1 " "Info: 4: + IC(2.199 ns) + CELL(0.740 ns) = 8.480 ns; Loc. = LC_X6_Y4_N4; Fanout = 1; COMB Node = 'dec_tec1:inst2\|dato\[2\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { dec_tec1:inst2|dato[2]~42 dec_tec1:inst2|dato[2]~28 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 9.214 ns dec_tec1:inst2\|dato\[2\]~31 5 COMB LC_X6_Y4_N5 1 " "Info: 5: + IC(0.534 ns) + CELL(0.200 ns) = 9.214 ns; Loc. = LC_X6_Y4_N5; Fanout = 1; COMB Node = 'dec_tec1:inst2\|dato\[2\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { dec_tec1:inst2|dato[2]~28 dec_tec1:inst2|dato[2]~31 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(2.322 ns) 14.094 ns dato\[2\] 6 PIN PIN_52 0 " "Info: 6: + IC(2.558 ns) + CELL(2.322 ns) = 14.094 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'dato\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { dec_tec1:inst2|dato[2]~31 dato[2] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoAhoraSi/DDM.bdf" { { 416 944 1120 432 "dato\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.376 ns ( 31.05 % ) " "Info: Total cell delay = 4.376 ns ( 31.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.718 ns ( 68.95 % ) " "Info: Total interconnect delay = 9.718 ns ( 68.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.094 ns" { dec_tec1:inst2|dec_filas[3] dec_tec1:inst2|Equal9~0 dec_tec1:inst2|dato[2]~42 dec_tec1:inst2|dato[2]~28 dec_tec1:inst2|dato[2]~31 dato[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.094 ns" { dec_tec1:inst2|dec_filas[3] {} dec_tec1:inst2|Equal9~0 {} dec_tec1:inst2|dato[2]~42 {} dec_tec1:inst2|dato[2]~28 {} dec_tec1:inst2|dato[2]~31 {} dato[2] {} } { 0.000ns 1.888ns 2.539ns 2.199ns 0.534ns 2.558ns } { 0.000ns 0.914ns 0.200ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { clk divisor:inst|clk_state dec_tec1:inst2|dec_filas[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { clk {} clk~combout {} divisor:inst|clk_state {} dec_tec1:inst2|dec_filas[3] {} } { 0.000ns 0.000ns 1.267ns 3.201ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.094 ns" { dec_tec1:inst2|dec_filas[3] dec_tec1:inst2|Equal9~0 dec_tec1:inst2|dato[2]~42 dec_tec1:inst2|dato[2]~28 dec_tec1:inst2|dato[2]~31 dato[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.094 ns" { dec_tec1:inst2|dec_filas[3] {} dec_tec1:inst2|Equal9~0 {} dec_tec1:inst2|dato[2]~42 {} dec_tec1:inst2|dato[2]~28 {} dec_tec1:inst2|dato[2]~31 {} dato[2] {} } { 0.000ns 1.888ns 2.539ns 2.199ns 0.534ns 2.558ns } { 0.000ns 0.914ns 0.200ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "columnas\[1\] dato\[2\] 15.138 ns Longest " "Info: Longest tpd from source pin \"columnas\[1\]\" to destination pin \"dato\[2\]\" is 15.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns columnas\[1\] 1 PIN PIN_83 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 8; PIN Node = 'columnas\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { columnas[1] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoAhoraSi/DDM.bdf" { { 360 288 456 376 "columnas\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.914 ns) 4.240 ns dec_tec1:inst2\|Equal6~0 2 COMB LC_X6_Y3_N9 7 " "Info: 2: + IC(2.194 ns) + CELL(0.914 ns) = 4.240 ns; Loc. = LC_X6_Y3_N9; Fanout = 7; COMB Node = 'dec_tec1:inst2\|Equal6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.108 ns" { columnas[1] dec_tec1:inst2|Equal6~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.511 ns) 6.585 ns dec_tec1:inst2\|dato\[2\]~42 3 COMB LC_X4_Y3_N3 2 " "Info: 3: + IC(1.834 ns) + CELL(0.511 ns) = 6.585 ns; Loc. = LC_X4_Y3_N3; Fanout = 2; COMB Node = 'dec_tec1:inst2\|dato\[2\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { dec_tec1:inst2|Equal6~0 dec_tec1:inst2|dato[2]~42 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.740 ns) 9.524 ns dec_tec1:inst2\|dato\[2\]~28 4 COMB LC_X6_Y4_N4 1 " "Info: 4: + IC(2.199 ns) + CELL(0.740 ns) = 9.524 ns; Loc. = LC_X6_Y4_N4; Fanout = 1; COMB Node = 'dec_tec1:inst2\|dato\[2\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.939 ns" { dec_tec1:inst2|dato[2]~42 dec_tec1:inst2|dato[2]~28 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 10.258 ns dec_tec1:inst2\|dato\[2\]~31 5 COMB LC_X6_Y4_N5 1 " "Info: 5: + IC(0.534 ns) + CELL(0.200 ns) = 10.258 ns; Loc. = LC_X6_Y4_N5; Fanout = 1; COMB Node = 'dec_tec1:inst2\|dato\[2\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { dec_tec1:inst2|dato[2]~28 dec_tec1:inst2|dato[2]~31 } "NODE_NAME" } } { "dec_tec1.vhd" "" { Text "E:/ProyectoAhoraSi/dec_tec1.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(2.322 ns) 15.138 ns dato\[2\] 6 PIN PIN_52 0 " "Info: 6: + IC(2.558 ns) + CELL(2.322 ns) = 15.138 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'dato\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { dec_tec1:inst2|dato[2]~31 dato[2] } "NODE_NAME" } } { "DDM.bdf" "" { Schematic "E:/ProyectoAhoraSi/DDM.bdf" { { 416 944 1120 432 "dato\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.819 ns ( 38.44 % ) " "Info: Total cell delay = 5.819 ns ( 38.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.319 ns ( 61.56 % ) " "Info: Total interconnect delay = 9.319 ns ( 61.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.138 ns" { columnas[1] dec_tec1:inst2|Equal6~0 dec_tec1:inst2|dato[2]~42 dec_tec1:inst2|dato[2]~28 dec_tec1:inst2|dato[2]~31 dato[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.138 ns" { columnas[1] {} columnas[1]~combout {} dec_tec1:inst2|Equal6~0 {} dec_tec1:inst2|dato[2]~42 {} dec_tec1:inst2|dato[2]~28 {} dec_tec1:inst2|dato[2]~31 {} dato[2] {} } { 0.000ns 0.000ns 2.194ns 1.834ns 2.199ns 0.534ns 2.558ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 14:22:12 2019 " "Info: Processing ended: Thu May 30 14:22:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
