-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\axi_lite_sdriq_dcoffset\axi_lite_sdriq_dcoffset_pcore.vhd
-- Created: 2013-08-28 18:09:31
-- 
-- Generated by MATLAB 8.2 and HDL Coder 3.3
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: axi_lite_sdriq_dcoffset_pcore
-- Source Path: axi_lite_sdriq_dcoffset_pcore
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY axi_lite_sdriq_dcoffset_pcore IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        clk                               :   IN    std_logic;  -- ufix1
        reset                             :   IN    std_logic;  -- ufix1
        strobe_in                         :   IN    std_logic;  -- ufix1
        data_in                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix16 & ufix16
        AXI_Lite_ACLK                     :   IN    std_logic;  -- ufix1
        AXI_Lite_ARESETN                  :   IN    std_logic;  -- ufix1
        AXI_Lite_AWADDR                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Lite_AWVALID                  :   IN    std_logic;  -- ufix1
        AXI_Lite_WDATA                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Lite_WSTRB                    :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI_Lite_WVALID                   :   IN    std_logic;  -- ufix1
        AXI_Lite_BREADY                   :   IN    std_logic;  -- ufix1
        AXI_Lite_ARADDR                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Lite_ARVALID                  :   IN    std_logic;  -- ufix1
        AXI_Lite_RREADY                   :   IN    std_logic;  -- ufix1
        strobe_out                        :   OUT   std_logic;  -- ufix1
        data_out                          :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix16 & ufix16
        AXI_Lite_AWREADY                  :   OUT   std_logic;  -- ufix1
        AXI_Lite_WREADY                   :   OUT   std_logic;  -- ufix1
        AXI_Lite_BRESP                    :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI_Lite_BVALID                   :   OUT   std_logic;  -- ufix1
        AXI_Lite_ARREADY                  :   OUT   std_logic;  -- ufix1
        AXI_Lite_RDATA                    :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI_Lite_RRESP                    :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI_Lite_RVALID                   :   OUT   std_logic  -- ufix1
        );
END axi_lite_sdriq_dcoffset_pcore;


ARCHITECTURE rtl OF axi_lite_sdriq_dcoffset_pcore IS

  -- Component Declarations
  COMPONENT axi_lite_sdriq_dcoffset_pcore_axi_lite
    PORT( reset_in                        :   IN    std_logic;
          AXI_Lite_ACLK                   :   IN    std_logic;  -- ufix1
          AXI_Lite_ARESETN                :   IN    std_logic;  -- ufix1
          AXI_Lite_AWADDR                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Lite_AWVALID                :   IN    std_logic;  -- ufix1
          AXI_Lite_WDATA                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Lite_WSTRB                  :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI_Lite_WVALID                 :   IN    std_logic;  -- ufix1
          AXI_Lite_BREADY                 :   IN    std_logic;  -- ufix1
          AXI_Lite_ARADDR                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Lite_ARVALID                :   IN    std_logic;  -- ufix1
          AXI_Lite_RREADY                 :   IN    std_logic;  -- ufix1
          read_rd_IQbal                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          read_rd_iqbal_dcoffbypass       :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          read_rd_dcoffset                :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Lite_AWREADY                :   OUT   std_logic;  -- ufix1
          AXI_Lite_WREADY                 :   OUT   std_logic;  -- ufix1
          AXI_Lite_BRESP                  :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI_Lite_BVALID                 :   OUT   std_logic;  -- ufix1
          AXI_Lite_ARREADY                :   OUT   std_logic;  -- ufix1
          AXI_Lite_RDATA                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI_Lite_RRESP                  :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI_Lite_RVALID                 :   OUT   std_logic;  -- ufix1
          write_wr_IQbal                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          write_wr_iqbal_dcoffbypass      :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          write_wr_dcoffset               :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT axi_lite_sdriq_dcoffset_pcore_dut
    PORT( clock                           :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;  -- ufix1
          strobe_in                       :   IN    std_logic;  -- ufix1
          wr_dcoffset                     :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          wr_IQbal                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          wr_iqbal_dcoffbypass            :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          x_in                            :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          y_in                            :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          strobe_out                      :   OUT   std_logic;  -- ufix1
          rd_dcoffset                     :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          rd_IQbal                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          rd_iqbal_dcoffbypass            :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          x_out                           :   OUT   std_logic_vector(15 DOWNTO 0);  -- ufix16
          y_out                           :   OUT   std_logic_vector(15 DOWNTO 0)  -- ufix16
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : axi_lite_sdriq_dcoffset_pcore_axi_lite
    USE ENTITY work.axi_lite_sdriq_dcoffset_pcore_axi_lite(rtl);

  FOR ALL : axi_lite_sdriq_dcoffset_pcore_dut
    USE ENTITY work.axi_lite_sdriq_dcoffset_pcore_dut(rtl);

  -- Signals
  SIGNAL reset_in                         : std_logic;
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL rd_IQbal_sig                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL rd_iqbal_dcoffbypass_sig         : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL rd_dcoffset_sig                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Lite_BRESP_tmp               : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI_Lite_RDATA_tmp               : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI_Lite_RRESP_tmp               : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL wr_IQbal_sig                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL wr_iqbal_dcoffbypass_sig         : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL wr_dcoffset_sig                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL strobe_out_sig                   : std_logic;  -- ufix1
  SIGNAL x_out_sig                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL y_out_sig                        : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL x_in                             : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL y_in                             : std_logic_vector(15 DOWNTO 0);  -- ufix16

BEGIN
  u_axi_lite_sdriq_dcoffset_pcore_axi_lite_inst : axi_lite_sdriq_dcoffset_pcore_axi_lite
    PORT MAP( reset_in => reset_in,
              AXI_Lite_ACLK => AXI_Lite_ACLK,  -- ufix1
              AXI_Lite_ARESETN => AXI_Lite_ARESETN,  -- ufix1
              AXI_Lite_AWADDR => AXI_Lite_AWADDR,  -- ufix32
              AXI_Lite_AWVALID => AXI_Lite_AWVALID,  -- ufix1
              AXI_Lite_WDATA => AXI_Lite_WDATA,  -- ufix32
              AXI_Lite_WSTRB => AXI_Lite_WSTRB,  -- ufix4
              AXI_Lite_WVALID => AXI_Lite_WVALID,  -- ufix1
              AXI_Lite_BREADY => AXI_Lite_BREADY,  -- ufix1
              AXI_Lite_ARADDR => AXI_Lite_ARADDR,  -- ufix32
              AXI_Lite_ARVALID => AXI_Lite_ARVALID,  -- ufix1
              AXI_Lite_RREADY => AXI_Lite_RREADY,  -- ufix1
              read_rd_IQbal => rd_IQbal_sig,  -- ufix32
              read_rd_iqbal_dcoffbypass => rd_iqbal_dcoffbypass_sig,  -- ufix2
              read_rd_dcoffset => rd_dcoffset_sig,  -- ufix32
              AXI_Lite_AWREADY => AXI_Lite_AWREADY,  -- ufix1
              AXI_Lite_WREADY => AXI_Lite_WREADY,  -- ufix1
              AXI_Lite_BRESP => AXI_Lite_BRESP_tmp,  -- ufix2
              AXI_Lite_BVALID => AXI_Lite_BVALID,  -- ufix1
              AXI_Lite_ARREADY => AXI_Lite_ARREADY,  -- ufix1
              AXI_Lite_RDATA => AXI_Lite_RDATA_tmp,  -- ufix32
              AXI_Lite_RRESP => AXI_Lite_RRESP_tmp,  -- ufix2
              AXI_Lite_RVALID => AXI_Lite_RVALID,  -- ufix1
              write_wr_IQbal => wr_IQbal_sig,  -- ufix32
              write_wr_iqbal_dcoffbypass => wr_iqbal_dcoffbypass_sig,  -- ufix2
              write_wr_dcoffset => wr_dcoffset_sig,  -- ufix32
              reset_internal => reset_internal  -- ufix1
              );

  u_axi_lite_sdriq_dcoffset_pcore_dut_inst : axi_lite_sdriq_dcoffset_pcore_dut
    PORT MAP( clock => clk,  -- ufix1
              reset => reset,  -- ufix1
              strobe_in => strobe_in,  -- ufix1
              wr_dcoffset => wr_dcoffset_sig,  -- ufix32
              wr_IQbal => wr_IQbal_sig,  -- ufix32
              wr_iqbal_dcoffbypass => wr_iqbal_dcoffbypass_sig,  -- ufix2
              x_in => x_in,  -- ufix16
              y_in => y_in,  -- ufix16
              strobe_out => strobe_out_sig,  -- ufix1
              rd_dcoffset => rd_dcoffset_sig,  -- ufix32
              rd_IQbal => rd_IQbal_sig,  -- ufix32
              rd_iqbal_dcoffbypass => rd_iqbal_dcoffbypass_sig,  -- ufix2
              x_out => x_out_sig,  -- ufix16
              y_out => y_out_sig  -- ufix16
              );

  reset_cm <=  NOT IPCORE_RESETN;

  reset_in <= reset_cm OR reset_internal;

  strobe_out <= strobe_out_sig;

  data_out <= y_out_sig & x_out_sig;

  AXI_Lite_BRESP <= AXI_Lite_BRESP_tmp;

  AXI_Lite_RDATA <= AXI_Lite_RDATA_tmp;

  AXI_Lite_RRESP <= AXI_Lite_RRESP_tmp;
  
  x_in <= data_in(15 downto 0);
  y_in <= data_in(31 downto 16);

END rtl;

