#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 17:22:08 2025
# Process ID: 3542971
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3543058
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.137 ; gain = 241.801 ; free physical = 92476 ; free virtual = 202855
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.403; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.219; parent = 3039.141; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3109.105 ; gain = 311.770 ; free physical = 92388 ; free virtual = 202769
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.403; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4082.188; parent = 3109.109; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.918 ; gain = 329.582 ; free physical = 92388 ; free virtual = 202769
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.403; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.000; parent = 3126.922; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3126.918 ; gain = 329.582 ; free physical = 92396 ; free virtual = 202776
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.403; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4100.000; parent = 3126.922; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.918 ; gain = 0.000 ; free physical = 92396 ; free virtual = 202776
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3292.637 ; gain = 0.000 ; free physical = 92410 ; free virtual = 202790
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3292.637 ; gain = 0.000 ; free physical = 92412 ; free virtual = 202792
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.637 ; gain = 495.301 ; free physical = 92390 ; free virtual = 202770
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.403; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.703; parent = 3260.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.637 ; gain = 495.301 ; free physical = 92391 ; free virtual = 202770
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.403; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.703; parent = 3260.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.637 ; gain = 495.301 ; free physical = 92398 ; free virtual = 202778
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.403; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.703; parent = 3260.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3292.637 ; gain = 495.301 ; free physical = 92402 ; free virtual = 202783
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.557; parent = 2372.403; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.703; parent = 3260.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 24    
+---Registers : 
	               21 Bit    Registers := 24    
	               16 Bit    Registers := 28    
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3292.637 ; gain = 495.301 ; free physical = 92564 ; free virtual = 202955
Synthesis current peak Physical Memory [PSS] (MB): peak = 2665.412; parent = 2411.290; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4233.703; parent = 3260.625; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3689.012 ; gain = 891.676 ; free physical = 92138 ; free virtual = 202528
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.123; parent = 2972.001; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4662.094; parent = 3689.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3695.012 ; gain = 897.676 ; free physical = 92144 ; free virtual = 202534
Synthesis current peak Physical Memory [PSS] (MB): peak = 3231.951; parent = 2977.829; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4668.094; parent = 3695.016; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3778.059 ; gain = 980.723 ; free physical = 92072 ; free virtual = 202463
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.146; parent = 2990.024; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4751.141; parent = 3778.062; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3791.934 ; gain = 994.598 ; free physical = 92095 ; free virtual = 202486
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.189; parent = 2990.067; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4765.016; parent = 3791.938; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3791.934 ; gain = 994.598 ; free physical = 92095 ; free virtual = 202486
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.189; parent = 2990.067; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4765.016; parent = 3791.938; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.934 ; gain = 994.598 ; free physical = 92095 ; free virtual = 202486
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.225; parent = 2990.103; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4765.016; parent = 3791.938; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.934 ; gain = 994.598 ; free physical = 92095 ; free virtual = 202486
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.298; parent = 2990.181; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4765.016; parent = 3791.938; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.934 ; gain = 994.598 ; free physical = 92079 ; free virtual = 202470
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.298; parent = 2990.181; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4765.016; parent = 3791.938; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.934 ; gain = 994.598 ; free physical = 92088 ; free virtual = 202479
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.298; parent = 2990.181; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4765.016; parent = 3791.938; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage4_reg[3][15] | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|dotprod     | vld_layer6_reg    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   322|
|3     |LUT2   |  1595|
|4     |LUT3   |   100|
|5     |LUT4   |   600|
|6     |LUT5   |   750|
|7     |LUT6   |  1250|
|8     |SRL16E |    17|
|9     |FDRE   |   853|
|10    |IBUF   |   753|
|11    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.934 ; gain = 994.598 ; free physical = 92088 ; free virtual = 202479
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.298; parent = 2990.181; children = 254.153
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4765.016; parent = 3791.938; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3791.934 ; gain = 828.879 ; free physical = 92088 ; free virtual = 202479
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3791.941 ; gain = 994.598 ; free physical = 92092 ; free virtual = 202482
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3802.902 ; gain = 0.000 ; free physical = 92202 ; free virtual = 202592
INFO: [Netlist 29-17] Analyzing 1076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3835.820 ; gain = 0.000 ; free physical = 92220 ; free virtual = 202610
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 754 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 753 instances

Synth Design complete, checksum: 867662ef
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 3835.820 ; gain = 2131.305 ; free physical = 92319 ; free virtual = 202710
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M50_W9_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 4579.824 ; gain = 744.004 ; free physical = 91705 ; free virtual = 202095
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 17:23:20 2025...
