<profile>

<section name = "Vivado HLS Report for 'image_filter_AXIvideo2Mat'" level="0">
<item name = "Date">Wed Jun 08 01:42:49 2016
</item>
<item name = "Version">2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)</item>
<item name = "Project">gray2scale</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 4.38, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 2077923, 3, 2077923, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 0, 1, 1, 1, 0, yes</column>
<column name="- loop_height">0, 2077920, 4 ~ 1924, -, -, 0 ~ 1080, no</column>
<column name=" + loop_width">0, 1920, 2, 1, 1, 0 ~ 1920, yes</column>
<column name=" + loop_wait_for_eol">0, 0, 1, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 39</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 224</column>
<column name="Register">-, -, 236, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_314_p2">+, 0, 0, 11, 11, 1</column>
<column name="j_V_fu_325_p2">+, 0, 0, 11, 11, 1</column>
<column name="ap_sig_bdd_117">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_118">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_142">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_161">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_209">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_224">and, 0, 0, 1, 1, 1</column>
<column name="exitcond8_i_fu_309_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="exitcond9_i_fu_320_p2">icmp, 0, 0, 4, 11, 11</column>
<column name="ap_sig_bdd_131">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_73">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_i_fu_334_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">2, 8, 1, 8</column>
<column name="axi_data_V1_i_reg_165">32, 2, 32, 64</column>
<column name="axi_data_V_1_i_phi_fu_200_p4">32, 2, 32, 64</column>
<column name="axi_data_V_1_i_reg_197">32, 2, 32, 64</column>
<column name="axi_data_V_3_i_reg_268">32, 2, 32, 64</column>
<column name="axi_last_V1_i_reg_155">1, 2, 1, 2</column>
<column name="axi_last_V_2_i_reg_231">1, 3, 1, 3</column>
<column name="axi_last_V_3_i_reg_256">1, 2, 1, 2</column>
<column name="eol_2_i_reg_280">1, 2, 1, 2</column>
<column name="eol_i_phi_fu_223_p4">1, 2, 1, 2</column>
<column name="eol_i_reg_219">1, 2, 1, 2</column>
<column name="eol_phi_fu_189_p4">1, 2, 1, 2</column>
<column name="eol_reg_186">1, 2, 1, 2</column>
<column name="p_2_i_reg_208">11, 2, 11, 22</column>
<column name="p_Val2_s_phi_fu_248_p4">32, 3, 32, 96</column>
<column name="p_Val2_s_reg_244">32, 3, 32, 96</column>
<column name="p_i_reg_175">11, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp1_it1">1, 0, 1, 0</column>
<column name="axi_data_V1_i_reg_165">32, 0, 32, 0</column>
<column name="axi_data_V_1_i_reg_197">32, 0, 32, 0</column>
<column name="axi_data_V_3_i_reg_268">32, 0, 32, 0</column>
<column name="axi_last_V1_i_reg_155">1, 0, 1, 0</column>
<column name="axi_last_V_2_i_reg_231">1, 0, 1, 0</column>
<column name="axi_last_V_3_i_reg_256">1, 0, 1, 0</column>
<column name="eol_2_i_reg_280">1, 0, 1, 0</column>
<column name="eol_i_reg_219">1, 0, 1, 0</column>
<column name="eol_reg_186">1, 0, 1, 0</column>
<column name="exitcond9_i_reg_408">1, 0, 1, 0</column>
<column name="i_V_reg_403">11, 0, 11, 0</column>
<column name="p_2_i_reg_208">11, 0, 11, 0</column>
<column name="p_Val2_s_reg_244">32, 0, 32, 0</column>
<column name="p_i_reg_175">11, 0, 11, 0</column>
<column name="sof_1_i_fu_100">1, 0, 1, 0</column>
<column name="tmp_10_reg_426">8, 0, 8, 0</column>
<column name="tmp_11_reg_431">8, 0, 8, 0</column>
<column name="tmp_data_V_reg_379">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_387">1, 0, 1, 0</column>
<column name="tmp_reg_421">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, image_filter_AXIvideo2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, image_filter_AXIvideo2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, image_filter_AXIvideo2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, image_filter_AXIvideo2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, image_filter_AXIvideo2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, image_filter_AXIvideo2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, image_filter_AXIvideo2Mat, return value</column>
<column name="INPUT_STREAM_TDATA">in, 32, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="INPUT_STREAM_TVALID">in, 1, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="INPUT_STREAM_TREADY">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TDEST">in, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="INPUT_STREAM_TKEEP">in, 4, axis, AXI_video_strm_V_keep_V, pointer</column>
<column name="INPUT_STREAM_TSTRB">in, 4, axis, AXI_video_strm_V_strb_V, pointer</column>
<column name="INPUT_STREAM_TUSER">in, 1, axis, AXI_video_strm_V_user_V, pointer</column>
<column name="INPUT_STREAM_TLAST">in, 1, axis, AXI_video_strm_V_last_V, pointer</column>
<column name="INPUT_STREAM_TID">in, 1, axis, AXI_video_strm_V_id_V, pointer</column>
<column name="rows">in, 11, ap_stable, rows, scalar</column>
<column name="cols">in, 11, ap_stable, cols, scalar</column>
<column name="img_data_stream_0_V_din">out, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_full_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_write">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_din">out, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_full_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_write">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_din">out, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_full_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_write">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
