static void\r\nnvf0_grctx_generate_mods(struct nvc0_graph_priv *priv, struct nvc0_grctx *info)\r\n{\r\nu32 magic[GPC_MAX][4];\r\nu32 offset;\r\nint gpc;\r\nmmio_data(0x003000, 0x0100, NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS);\r\nmmio_data(0x008000, 0x0100, NV_MEM_ACCESS_RW | NV_MEM_ACCESS_SYS);\r\nmmio_data(0x060000, 0x1000, NV_MEM_ACCESS_RW);\r\nmmio_list(0x40800c, 0x00000000, 8, 1);\r\nmmio_list(0x408010, 0x80000000, 0, 0);\r\nmmio_list(0x419004, 0x00000000, 8, 1);\r\nmmio_list(0x419008, 0x00000000, 0, 0);\r\nmmio_list(0x4064cc, 0x80000000, 0, 0);\r\nmmio_list(0x408004, 0x00000000, 8, 0);\r\nmmio_list(0x408008, 0x80000030, 0, 0);\r\nmmio_list(0x418808, 0x00000000, 8, 0);\r\nmmio_list(0x41880c, 0x80000030, 0, 0);\r\nmmio_list(0x4064c8, 0x01800600, 0, 0);\r\nmmio_list(0x418810, 0x80000000, 12, 2);\r\nmmio_list(0x419848, 0x10000000, 12, 2);\r\nmmio_list(0x405830, 0x02180648, 0, 0);\r\nmmio_list(0x4064c4, 0x0192ffff, 0, 0);\r\nfor (gpc = 0, offset = 0; gpc < priv->gpc_nr; gpc++) {\r\nu16 magic0 = 0x0218 * (priv->tpc_nr[gpc] - 1);\r\nu16 magic1 = 0x0648 * (priv->tpc_nr[gpc] - 1);\r\nu16 magic2 = 0x0218;\r\nu16 magic3 = 0x0648;\r\nmagic[gpc][0] = 0x10000000 | (magic0 << 16) | offset;\r\nmagic[gpc][1] = 0x00000000 | (magic1 << 16);\r\noffset += 0x0324 * (priv->tpc_nr[gpc] - 1);;\r\nmagic[gpc][2] = 0x10000000 | (magic2 << 16) | offset;\r\nmagic[gpc][3] = 0x00000000 | (magic3 << 16);\r\noffset += 0x0324;\r\n}\r\nfor (gpc = 0; gpc < priv->gpc_nr; gpc++) {\r\nmmio_list(GPC_UNIT(gpc, 0x30c0), magic[gpc][0], 0, 0);\r\nmmio_list(GPC_UNIT(gpc, 0x30e4), magic[gpc][1] | offset, 0, 0);\r\noffset += 0x07ff * (priv->tpc_nr[gpc] - 1);\r\nmmio_list(GPC_UNIT(gpc, 0x32c0), magic[gpc][2], 0, 0);\r\nmmio_list(GPC_UNIT(gpc, 0x32e4), magic[gpc][3] | offset, 0, 0);\r\noffset += 0x07ff;\r\n}\r\nmmio_list(0x17e91c, 0x06060609, 0, 0);\r\nmmio_list(0x17e920, 0x00090a05, 0, 0);\r\n}
