/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [3:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = { celloutsig_0_13z[2], celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[0], celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_15z[12:5] / { 1'h1, in_data[49:43] };
  assign celloutsig_0_12z = celloutsig_0_9z[10:6] === { celloutsig_0_4z[2], celloutsig_0_4z };
  assign celloutsig_0_29z = celloutsig_0_4z[2:0] === celloutsig_0_28z[14:12];
  assign celloutsig_1_13z = { in_data[111:103], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z } > { in_data[169:163], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_10z = celloutsig_0_9z[9:0] > { in_data[8:0], celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_9z[9:1], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z } < { celloutsig_0_4z[3:1], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_21z = { in_data[55:54], celloutsig_0_11z } < in_data[35:33];
  assign celloutsig_1_1z = { in_data[168:149], celloutsig_1_0z, celloutsig_1_0z } < { in_data[132:117], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_4z & ~(celloutsig_1_4z);
  assign celloutsig_0_5z = celloutsig_0_2z[1] & ~(celloutsig_0_0z);
  assign celloutsig_0_14z = celloutsig_0_5z & ~(celloutsig_0_7z);
  assign celloutsig_0_19z = celloutsig_0_8z & ~(celloutsig_0_18z[5]);
  assign celloutsig_1_2z = in_data[133] & ~(in_data[114]);
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_14z } % { 1'h1, in_data[130:127] };
  assign celloutsig_0_6z = { celloutsig_0_2z[1], celloutsig_0_1z, celloutsig_0_5z } * { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z } * { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_13z[6:1], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_16z } * { celloutsig_0_9z[7:6], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_4z };
  assign celloutsig_1_7z = - { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[62:60] | { in_data[13:12], celloutsig_0_0z };
  assign celloutsig_1_10z = celloutsig_1_8z & celloutsig_1_6z;
  assign celloutsig_0_7z = celloutsig_0_1z[0] & celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[137] & in_data[144];
  assign celloutsig_0_0z = ~^ in_data[93:91];
  assign celloutsig_1_14z = ~^ { celloutsig_1_7z[2:1], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_8z = ~^ in_data[31:15];
  assign celloutsig_0_11z = ~^ { in_data[82:77], celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_15z[14:12], celloutsig_0_7z };
  assign celloutsig_0_20z = ~^ { in_data[89:88], celloutsig_0_14z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_6z[3:0], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_25z[0], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~^ { in_data[130:116], celloutsig_1_0z };
  assign celloutsig_1_4z = ~^ { in_data[172:156], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = ^ { in_data[154:151], celloutsig_1_5z };
  assign celloutsig_1_11z = ^ { in_data[163:149], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = ^ { celloutsig_1_5z[2], celloutsig_1_3z, celloutsig_1_13z };
  assign celloutsig_0_23z = ^ { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } << { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = in_data[16:13] ^ in_data[35:32];
  assign celloutsig_0_2z = in_data[51:49] ^ in_data[13:11];
  always_latch
    if (!clkin_data[0]) celloutsig_0_13z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_13z = { celloutsig_0_6z[3:0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z };
  always_latch
    if (clkin_data[0]) celloutsig_0_25z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_25z = { celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_23z };
  assign { out_data[132:128], out_data[96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
