Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Jan 31 16:32:09 2022
| Host              : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command           : report_timing_summary -file ./report/main_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.422        0.000                      0                   21        0.081        0.000                      0                   21        4.725        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              9.422        0.000                      0                   21        0.081        0.000                      0                   21        4.725        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.215ns (37.852%)  route 0.353ns (62.148%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/i_fu_40_reg[0]/Q
                         net (fo=8, unplaced)         0.120     0.197    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/Q[0]
                         LUT4 (Prop_LUT4_I0_O)        0.100     0.297 f  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=1, unplaced)         0.185     0.482    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_done_reg1
                         LUT6 (Prop_LUT6_I5_O)        0.038     0.520 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1/O
                         net (fo=1, unplaced)         0.048     0.568    bd_0_i/hls_inst/inst/ap_NS_fsm[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000    10.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  9.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.031%)  route 0.066ns (51.969%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=3, unplaced)         0.050     0.088    bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_done_cache
                         LUT6 (Prop_LUT6_I4_O)        0.023     0.111 r  bd_0_i/hls_inst/inst/grp_main_Pipeline_VITIS_LOOP_21_1_fu_26/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[2]_i_1/O
                         net (fo=1, unplaced)         0.016     0.127    bd_0_i/hls_inst/inst/ap_NS_fsm[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14, unset)           0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDSE/C   n/a            0.550         10.000      9.450                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.275         5.000       4.725                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.275         5.000       4.725                bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C



