// Seed: 2716316213
module module_0;
  logic id_0, id_1;
  assign id_0 = 1;
  logic id_2;
  type_7(
      id_1
  );
  logic id_3 = id_2(1'b0);
  logic id_4;
endmodule
`define pp_0 0
`timescale 1ps / 1 ps
