FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Support for Intel Camera Imaging ISP subsystem.
 * Copyright (c) 2010-2016, Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

#include <linux/kernel.h>

#include "dma.h"

#include "assert_support.h"

#ifndef __INLINE_DMA__
#include "dma_private.h"
#endif /* __INLINE_DMA__ */

/* bench 19298.2.0 222f04e5913c */
/* bench 19298.2.1 10440da12c17 */
/* bench 19298.2.2 c14e6f67022e */
/* bench 19298.2.3 f860bfbd3059 */
/* bench 19298.2.4 ca0540ef8df1 */
	int			i;
	hrt_data	tmp;

	assert(ID < N_DMA_ID);
	assert(state);

	tmp = dma_reg_load(ID, DMA_COMMAND_FSM_REG_IDX);
	//reg  [3:0] : flags error [3], stall, run, idle [0]
	//reg  [9:4] : command
	//reg[14:10] : channel
	//reg [23:15] : param
	state->fsm_command_idle = tmp & 0x1;
	state->fsm_command_run = tmp & 0x2;
	state->fsm_command_stalling = tmp & 0x4;
	state->fsm_command_error    = tmp & 0x8;
	state->last_command_channel = (tmp >> 10 & 0x1F);
/* bench 12374.5.0 f20c94cef3c4 */
/* bench 12374.5.1 c23c242712a6 */
/* bench 12374.5.2 97740a57778c */
/* bench 12374.5.3 534371b397df */
/* bench 12374.5.4 0b0736ee562f */
/* bench 12374.5.5 01e8db0e0cdb */
/* bench 12374.5.6 2a6779b79dac */
/* bench 12374.5.7 ee79ab3b4fa5 */
/* bench 12374.5.8 04fa9f682e44 */
/* bench 12374.5.9 899f3e63fa40 */
/* bench 12374.5.10 65cb2b252f5b */
/* bench 12374.5.11 2d2164909134 */
	/* if the enumerator is made non-linear */
	/* AM: the list below does not cover all the cases*/
	/*  and these are not correct */
	/* therefore for just dumpinmg this command*/
	state->last_command = tmp;

	/*
		if (tmp == 0)
			state->last_command = DMA_COMMAND_READ;
		if (tmp == 1)
			state->last_command = DMA_COMMAND_WRITE;
		if (tmp == 2)
			state->last_command = DMA_COMMAND_SET_CHANNEL;
		if (tmp == 3)
			state->last_command = DMA_COMMAND_SET_PARAM;
		if (tmp == 4)
			state->last_command = DMA_COMMAND_READ_SPECIFIC;
		if (tmp == 5)
			state->last_command = DMA_COMMAND_WRITE_SPECIFIC;
		if (tmp == 8)
			state->last_command = DMA_COMMAND_INIT;
		if (tmp == 12)
			state->last_command = DMA_COMMAND_INIT_SPECIFIC;
		if (tmp == 15)
			state->last_command = DMA_COMMAND_RST;
	*/

	/* No sub-fields, idx = 0 */
	state->current_command = dma_reg_load(ID,
					      DMA_CG_INFO_REG_IDX(0, _DMA_FSM_GROUP_CMD_IDX));
	state->current_addr_a = dma_reg_load(ID,
					     DMA_CG_INFO_REG_IDX(0, _DMA_FSM_GROUP_ADDR_A_IDX));
	state->current_addr_b = dma_reg_load(ID,
					     DMA_CG_INFO_REG_IDX(0, _DMA_FSM_GROUP_ADDR_B_IDX));

	tmp =  dma_reg_load(ID,
			    DMA_CG_INFO_REG_IDX(
				_DMA_FSM_GROUP_FSM_CTRL_STATE_IDX,
				_DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_idle = tmp & 0x1;
	state->fsm_ctrl_run = tmp & 0x2;
	state->fsm_ctrl_stalling = tmp & 0x4;
	state->fsm_ctrl_error = tmp & 0x8;
	tmp = tmp >> 4;
	/* state->fsm_ctrl_state = (dma_ctrl_states_t)tmp; */
	if (tmp == 0)
		state->fsm_ctrl_state = DMA_CTRL_STATE_IDLE;
	if (tmp == 1)
		state->fsm_ctrl_state = DMA_CTRL_STATE_REQ_RCV;
	if (tmp == 2)
		state->fsm_ctrl_state = DMA_CTRL_STATE_RCV;
	if (tmp == 3)
		state->fsm_ctrl_state = DMA_CTRL_STATE_RCV_REQ;
	if (tmp == 4)
		state->fsm_ctrl_state = DMA_CTRL_STATE_INIT;
	state->fsm_ctrl_source_dev = dma_reg_load(ID,
				     DMA_CG_INFO_REG_IDX(
					 _DMA_FSM_GROUP_FSM_CTRL_REQ_DEV_IDX,
					 _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_source_addr = dma_reg_load(ID,
				      DMA_CG_INFO_REG_IDX(
					  _DMA_FSM_GROUP_FSM_CTRL_REQ_ADDR_IDX,
					  _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_source_stride = dma_reg_load(ID,
					DMA_CG_INFO_REG_IDX(
					    _DMA_FSM_GROUP_FSM_CTRL_REQ_STRIDE_IDX,
					    _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_source_width = dma_reg_load(ID,
				       DMA_CG_INFO_REG_IDX(
					   _DMA_FSM_GROUP_FSM_CTRL_REQ_XB_IDX,
					   _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_source_height = dma_reg_load(ID,
					DMA_CG_INFO_REG_IDX(
					    _DMA_FSM_GROUP_FSM_CTRL_REQ_YB_IDX,
					    _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_pack_source_dev = dma_reg_load(ID,
					  DMA_CG_INFO_REG_IDX(
					      _DMA_FSM_GROUP_FSM_CTRL_PACK_REQ_DEV_IDX,
					      _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_pack_dest_dev = dma_reg_load(ID,
					DMA_CG_INFO_REG_IDX(
					    _DMA_FSM_GROUP_FSM_CTRL_PACK_WR_DEV_IDX,
					    _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_dest_addr = dma_reg_load(ID,
				    DMA_CG_INFO_REG_IDX(
					_DMA_FSM_GROUP_FSM_CTRL_WR_ADDR_IDX,
					_DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_dest_stride = dma_reg_load(ID,
				      DMA_CG_INFO_REG_IDX(
					  _DMA_FSM_GROUP_FSM_CTRL_WR_STRIDE_IDX,
					  _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_pack_source_width = dma_reg_load(ID,
					    DMA_CG_INFO_REG_IDX(
						_DMA_FSM_GROUP_FSM_CTRL_PACK_REQ_XB_IDX,
						_DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_pack_dest_height = dma_reg_load(ID,
					   DMA_CG_INFO_REG_IDX(
					       _DMA_FSM_GROUP_FSM_CTRL_PACK_WR_YB_IDX,
					       _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_pack_dest_width = dma_reg_load(ID,
					  DMA_CG_INFO_REG_IDX(
					      _DMA_FSM_GROUP_FSM_CTRL_PACK_WR_XB_IDX,
					      _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_pack_source_elems = dma_reg_load(ID,
					    DMA_CG_INFO_REG_IDX(
						_DMA_FSM_GROUP_FSM_CTRL_PACK_ELEM_REQ_IDX,
						_DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_pack_dest_elems = dma_reg_load(ID,
					  DMA_CG_INFO_REG_IDX(
					      _DMA_FSM_GROUP_FSM_CTRL_PACK_ELEM_WR_IDX,
					      _DMA_FSM_GROUP_FSM_CTRL_IDX));
	state->fsm_ctrl_pack_extension = dma_reg_load(ID,
					 DMA_CG_INFO_REG_IDX(
					     _DMA_FSM_GROUP_FSM_CTRL_PACK_S_Z_IDX,
					     _DMA_FSM_GROUP_FSM_CTRL_IDX));

	tmp = dma_reg_load(ID,
			   DMA_CG_INFO_REG_IDX(
			       _DMA_FSM_GROUP_FSM_PACK_STATE_IDX,
			       _DMA_FSM_GROUP_FSM_PACK_IDX));
	state->pack_idle     = tmp & 0x1;
	state->pack_run      = tmp & 0x2;
	state->pack_stalling = tmp & 0x4;
	state->pack_error    = tmp & 0x8;
	state->pack_cnt_height = dma_reg_load(ID,
					      DMA_CG_INFO_REG_IDX(
						      _DMA_FSM_GROUP_FSM_PACK_CNT_YB_IDX,
						      _DMA_FSM_GROUP_FSM_PACK_IDX));
	state->pack_src_cnt_width = dma_reg_load(ID,
				    DMA_CG_INFO_REG_IDX(
					_DMA_FSM_GROUP_FSM_PACK_CNT_XB_REQ_IDX,
					_DMA_FSM_GROUP_FSM_PACK_IDX));
	state->pack_dest_cnt_width = dma_reg_load(ID,
				     DMA_CG_INFO_REG_IDX(
					 _DMA_FSM_GROUP_FSM_PACK_CNT_XB_WR_IDX,
					 _DMA_FSM_GROUP_FSM_PACK_IDX));

	tmp = dma_reg_load(ID,
			   DMA_CG_INFO_REG_IDX(
			       _DMA_FSM_GROUP_FSM_REQ_STATE_IDX,
			       _DMA_FSM_GROUP_FSM_REQ_IDX));
	/* state->read_state = (dma_rw_states_t)tmp; */
	if (tmp == 0)
		state->read_state = DMA_RW_STATE_IDLE;
	if (tmp == 1)
		state->read_state = DMA_RW_STATE_REQ;
	if (tmp == 2)
		state->read_state = DMA_RW_STATE_NEXT_LINE;
	if (tmp == 3)
		state->read_state = DMA_RW_STATE_UNLOCK_CHANNEL;
	state->read_cnt_height = dma_reg_load(ID,
					      DMA_CG_INFO_REG_IDX(
						      _DMA_FSM_GROUP_FSM_REQ_CNT_YB_IDX,
						      _DMA_FSM_GROUP_FSM_REQ_IDX));
	state->read_cnt_width = dma_reg_load(ID,
					     DMA_CG_INFO_REG_IDX(
						     _DMA_FSM_GROUP_FSM_REQ_CNT_XB_IDX,
						     _DMA_FSM_GROUP_FSM_REQ_IDX));

	tmp = dma_reg_load(ID,
			   DMA_CG_INFO_REG_IDX(
			       _DMA_FSM_GROUP_FSM_WR_STATE_IDX,
			       _DMA_FSM_GROUP_FSM_WR_IDX));
	/* state->write_state = (dma_rw_states_t)tmp; */
	if (tmp == 0)
		state->write_state = DMA_RW_STATE_IDLE;
	if (tmp == 1)
		state->write_state = DMA_RW_STATE_REQ;
	if (tmp == 2)
		state->write_state = DMA_RW_STATE_NEXT_LINE;
	if (tmp == 3)
		state->write_state = DMA_RW_STATE_UNLOCK_CHANNEL;
	state->write_height = dma_reg_load(ID,
/* bench 12956.3.0 e679cb2f5553 */
/* bench 12956.3.1 ed0c55ac3b98 */
/* bench 12956.3.2 979d0e49c774 */
/* bench 12956.3.3 252743008f7d */
/* bench 12956.3.4 c1e424323a83 */
/* bench 12956.3.5 8a36e7afed80 */
	state->write_width = dma_reg_load(ID,
					  DMA_CG_INFO_REG_IDX(
					      _DMA_FSM_GROUP_FSM_WR_CNT_XB_IDX,
					      _DMA_FSM_GROUP_FSM_WR_IDX));

	for (i = 0; i < HIVE_ISP_NUM_DMA_CONNS; i++) {
		dma_port_state_t *port = &state->port_states[i];

		tmp = dma_reg_load(ID, DMA_DEV_INFO_REG_IDX(0, i));
		port->req_cs   = ((tmp & 0x1) != 0);
		port->req_we_n = ((tmp & 0x2) != 0);
		port->req_run  = ((tmp & 0x4) != 0);
		port->req_ack  = ((tmp & 0x8) != 0);

		tmp = dma_reg_load(ID, DMA_DEV_INFO_REG_IDX(1, i));
		port->send_cs   = ((tmp & 0x1) != 0);
		port->send_we_n = ((tmp & 0x2) != 0);
		port->send_run  = ((tmp & 0x4) != 0);
		port->send_ack  = ((tmp & 0x8) != 0);

		tmp = dma_reg_load(ID, DMA_DEV_INFO_REG_IDX(2, i));
		if (tmp & 0x1)
			port->fifo_state = DMA_FIFO_STATE_WILL_BE_FULL;
		if (tmp & 0x2)
/* bench 21535.6.0 a929f28efbd2 */
/* bench 21535.6.1 c0864423695e */
/* bench 21535.6.2 92b708e0ad84 */
/* bench 21535.6.3 1d9d9415d834 */
/* bench 21535.6.4 cd86f320696a */
/* bench 21535.6.5 fe356b78fc0f */
/* bench 21535.6.6 3017d894cdc3 */
/* bench 21535.6.7 9e557e9fe397 */
/* bench 21535.6.8 7506800dc4ba */
/* bench 21535.6.9 8d7a32922efd */
/* bench 21535.6.10 442c45f87004 */
			port->fifo_state = DMA_FIFO_STATE_EMPTY;
		port->fifo_counter = tmp >> 3;
	}

	for (i = 0; i < HIVE_DMA_NUM_CHANNELS; i++) {
		dma_channel_state_t *ch = &state->channel_states[i];

		ch->connection = DMA_GET_CONNECTION(dma_reg_load(ID,
						    DMA_CHANNEL_PARAM_REG_IDX(i,
							    _DMA_PACKING_SETUP_PARAM)));
		ch->sign_extend = DMA_GET_EXTENSION(dma_reg_load(ID,
						    DMA_CHANNEL_PARAM_REG_IDX(i,
							    _DMA_PACKING_SETUP_PARAM)));
		ch->height = dma_reg_load(ID,
					  DMA_CHANNEL_PARAM_REG_IDX(i,
						  _DMA_HEIGHT_PARAM));
		ch->stride_a = dma_reg_load(ID,
					    DMA_CHANNEL_PARAM_REG_IDX(i,
						    _DMA_STRIDE_A_PARAM));
		ch->elems_a = DMA_GET_ELEMENTS(dma_reg_load(ID,
					       DMA_CHANNEL_PARAM_REG_IDX(i,
						       _DMA_ELEM_CROPPING_A_PARAM)));
		ch->cropping_a = DMA_GET_CROPPING(dma_reg_load(ID,
						  DMA_CHANNEL_PARAM_REG_IDX(i,
							  _DMA_ELEM_CROPPING_A_PARAM)));
		ch->width_a = dma_reg_load(ID,
					   DMA_CHANNEL_PARAM_REG_IDX(i,
						   _DMA_WIDTH_A_PARAM));
		ch->stride_b = dma_reg_load(ID,
					    DMA_CHANNEL_PARAM_REG_IDX(i,
						    _DMA_STRIDE_B_PARAM));
		ch->elems_b = DMA_GET_ELEMENTS(dma_reg_load(ID,
					       DMA_CHANNEL_PARAM_REG_IDX(i,
						       _DMA_ELEM_CROPPING_B_PARAM)));
		ch->cropping_b = DMA_GET_CROPPING(dma_reg_load(ID,
						  DMA_CHANNEL_PARAM_REG_IDX(i,
							  _DMA_ELEM_CROPPING_B_PARAM)));
		ch->width_b = dma_reg_load(ID,
					   DMA_CHANNEL_PARAM_REG_IDX(i,
						   _DMA_WIDTH_B_PARAM));
	}
}

void
dma_set_max_burst_size(const dma_ID_t ID, dma_connection conn,
		       uint32_t max_burst_size)
{
	assert(ID < N_DMA_ID);
	assert(max_burst_size > 0);
	dma_reg_store(ID, DMA_DEV_INFO_REG_IDX(_DMA_DEV_INTERF_MAX_BURST_IDX, conn),
		      max_burst_size - 1);
}
