# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../TRABAJO.srcs/sources_1/new/EDGEDTCTR.vhd" \
"../../../../../TRABAJO.srcs/sources_1/new/SEMAFORO.vhd" \
"../../../../../TRABAJO.srcs/sources_1/new/SYNCHRNZR.vhd" \
"../../../../../TRABAJO.srcs/sources_1/new/top.vhd" \

# Do not sort compile order
nosort
