#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun  9 00:53:53 2025
# Process ID: 9815
# Current directory: /home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.runs/rgb2ycbcr_latency6_0_synth_1
# Command line: vivado -log rgb2ycbcr_latency6_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr_latency6_0.tcl
# Log file: /home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.runs/rgb2ycbcr_latency6_0_synth_1/rgb2ycbcr_latency6_0.vds
# Journal file: /home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.runs/rgb2ycbcr_latency6_0_synth_1/vivado.jou
# Running On: Asus-Vivobook, OS: Linux, CPU Frequency: 3703.814 MHz, CPU Physical cores: 12, Host memory: 16420 MB
#-----------------------------------------------------------
source rgb2ycbcr_latency6_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/pawsooon/ip_repo2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/pawsooon/ip_repo_MATLABB'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repository/rgb_2_ycbcr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pawsooon/Vivado/ip_repository/divider_32_21'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rgb2ycbcr_latency6_0
Command: synth_design -top rgb2ycbcr_latency6_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9942
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2917.891 ; gain = 236.801 ; free physical = 2413 ; free virtual = 8627
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3890.457; parent = 2921.863; children = 968.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_latency6_0' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/synth/rgb2ycbcr_latency6_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at '/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/mult_gen_0/synth/mult_gen_0.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (0#1) [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at '/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/c_addsub_0/synth/c_addsub_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (0#1) [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'opoznienie2' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/opoznienie2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'opoznienie2' (0#1) [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/opoznienie2.v:24]
INFO: [Synth 8-6157] synthesizing module 'opoznienie2__parameterized0' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/opoznienie2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'opoznienie2__parameterized0' (0#1) [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/opoznienie2.v:24]
INFO: [Synth 8-6157] synthesizing module 'opoznienie2__parameterized1' [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/opoznienie2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'opoznienie2__parameterized1' (0#1) [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/opoznienie2.v:24]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (0#1) [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_latency6_0' (0#1) [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/synth/rgb2ycbcr_latency6_0.v:53]
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_14_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_14_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[47] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[46] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[45] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[44] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[43] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[42] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[41] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[40] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[39] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[38] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[37] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[36] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[35] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[34] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[33] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[32] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[31] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[30] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[29] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[28] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[27] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[26] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[25] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[21] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[20] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[19] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[18] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[17] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[16] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[15] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[14] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[13] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[12] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[11] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[10] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[9] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[8] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[7] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[6] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[5] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[4] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[3] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[2] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[1] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[0] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[21] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[20] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[19] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[18] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[17] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[16] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[15] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[14] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[13] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[12] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[11] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[10] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[9] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[8] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[7] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[6] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[5] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[4] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[3] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[2] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[1] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[0] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port SUBTRACT in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRY_IN in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCASC_IN[47] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCASC_IN[46] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port PCASC_IN[45] in module dsp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3016.828 ; gain = 335.738 ; free physical = 2681 ; free virtual = 8909
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3985.426; parent = 3016.832; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3034.641 ; gain = 353.551 ; free physical = 2684 ; free virtual = 8913
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.238; parent = 3034.645; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3034.641 ; gain = 353.551 ; free physical = 2684 ; free virtual = 8913
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4003.238; parent = 3034.645; children = 968.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3040.578 ; gain = 0.000 ; free physical = 2645 ; free virtual = 8874
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.runs/rgb2ycbcr_latency6_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.runs/rgb2ycbcr_latency6_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3197.391 ; gain = 0.000 ; free physical = 2617 ; free virtual = 8846
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3197.391 ; gain = 0.000 ; free physical = 2617 ; free virtual = 8845
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3197.391 ; gain = 516.301 ; free physical = 2572 ; free virtual = 8805
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4133.973; parent = 3165.379; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3197.391 ; gain = 516.301 ; free physical = 2572 ; free virtual = 8805
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4133.973; parent = 3165.379; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_1_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_1_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_1_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_2_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_3_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_3_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_3_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_1_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_1_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_2_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_3_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_3_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_Cb_128. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_Cr_128. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3197.391 ; gain = 516.301 ; free physical = 2572 ; free virtual = 8805
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4133.973; parent = 3165.379; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3197.391 ; gain = 516.301 ; free physical = 2572 ; free virtual = 8806
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4133.973; parent = 3165.379; children = 968.594
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/delay_cr2' (opoznienie2__parameterized0) to 'inst/delay_cb2'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/delay_1/delay_line_reg[0]' and it is trimmed from '9' to '8' bits. [/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.gen/sources_1/ip/rgb2ycbcr_latency6_0/src/opoznienie2.v:42]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3197.391 ; gain = 516.301 ; free physical = 2505 ; free virtual = 8744
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.657; parent = 2068.429; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4133.973; parent = 3165.379; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3563.859 ; gain = 882.770 ; free physical = 1570 ; free virtual = 7854
Synthesis current peak Physical Memory [PSS] (MB): peak = 2793.146; parent = 2624.933; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.457; parent = 3563.863; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3563.859 ; gain = 882.770 ; free physical = 1562 ; free virtual = 7846
Synthesis current peak Physical Memory [PSS] (MB): peak = 2794.353; parent = 2626.140; children = 168.229
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.457; parent = 3563.863; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3571.867 ; gain = 890.777 ; free physical = 1669 ; free virtual = 7953
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.076; parent = 2640.070; children = 182.006
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4540.465; parent = 3571.871; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3577.805 ; gain = 896.715 ; free physical = 1695 ; free virtual = 7974
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.274; parent = 2640.269; children = 182.006
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4546.402; parent = 3577.809; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3577.805 ; gain = 896.715 ; free physical = 1695 ; free virtual = 7974
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.274; parent = 2640.269; children = 182.006
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4546.402; parent = 3577.809; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3577.805 ; gain = 896.715 ; free physical = 1699 ; free virtual = 7978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.552; parent = 2640.546; children = 182.006
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4546.402; parent = 3577.809; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3577.805 ; gain = 896.715 ; free physical = 1699 ; free virtual = 7978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.583; parent = 2640.577; children = 182.006
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4546.402; parent = 3577.809; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3577.805 ; gain = 896.715 ; free physical = 1699 ; free virtual = 7978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.583; parent = 2640.577; children = 182.006
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4546.402; parent = 3577.809; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3577.805 ; gain = 896.715 ; free physical = 1699 ; free virtual = 7978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.583; parent = 2640.577; children = 182.006
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4546.402; parent = 3577.809; children = 968.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | ((A'*B)')'  | 8      | 16     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 14     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp         | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     9|
|2     |DSP_A_B_DATA    |     9|
|3     |DSP_C_DATA      |     9|
|4     |DSP_MULTIPLIER  |     9|
|5     |DSP_M_DATA      |     9|
|6     |DSP_OUTPUT      |     9|
|7     |DSP_PREADD      |     9|
|8     |DSP_PREADD_DATA |     9|
|9     |LUT1            |     2|
|10    |LUT2            |    48|
|11    |MUXCY           |    56|
|12    |SRL16E          |     3|
|13    |XORCY           |    64|
|14    |FDRE            |   102|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3577.805 ; gain = 896.715 ; free physical = 1699 ; free virtual = 7978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.614; parent = 2640.608; children = 182.006
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4546.402; parent = 3577.809; children = 968.594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3577.805 ; gain = 733.965 ; free physical = 1741 ; free virtual = 8021
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3577.812 ; gain = 896.715 ; free physical = 1741 ; free virtual = 8021
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3577.812 ; gain = 0.000 ; free physical = 1820 ; free virtual = 8100
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3614.492 ; gain = 0.000 ; free physical = 1773 ; free virtual = 8053
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  (CARRY4) => CARRY8: 8 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 9 instances

Synth Design complete, checksum: 59f35c09
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3614.492 ; gain = 1841.496 ; free physical = 1986 ; free virtual = 8266
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.runs/rgb2ycbcr_latency6_0_synth_1/rgb2ycbcr_latency6_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rgb2ycbcr_latency6_0, cache-ID = 7f0d136867315d2c
INFO: [Coretcl 2-1174] Renamed 98 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/pawsooon/Vivado/operacje_kontekstowe/video_passthrough_kria/video_passthrough_kria.runs/rgb2ycbcr_latency6_0_synth_1/rgb2ycbcr_latency6_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2ycbcr_latency6_0_utilization_synth.rpt -pb rgb2ycbcr_latency6_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  9 00:54:28 2025...
