read_verilog -sv {/home/shenghuan/Projects/github/SiYuan/de/inc/axi_pkg.sv /home/shenghuan/Projects/github/SiYuan/de/inc/dbg_pkg.sv /home/shenghuan/Projects/github/SiYuan/de/inc/sy_pkg.sv /home/shenghuan/Projects/github/SiYuan/de/inc/tl_pkg.sv /home/shenghuan/Projects/github/SiYuan/de/inc/sy_axi.sv /home/shenghuan/Projects/github/SiYuan/de/inc/sy_soc_pkg.sv /home/shenghuan/Projects/github/SiYuan/de/inc/reg_intf.sv /home/shenghuan/Projects/github/SiYuan/de/inc/reg_intf_pkg.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_pkg.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv}
read_verilog -sv {/home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_f2icast.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_fma.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_opgroup_fmt_slice.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_divsqrt_multi.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_f2fcast.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_fma_multi.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_pipe_out.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_opgroup_multifmt_slice.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_classifier.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_top.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_noncomp.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_cast_multi.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_pipe_inside_fma.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_opgroup_block.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_i2fcast.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_pipe_in.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_pipe_inside_cast.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpnew_rounding.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv /home/shenghuan/Projects/github/SiYuan/de/ip/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv /home/shenghuan/Projects/github/SiYuan/de/ip/sram/sdp_512x64sd1_wrap.sv /home/shenghuan/Projects/github/SiYuan/de/ip/rv_plic/rtl/plic_regmap.sv /home/shenghuan/Projects/github/SiYuan/de/ip/rv_plic/rtl/rv_plic_gateway.sv /home/shenghuan/Projects/github/SiYuan/de/ip/rv_plic/rtl/rv_plic_target.sv /home/shenghuan/Projects/github/SiYuan/de/ip/rv_plic/rtl/plic_top.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/slib_edge_detect.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/slib_input_sync.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/slib_clock_div.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/apb_uart_wrap.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/slib_fifo.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/uart_baudgen.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/apb_uart.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/uart_transmitter.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/uart_interrupt.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/slib_mv_filter.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/slib_input_filter.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/slib_counter.sv /home/shenghuan/Projects/github/SiYuan/de/ip/apb_uart/src/uart_receiver.sv /home/shenghuan/Projects/github/SiYuan/de/ip/algebra/div64x64_d20_wrap.sv /home/shenghuan/Projects/github/SiYuan/de/ip/algebra/mul64x64_d3_wrap.sv}
read_verilog -sv {/home/shenghuan/Projects/github/SiYuan/de/utils/rr_arb_tree.sv /home/shenghuan/Projects/github/SiYuan/de/utils/oneHot2Int.sv /home/shenghuan/Projects/github/SiYuan/de/utils/lzc.sv /home/shenghuan/Projects/github/SiYuan/de/utils/stream_arbiter_flushable.sv /home/shenghuan/Projects/github/SiYuan/de/utils/stream_arbiter.sv /home/shenghuan/Projects/github/SiYuan/de/utils/spill_register.sv /home/shenghuan/Projects/github/SiYuan/de/utils/sync.sv /home/shenghuan/Projects/github/SiYuan/de/utils/pulp_clock_gating.sv /home/shenghuan/Projects/github/SiYuan/de/utils/sync_wedge.sv /home/shenghuan/Projects/github/SiYuan/de/utils/apb_to_reg.sv /home/shenghuan/Projects/github/SiYuan/de/utils/fan_ctrl.sv /home/shenghuan/Projects/github/SiYuan/de/utils/rstgen_bypass.sv /home/shenghuan/Projects/github/SiYuan/de/utils/rstgen.sv /home/shenghuan/Projects/github/SiYuan/de/utils/sdp_bram_fifo.sv /home/shenghuan/Projects/github/SiYuan/de/utils/fifo_v3.sv}
read_verilog -sv {/home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_fet.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_ctrl.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_instr_realign.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_compressed_dec.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/fpu_warp.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_fp_reg.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_instr_buffer.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_csr_regfile.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_mdu.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_lsu.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_alu.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_reg.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_fpu.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ppl/sy_ppl_dec.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_buffer/tl_buffer.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_buffer/tl_identity.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_buffer/tl_buf.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_addr_router_C.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_addr_router_D.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_addr_router_E.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_xbar_m2s.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_arbiter.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_arbiter_B.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_xbar.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_arbiter_C.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_arbiter_D.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_xbar_s2m.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_addr_router_A.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_arbiter_A.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_xbar/tl_addr_router_B.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_connect/tl_master_connect.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_connect/tl_slave2master.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_connect/tl_slave_connect.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl2amba/TL2Mem.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl2amba/TL2Reg.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl2amba/TL2AXI4.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl2amba/TL2APB.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_probe_ctrl.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl/tl_intf.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_cache/sy_dcache/sy_dcache_ctrl.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_cache/sy_dcache/sy_dcache_missunit.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_cache/sy_dcache/sy_dcache_mem.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_cache/sy_icache.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_cache/sy_dcache.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_cache/sy_L1_cache.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_clint/sy_clint.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_npu/tl_c_trans_a.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_npu/sy_npu_mem.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_npu/sy_npu.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_plic/sy_plic.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_mmu/cva6_ptw.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_mmu/cva6_tlb.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_mmu/cva6_mmu.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_dma/sy_dma.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_ddr.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_bootrom.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_tl_xbar.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_axi4_arbiter.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_main_mem.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_core.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_uart.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_spi.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy/sy_gpio.sv}
read_verilog -sv {/home/shenghuan/Projects/github/SiYuan/de/ip/bootrom_fpga/bootrom.sv /home/shenghuan/Projects/github/SiYuan/de/src/sy_soc_genesys2.sv}
