{
   guistr: "# # String gsaved with Nlview version 6.3.3  2013-08-16 bk=1.2871 VDI=33 GEI=35
#  -string -flagsOSRD
preplace port Clk_in -pg 1 -y 640 -defaultsOSRD
preplace port load_data_out -pg 1 -y 1460 -defaultsOSRD
preplace port display_reset -pg 1 -y 1240 -defaultsOSRD
preplace port DDR -pg 1 -y 600 -defaultsOSRD -left
preplace port control_rdy_II -pg 1 -y 1360 -defaultsOSRD
preplace port MZ_Happy -pg 1 -y 1760 -defaultsOSRD
preplace port sync24 -pg 1 -y 350 -defaultsOSRD
preplace port sync -pg 1 -y 330 -defaultsOSRD
preplace port Outtt -pg 1 -y 530 -defaultsOSRD
preplace port reset_clk -pg 1 -y 940 -defaultsOSRD
preplace port backup_clk_in_use -pg 1 -y 540 -defaultsOSRD
preplace port gt_in -pg 1 -y 310 -defaultsOSRD
preplace port read_data_in -pg 1 -y 620 -defaultsOSRD
preplace port read_clk_out -pg 1 -y 1480 -defaultsOSRD
preplace port mtcamimic_rdy -pg 1 -y 1400 -defaultsOSRD
preplace port tellie_delay_in -pg 1 -y 1540 -defaultsOSRD
preplace port generic_delay_in -pg 1 -y 1520 -defaultsOSRD
preplace port tellie_delay_out -pg 1 -y 180 -defaultsOSRD
preplace port caen_rdy -pg 1 -y 1380 -defaultsOSRD
preplace port clocks_rdy -pg 1 -y 1420 -defaultsOSRD
preplace port control_rdy -pg 1 -y 1340 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 560 -defaultsOSRD -left
preplace port load_clk_out -pg 1 -y 1440 -defaultsOSRD
preplace port smellie_delay_in -pg 1 -y 1560 -defaultsOSRD
preplace port display_latch -pg 1 -y 1260 -defaultsOSRD
preplace port generic_delay_out -pg 1 -y 1520 -defaultsOSRD
preplace port enablemux -pg 1 -y 1320 -defaultsOSRD
preplace port Outt -pg 1 -y 100 -defaultsOSRD
preplace port delay_gt -pg 1 -y 820 -defaultsOSRD
preplace port smellie_delay_out -pg 1 -y 1620 -defaultsOSRD
preplace port display_count -pg 1 -y 1280 -defaultsOSRD
preplace port trig_out -pg 1 -y 70 -defaultsOSRD
preplace portBus muxer -pg 1 -y 1300 -defaultsOSRD
preplace portBus mtca_mimic_in -pg 1 -y 270 -defaultsOSRD
preplace portBus speaker -pg 1 -y 450 -defaultsOSRD
preplace portBus ext_trig_in -pg 1 -y 290 -defaultsOSRD
preplace portBus generic_pulser_out -pg 1 -y 1500 -defaultsOSRD
preplace portBus smellie_pulser_out -pg 1 -y 1640 -defaultsOSRD
preplace portBus tellie_pulser_out -pg 1 -y 1600 -defaultsOSRD
preplace inst prescaleSignal_0 -pg 1 -lvl 8 -y 300 -defaultsOSRD
preplace inst tellieDelay -pg 1 -lvl 4 -y 1050 -defaultsOSRD
preplace inst gtDelay -pg 1 -lvl 7 -y 820 -defaultsOSRD
preplace inst genericPulser -pg 1 -lvl 3 -y 1230 -defaultsOSRD
preplace inst MZ_Happy -pg 1 -lvl 3 -y 1760 -defaultsOSRD
preplace inst comboTrigger_0 -pg 1 -lvl 3 -y 520 -defaultsOSRD
preplace inst triggers_0 -pg 1 -lvl 5 -y 550 -defaultsOSRD
preplace inst TrigWordDelay_0 -pg 1 -lvl 6 -y 670 -defaultsOSRD
preplace inst oneshot_pulse_0 -pg 1 -lvl 6 -y 1380 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -y 1940 -defaultsOSRD
preplace inst smellieDelay -pg 1 -lvl 4 -y 1320 -defaultsOSRD
preplace inst genericDelay -pg 1 -lvl 5 -y 1430 -defaultsOSRD
preplace inst telliePulser -pg 1 -lvl 3 -y 1410 -defaultsOSRD
preplace inst oneshot_pulse_1 -pg 1 -lvl 6 -y 1110 -defaultsOSRD
preplace inst smelliePulser -pg 1 -lvl 3 -y 1600 -defaultsOSRD
preplace inst countDisplay_0 -pg 1 -lvl 7 -y 1260 -defaultsOSRD
preplace inst prescaleTrigger_0 -pg 1 -lvl 3 -y 740 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 130 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 70 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 6 -y 360 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 5 -y 70 -defaultsOSRD
preplace inst ShiftRegisters_0 -pg 1 -lvl 7 -y 1600 -defaultsOSRD
preplace inst clockLogic_0 -pg 1 -lvl 6 -y 890 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 6 -y 490 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 7 -y 70 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 8 -y 450 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 7 -y 360 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 6 -y 180 -defaultsOSRD
preplace inst util_reduced_logic_2 -pg 1 -lvl 7 -y 490 -defaultsOSRD
preplace inst burstTrigger_0 -pg 1 -lvl 3 -y 90 -defaultsOSRD
preplace inst buttonTrigger_0 -pg 1 -lvl 3 -y 930 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 970 -defaultsOSRD
preplace inst util_reduced_logic_3 -pg 1 -lvl 7 -y 180 -defaultsOSRD
preplace inst implement_gtid_0 -pg 1 -lvl 7 -y 640 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -y 980 -defaultsOSRD
preplace inst fifo_readout_0 -pg 1 -lvl 7 -y 1040 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 490 -defaultsOSRD
preplace netloc axi_interconnect_0_M13_AXI 1 2 4 1010 1340 NJ 1430 NJ 1340 NJ
preplace netloc axi_interconnect_0_M08_AXI 1 2 5 1000 840 NJ 790 NJ 790 NJ 790 NJ
preplace netloc triggers_0_trigger_async_mask 1 5 1 2450
preplace netloc util_reduced_logic_3_Res 1 7 2 NJ 180 N
preplace netloc triggers_0_gtid_out 1 5 2 NJ 570 3040
preplace netloc clockLogic_0_reset_clk 1 6 3 NJ 920 NJ 830 3740
preplace netloc MZ_Happy_pulser_out 1 3 6 NJ 1760 NJ 1760 NJ 1760 NJ 1760 NJ 1760 N
preplace netloc triggerOut_0_trig_out 1 7 2 NJ 70 3740
preplace netloc axi_interconnect_0_M07_AXI 1 2 4 1090 1020 NJ 950 NJ 1080 NJ
preplace netloc backup_clk_in_use_1 1 0 6 NJ 660 NJ 410 NJ 860 NJ 870 NJ 870 2450
preplace netloc prescaleSignal_0_output 1 7 2 3410 220 3740
preplace netloc util_vector_logic_0_Res 1 6 1 N
preplace netloc processing_system7_0_FIXED_IO 1 0 2 NJ 600 620
preplace netloc countDisplay_0_display_latch 1 7 2 N 1260 NJ
preplace netloc triggers_0_counter_mask 1 5 1 2490
preplace netloc gt_in_1 1 0 5 NJ 310 NJ 310 NJ 310 NJ 310 2030
preplace netloc prescaleTrigger_0_s00_axi_trigout 1 3 1 1520
preplace netloc axi_interconnect_0_M04_AXI 1 2 3 N 830 NJ 670 NJ
preplace netloc fifo_generator_0_empty 1 6 2 3040 1350 3390
preplace netloc axi_interconnect_0_M22_AXI 1 2 1 1100
preplace netloc axi_interconnect_0_M18_AXI 1 2 1 930
preplace netloc xlconcat_1_dout 1 5 1 2480
preplace netloc axi_interconnect_0_M12_AXI 1 2 1 1020
preplace netloc triggers_0_speaker 1 1 7 700 370 NJ 370 NJ 370 NJ 370 NJ 430 NJ 430 3400
preplace netloc testPulser_0_pulser_out 1 3 6 NJ 1230 NJ 1230 NJ 1230 NJ 1180 NJ 1180 3740
preplace netloc xlconcat_0_dout 1 4 2 2080 140 2490
preplace netloc fifo_readout_0_renable 1 7 1 3350
preplace netloc ShiftRegs_0_mtcamimic_rdy 1 7 2 NJ 1660 3730
preplace netloc axi_interconnect_0_M16_AXI 1 2 2 N 1070 NJ
preplace netloc triggers_0_speaker_scale 1 5 3 NJ 560 NJ 550 3340
preplace netloc s00_axi_userin_2_1 1 0 4 NJ 1540 NJ 1540 NJ 1130 1540
preplace netloc processing_system7_0_DDR 1 0 2 NJ 610 630
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 950
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 980
preplace netloc testDelay_2_s00_axi_userout 1 3 2 1580 970 1990
preplace netloc testDelay_0_s00_axi_userout1 1 7 2 NJ 820 N
preplace netloc sync_1 1 0 5 NJ 630 NJ 380 NJ 610 NJ 550 N
preplace netloc oneshot_pulse_1_pulse_o 1 6 1 2980
preplace netloc fifo_generator_0_dout 1 6 2 3040 940 3340
preplace netloc testDelay_3_s00_axi_userout 1 3 6 1570 1410 2060 1520 NJ 1520 NJ 1470 NJ 1620 NJ
preplace netloc axi_interconnect_0_M20_AXI 1 2 4 990 650 NJ 650 NJ 720 NJ
preplace netloc triggers_0_speaker_mask 1 5 1 2460
preplace netloc axi_interconnect_0_M05_AXI 1 2 5 1030 1010 NJ 940 NJ 990 NJ 990 NJ
preplace netloc axi_interconnect_0_M19_AXI 1 2 1 950
preplace netloc testPulser_0_pulser_out1 1 3 6 NJ 1440 NJ 1350 NJ 1480 NJ 1460 NJ 1460 3710
preplace netloc ShiftRegs_0_control_rdy 1 7 2 3410 1360 3780
preplace netloc axi_interconnect_0_M09_AXI 1 2 5 1000 1030 NJ 960 NJ 1090 NJ 1030 NJ
preplace netloc oneshot_pulse_0_pulse_o 1 6 3 NJ 1380 NJ 1380 3690
preplace netloc s00_axi_userin_1 1 0 5 NJ 1580 NJ 1580 NJ 1520 NJ 1520 2050
preplace netloc axi_interconnect_0_M10_AXI 1 2 4 1060 850 NJ 860 NJ 860 NJ
preplace netloc triggerOut_0_counter 1 5 3 2520 1300 NJ 1370 3330
preplace netloc ShiftRegs_0_muxer 1 7 2 3390 1630 NJ
preplace netloc implement_gtid_0_gtid 1 4 4 2070 710 NJ 590 NJ 560 3320
preplace netloc mtca_mimic_in_1 1 0 4 NJ 270 NJ 270 NJ 270 1500
preplace netloc sync24_1 1 0 5 NJ 640 NJ 390 NJ 620 NJ 620 2000
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 260 620 690 1550 1070 630 NJ 630 2030 1200 2490 1470 3020 910 3400
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 980
preplace netloc triggerOut_0_tubii_word 1 5 3 NJ 780 NJ 730 3400
preplace netloc ShiftRegs_0_caen_rdy 1 7 2 3370 1650 NJ
preplace netloc axi_interconnect_0_M17_AXI 1 2 2 1000 1150 NJ
preplace netloc fifo_generator_0_full 1 6 2 3030 1360 3370
preplace netloc ShiftRegs_0_clk_out 1 7 2 NJ 1680 3760
preplace netloc ext_trig_in_1 1 0 4 NJ 290 NJ 290 1120 10 1560
preplace netloc readShift_0_clk_out 1 7 2 NJ 1700 3780
preplace netloc util_vector_logic_1_Res 1 6 1 N
preplace netloc util_vector_logic_3_Res 1 8 1 N
preplace netloc axi_interconnect_0_M14_AXI 1 2 1 970
preplace netloc buttonTrigger_0_button_trigger_out 1 3 1 1540
preplace netloc TrigWordDelay_0_wordout 1 4 3 2080 690 NJ 580 2970
preplace netloc ShiftRegs_0_enablemux 1 7 2 3380 1640 NJ
preplace netloc countDisplay_0_display_pulse_o 1 7 2 N 1280 NJ
preplace netloc M00_ARESETN_1 1 1 7 670 260 1080 1140 1560 1420 2040 1210 2510 1290 2990 310 NJ
preplace netloc axi_interconnect_0_M15_AXI 1 2 3 960 1490 NJ 1490 NJ
preplace netloc fifo_readout_0_read 1 7 1 3380
preplace netloc triggerOut_0_trig_word 1 5 1 2450
preplace netloc util_vector_logic_2_Res 1 6 1 N
preplace netloc ShiftRegs_0_data_out 1 7 2 NJ 1690 3770
preplace netloc axi_interconnect_0_M21_AXI 1 2 5 1050 660 NJ 660 NJ 760 NJ 760 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 660
preplace netloc fifo_readout_0_reset 1 7 1 N
preplace netloc testDelay_0_s00_axi_userout 1 5 1 2500
preplace netloc triggers_0_trigger_mask 1 5 1 2430
preplace netloc comboTrigger_0_s00_axi_trigout 1 3 1 1510
preplace netloc util_vector_logic_4_Res 1 6 1 N
preplace netloc burstTrigger_0_s00_axi_trigout1 1 3 1 1550
preplace netloc ShiftRegs_0_clocks_rdy 1 7 2 NJ 1670 3750
preplace netloc data_in_1 1 0 7 NJ 1590 NJ 1590 NJ 1530 NJ 1530 NJ 1590 NJ 1590 N
preplace netloc testPulser_1_pulser_out 1 3 6 NJ 1600 NJ 1740 NJ 1740 NJ 1740 NJ 1740 3790
preplace netloc axi_interconnect_0_M03_AXI 1 2 6 970 280 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc axi_interconnect_0_M11_AXI 1 2 5 1040 1160 NJ 1220 NJ 1220 NJ 1220 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 930
preplace netloc triggerOut_0_gtrigout 1 1 8 710 400 NJ 640 NJ 640 NJ 700 2460 770 3040 740 3410 530 NJ
preplace netloc clk_in 1 0 4 NJ 650 640 1570 1140 1330 1550
preplace netloc s00_axi_userin_3_1 1 0 4 NJ 1560 NJ 1560 NJ 1310 N
preplace netloc countDisplay_0_display_clr 1 7 2 N 1240 NJ
levelinfo -pg 1 160 440 820 1360 1880 2280 2840 3200 3580 3810
",
}
{
   da_axi4_cnt: "2",
}