EESchema Schematic File Version 4
LIBS:FINAL-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 8
Title "Papillio Due - Clone"
Date "2018-10-06"
Rev "1.0"
Comp "Curso Dise√±o de PCBs - CESE 2018"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3200 2150 900  3200
U 5BB93344
F0 "FPGA" 50
F1 "FPGA.sch" 50
$EndSheet
$Sheet
S 4850 4350 750  1050
U 5BB93347
F0 "Power" 50
F1 "Power.sch" 50
F2 "5V_ARDUINO" I R 5600 5300 50 
F3 "5V_FT2232" I R 5600 5200 50 
$EndSheet
$Sheet
S 6300 2150 950  3200
U 5BB9334A
F0 "FT2232H" 50
F1 "FT2232H.sch" 50
F2 "AD0-JTAG_TCK" O R 7250 2450 50 
F3 "AD1-JTAG_TDI" O R 7250 2550 50 
F4 "AD2-JTAG_TDO" O R 7250 2650 50 
F5 "AD3-JTAG_TMS" O R 7250 2750 50 
F6 "AD4-DTR" O R 7250 2850 50 
F7 "BD0_TXD/MPSSE_TCK" O R 7250 2950 50 
F8 "BD1_RXD/MPSSE_TDI" O R 7250 3050 50 
F9 "BD3_MPSSE_TMS" O R 7250 3150 50 
F10 "BD4-DTR" O R 7250 3250 50 
F11 "5V_FT2232" O R 7250 5250 50 
$EndSheet
$Sheet
S 7750 2100 850  3250
U 5BB9334D
F0 "Arduino" 50
F1 "Arduino.sch" 50
F2 "ARD_RESET" I R 8600 2800 50 
F3 "MEGA_D14" B R 8600 2900 50 
F4 "MEGA_D16" B R 8600 3000 50 
F5 "MEGA_D15" B R 8600 3100 50 
F6 "MEGA_D28/A5" B R 8600 3200 50 
F7 "MEGA_D30/A4" B R 8600 3300 50 
F8 "MEGA_D32/A3" B R 8600 3400 50 
F9 "MEGA_D34/A2" B R 8600 3500 50 
F10 "ATMEGA_A1" B R 8600 3600 50 
F11 "ATMEGA_A0" B R 8600 3700 50 
F12 "5V_ARDUINO" O R 8600 5250 50 
$EndSheet
Wire Wire Line
	5850 5500 7350 5500
Wire Wire Line
	7350 5500 7350 5250
Wire Wire Line
	7350 5250 7250 5250
Wire Wire Line
	5600 5300 5750 5300
Wire Wire Line
	5750 5300 5750 5550
Wire Wire Line
	5750 5550 8750 5550
Wire Wire Line
	8750 5550 8750 5250
Wire Wire Line
	8750 5250 8600 5250
Wire Wire Line
	5850 5200 5850 5500
Wire Wire Line
	5850 5200 5600 5200
$EndSCHEMATC
