

================================================================
== Vivado HLS Report for 'combinational_loop'
================================================================
* Date:           Sat Jan  9 10:36:56 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        combinational_loop_vlhs_002
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.915 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 60.000 ns | 60.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        5|        5|         1|          -|          -|     5|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %led_V), !map !26"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @combinational_loop_s) nounwind"   --->   Operation 4 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %led_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combinational_loop_vlhs_002/combinational_loop.cpp:5]   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [combinational_loop_vlhs_002/combinational_loop.cpp:6]   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [combinational_loop_vlhs_002/combinational_loop.cpp:7]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%op2_assign = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 8 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln7 = icmp eq i3 %op2_assign, -3" [combinational_loop_vlhs_002/combinational_loop.cpp:7]   --->   Operation 9 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%i = add i3 %op2_assign, 1" [combinational_loop_vlhs_002/combinational_loop.cpp:7]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %3, label %2" [combinational_loop_vlhs_002/combinational_loop.cpp:7]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%led_V_read = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %led_V)" [combinational_loop_vlhs_002/combinational_loop.cpp:12]   --->   Operation 13 'read' 'led_V_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i3 %op2_assign to i8" [combinational_loop_vlhs_002/combinational_loop.cpp:12]   --->   Operation 14 'zext' 'zext_ln700' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln700 = add i8 %led_V_read, %zext_ln700" [combinational_loop_vlhs_002/combinational_loop.cpp:12]   --->   Operation 15 'add' 'add_ln700' <Predicate = (!icmp_ln7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i8P(i8* %led_V, i8 %add_ln700)" [combinational_loop_vlhs_002/combinational_loop.cpp:12]   --->   Operation 16 'write' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br label %1" [combinational_loop_vlhs_002/combinational_loop.cpp:7]   --->   Operation 17 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [combinational_loop_vlhs_002/combinational_loop.cpp:14]   --->   Operation 18 'ret' <Predicate = (icmp_ln7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', combinational_loop_vlhs_002/combinational_loop.cpp:7) [8]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', combinational_loop_vlhs_002/combinational_loop.cpp:7) [8]  (0 ns)
	'add' operation ('add_ln700', combinational_loop_vlhs_002/combinational_loop.cpp:12) [16]  (1.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
