{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552872570165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552872570235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 20:29:29 2019 " "Processing started: Sun Mar 17 20:29:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552872570235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552872570235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off cyc1000_template -c cyc1000_template " "Command: quartus_fit --read_settings_files=on --write_settings_files=off cyc1000_template -c cyc1000_template" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552872570235 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1552872570297 ""}
{ "Info" "0" "" "Project  = cyc1000_template" {  } {  } 0 0 "Project  = cyc1000_template" 0 0 "Fitter" 0 0 1552872570298 ""}
{ "Info" "0" "" "Revision = cyc1000_template" {  } {  } 0 0 "Revision = cyc1000_template" 0 0 "Fitter" 0 0 1552872570298 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1552872570371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552872570371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cyc1000_template 10CL025YU256C8G " "Selected device 10CL025YU256C8G for design \"cyc1000_template\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552872570375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552872570428 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552872570428 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 -59 -3437 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of -59 degrees (-3437 ps) for PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/db/PLL12M_altpll.v" 50 -1 0 } } { "" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1552872570469 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[1\] 25 3 0 0 " "Implementing clock multiplication of 25, clock division of 3, and phase shift of 0 degrees (0 ps) for PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/db/PLL12M_altpll.v" 50 -1 0 } } { "" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1552872570469 ""}  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/db/PLL12M_altpll.v" 50 -1 0 } } { "" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1552872570469 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552872570552 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552872570555 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552872570579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552872570579 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1552872570579 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1552872570579 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552872570582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552872570582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552872570582 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1552872570582 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1552872570582 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552872570583 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cyc1000_template.sdc " "Synopsys Design Constraints File file not found: 'cyc1000_template.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1552872571007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1552872571007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1552872571008 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1552872571010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1552872571011 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1552872571012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552872571033 ""}  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/db/PLL12M_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552872571033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552872571033 ""}  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/db/PLL12M_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552872571033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_divider:div1ms\|div_clk  " "Automatically promoted node simple_divider:div1ms\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552872571033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_divider:div1ms\|div_clk~0 " "Destination node simple_divider:div1ms\|div_clk~0" {  } { { "simple_divider.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/simple_divider.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552872571033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1552872571033 ""}  } { { "simple_divider.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/simple_divider.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552872571033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "simple_divider:div250ms\|div_clk  " "Automatically promoted node simple_divider:div250ms\|div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1552872571033 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "simple_divider:div250ms\|div_clk~0 " "Destination node simple_divider:div250ms\|div_clk~0" {  } { { "simple_divider.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/simple_divider.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1552872571033 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1552872571033 ""}  } { { "simple_divider.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/simple_divider.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1552872571033 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552872571186 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552872571186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1552872571187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552872571188 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552872571189 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552872571189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552872571189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552872571190 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552872571199 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1552872571200 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552872571200 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/db/PLL12M_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/PLL12M.v" 107 0 0 } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 44 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1552872571213 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1 clk\[0\] MEM_CLK~output " "PLL \"PLL12M:pllinst\|altpll:altpll_component\|PLL12M_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"MEM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL12M_altpll.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/db/PLL12M_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/home/tcmichals/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL12M.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/PLL12M.v" 107 0 0 } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 44 0 0 } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 31 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1552872571213 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS4 " "Node \"ADBUS4\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADBUS7 " "Node \"ADBUS7\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADBUS7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[0\] " "Node \"A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[10\] " "Node \"A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[11\] " "Node \"A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[12\] " "Node \"A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[13\] " "Node \"A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[1\] " "Node \"A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[2\] " "Node \"A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[3\] " "Node \"A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[4\] " "Node \"A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[5\] " "Node \"A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[6\] " "Node \"A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[7\] " "Node \"A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[8\] " "Node \"A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "A\[9\] " "Node \"A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[0\] " "Node \"BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BA\[1\] " "Node \"BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAS " "Node \"CAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CKE " "Node \"CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_X " "Node \"CLK_X\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_X" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CS " "Node \"CS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D11_R " "Node \"D11_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D12_R " "Node \"D12_R\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[0\] " "Node \"DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQM\[1\] " "Node \"DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[0\] " "Node \"DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[10\] " "Node \"DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[11\] " "Node \"DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[12\] " "Node \"DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[13\] " "Node \"DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[14\] " "Node \"DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[15\] " "Node \"DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[1\] " "Node \"DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[2\] " "Node \"DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[3\] " "Node \"DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[4\] " "Node \"DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[5\] " "Node \"DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[6\] " "Node \"DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[7\] " "Node \"DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[8\] " "Node \"DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DQ\[9\] " "Node \"DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[0\] " "Node \"D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[10\] " "Node \"D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[11\] " "Node \"D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[12\] " "Node \"D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[13\] " "Node \"D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[14\] " "Node \"D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[1\] " "Node \"D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[2\] " "Node \"D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[3\] " "Node \"D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[4\] " "Node \"D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[5\] " "Node \"D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[6\] " "Node \"D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[7\] " "Node \"D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[8\] " "Node \"D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "D\[9\] " "Node \"D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RAS " "Node \"RAS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "WE " "Node \"WE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1552872571228 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1552872571228 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552872571230 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1552872571232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552872571712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552872571753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552872571766 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552872572274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552872572274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552872572443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X9_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y10" {  } { { "loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X9_Y10"} { { 12 { 0 ""} 0 0 10 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552872573181 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552872573181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552872573463 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552872573463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552872573464 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552872573556 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552872573561 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552872573690 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552872573691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552872573822 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552872574123 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1552872574325 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone 10 LP " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_INT1 3.3-V LVTTL B1 " "Pin SEN_INT1 uses I/O standard 3.3-V LVTTL at B1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_INT1 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT1" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_INT2 3.3-V LVTTL C2 " "Pin SEN_INT2 uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_INT2 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_INT2" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_SDI 3.3-V LVTTL G2 " "Pin SEN_SDI uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_SDI } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDI" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_SDO 3.3-V LVTTL G1 " "Pin SEN_SDO uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_SDO } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SDO" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_SPC 3.3-V LVTTL F3 " "Pin SEN_SPC uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_SPC } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_SPC" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SEN_CS 3.3-V LVTTL D1 " "Pin SEN_CS uses I/O standard 3.3-V LVTTL at D1" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SEN_CS } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SEN_CS" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[0\] 3.3-V LVTTL F13 " "Pin PIO\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO[0] } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[0\]" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[1\] 3.3-V LVTTL F15 " "Pin PIO\[1\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO[1] } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[1\]" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[2\] 3.3-V LVTTL F16 " "Pin PIO\[2\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO[2] } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[2\]" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[3\] 3.3-V LVTTL D16 " "Pin PIO\[3\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO[3] } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[3\]" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[4\] 3.3-V LVTTL D15 " "Pin PIO\[4\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO[4] } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[4\]" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[5\] 3.3-V LVTTL C15 " "Pin PIO\[5\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO[5] } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[5\]" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[6\] 3.3-V LVTTL B16 " "Pin PIO\[6\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO[6] } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[6\]" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PIO\[7\] 3.3-V LVTTL C16 " "Pin PIO\[7\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { PIO[7] } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PIO\[7\]" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS2 3.3-V LVTTL R6 " "Pin BDBUS2 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS2 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS2" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3-V LVTTL T6 " "Pin BDBUS3 uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS5 3.3-V LVTTL T5 " "Pin BDBUS5 uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { BDBUS5 } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3-V LVTTL N6 " "Pin USER_BTN uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK12M 3.3-V LVCMOS M2 " "Pin CLK12M uses I/O standard 3.3-V LVCMOS at M2" {  } { { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLK12M } } } { "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tcmichals/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK12M" } } } } { "cyc1000_template.v" "" { Text "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/cyc1000_template.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1552872574328 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1552872574328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/output_files/cyc1000_template.fit.smsg " "Generated suppressed messages file /media/tcmichals/workingDiskHS/cyclone-10/cyc1000/github/github/cyc1000/cyc1000_template/output_files/cyc1000_template.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552872574361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1493 " "Peak virtual memory: 1493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552872574562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 20:29:34 2019 " "Processing ended: Sun Mar 17 20:29:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552872574562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552872574562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552872574562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552872574562 ""}
