{"files":[{"patch":"@@ -7967,1 +7967,1 @@\n-  format %{ \"unnecessary_membar_rvtso elided\/tso (empty encoding)\" %}\n+  format %{ \"#@unnecessary_membar_rvtso elided\/tso (empty encoding)\" %}\n@@ -7979,1 +7979,1 @@\n-  format %{ \"membar_volatile_rvtso\\n\\t\"\n+  format %{ \"#@membar_volatile_rvtso\\n\\t\"\n@@ -7997,1 +7997,1 @@\n-  format %{ \"unnecessary_membar_volatile_rvtso (unnecessary so empty encoding)\" %}\n+  format %{ \"#@unnecessary_membar_volatile_rvtso (unnecessary so empty encoding)\" %}\n@@ -8012,1 +8012,1 @@\n-  format %{ \"membar_aqcuire_rvwmo\\n\\t\"\n+  format %{ \"#@membar_aqcuire_rvwmo\\n\\t\"\n@@ -8028,1 +8028,1 @@\n-  format %{ \"membar_release_rvwmo\\n\\t\"\n+  format %{ \"#@membar_release_rvwmo\\n\\t\"\n@@ -8044,1 +8044,1 @@\n-  format %{ \"membar_storestore_rvwmo\\n\\t\"\n+  format %{ \"#@membar_storestore_rvwmo\\n\\t\"\n@@ -8058,2 +8058,2 @@\n-  format %{ \"membar_volatile_rvwmo\\n\\t\"\n-             \"fence w, r\"%}\n+  format %{ \"#@membar_volatile_rvwmo\\n\\t\"\n+            \"fence w, r\"%}\n@@ -8075,1 +8075,1 @@\n-  format %{ \"membar_lock_rvwmo (elided)\" %}\n+  format %{ \"#@membar_lock_rvwmo (elided)\" %}\n@@ -8090,1 +8090,1 @@\n-  format %{ \"unnecessary_membar_volatile_rvwmo (unnecessary so empty encoding)\" %}\n+  format %{ \"#@unnecessary_membar_volatile_rvwmo (unnecessary so empty encoding)\" %}\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":10,"deletions":10,"binary":false,"changes":20,"status":"modified"}]}