#-----------------------------------------------------------
# Vivado v2015.4.1 (64-bit)
# SW Build 1431336 on Fri Dec 11 14:52:39 MST 2015
# IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
# Start of session at: Fri Mar 31 17:17:58 2017
# Process ID: 31676
# Current directory: /home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -151 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1332.648 ; gain = 64.031 ; free physical = 10388 ; free virtual = 21452
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1550f325d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aec66bf7

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1735.141 ; gain = 1.000 ; free physical = 10043 ; free virtual = 21106

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 46 cells.
Phase 2 Constant Propagation | Checksum: 16cc57e79

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1735.141 ; gain = 1.000 ; free physical = 10043 ; free virtual = 21106

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 232 unconnected nets.
INFO: [Opt 31-11] Eliminated 271 unconnected cells.
Phase 3 Sweep | Checksum: 1e1826b78

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1735.141 ; gain = 1.000 ; free physical = 10042 ; free virtual = 21106

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1735.141 ; gain = 0.000 ; free physical = 10042 ; free virtual = 21106
Ending Logic Optimization Task | Checksum: 1e1826b78

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1735.141 ; gain = 1.000 ; free physical = 10042 ; free virtual = 21106

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e1826b78

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1735.141 ; gain = 0.000 ; free physical = 10042 ; free virtual = 21106
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1735.141 ; gain = 474.527 ; free physical = 10042 ; free virtual = 21106
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1767.156 ; gain = 0.000 ; free physical = 10036 ; free virtual = 21101
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -151 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.172 ; gain = 0.000 ; free physical = 10023 ; free virtual = 21088
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.172 ; gain = 0.000 ; free physical = 10023 ; free virtual = 21088

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: df26d4ec

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1799.172 ; gain = 0.000 ; free physical = 10023 ; free virtual = 21088
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: df26d4ec

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1815.180 ; gain = 16.008 ; free physical = 10079 ; free virtual = 21086

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: df26d4ec

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1815.180 ; gain = 16.008 ; free physical = 10079 ; free virtual = 21086

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 6d823acc

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1815.180 ; gain = 16.008 ; free physical = 10079 ; free virtual = 21086
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: adcaa473

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1815.180 ; gain = 16.008 ; free physical = 10079 ; free virtual = 21086

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 163664fe9

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1815.180 ; gain = 16.008 ; free physical = 10079 ; free virtual = 21086
Phase 1.2.1 Place Init Design | Checksum: 14c5e9058

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1822.199 ; gain = 23.027 ; free physical = 10078 ; free virtual = 21086
Phase 1.2 Build Placer Netlist Model | Checksum: 14c5e9058

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1822.199 ; gain = 23.027 ; free physical = 10078 ; free virtual = 21086

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 14c5e9058

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1822.199 ; gain = 23.027 ; free physical = 10078 ; free virtual = 21086
Phase 1.3 Constrain Clocks/Macros | Checksum: 14c5e9058

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1822.199 ; gain = 23.027 ; free physical = 10078 ; free virtual = 21086
Phase 1 Placer Initialization | Checksum: 14c5e9058

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1822.199 ; gain = 23.027 ; free physical = 10078 ; free virtual = 21086

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f0237b96

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10068 ; free virtual = 21076

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f0237b96

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10068 ; free virtual = 21076

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26bf7063c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10068 ; free virtual = 21076

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21c982184

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10068 ; free virtual = 21076

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 21c982184

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10068 ; free virtual = 21076

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1bda32d66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10068 ; free virtual = 21076

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1bda32d66

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10068 ; free virtual = 21076

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: ccedfa6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: ccedfa6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: ccedfa6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: ccedfa6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 3.7 Small Shape Detail Placement | Checksum: ccedfa6c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 15a84a3a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 3 Detail Placement | Checksum: 15a84a3a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1f888cce9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1f888cce9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1f888cce9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1a20204b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1a20204b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1a20204b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.069. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 19000f63a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 4.1.3 Post Placement Optimization | Checksum: 19000f63a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 4.1 Post Commit Optimization | Checksum: 19000f63a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 19000f63a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 19000f63a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 19000f63a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 4.4 Placer Reporting | Checksum: 19000f63a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 162487c3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 162487c3f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
Ending Placer Task | Checksum: bd89b1ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.227 ; gain = 79.055 ; free physical = 10064 ; free virtual = 21072
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1878.227 ; gain = 0.000 ; free physical = 10060 ; free virtual = 21071
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1878.227 ; gain = 0.000 ; free physical = 10060 ; free virtual = 21068
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1878.227 ; gain = 0.000 ; free physical = 10059 ; free virtual = 21068
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1878.227 ; gain = 0.000 ; free physical = 10059 ; free virtual = 21068
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -151 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b0f1d577 ConstDB: 0 ShapeSum: c97dc77 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c570adc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1909.871 ; gain = 31.645 ; free physical = 9954 ; free virtual = 20958

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c570adc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1909.871 ; gain = 31.645 ; free physical = 9954 ; free virtual = 20957

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c570adc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1920.859 ; gain = 42.633 ; free physical = 9922 ; free virtual = 20925
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11d4d404a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9895 ; free virtual = 20898
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.217 | TNS=0.000  | WHS=-0.148 | THS=-17.309|

Phase 2 Router Initialization | Checksum: 1a5156562

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9895 ; free virtual = 20899

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fb2af5ea

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1edac7d5b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.608 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27531b27a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 14de9d659

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.608 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: cce51f1e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897
Phase 4 Rip-up And Reroute | Checksum: cce51f1e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10b0c7ada

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.622 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10b0c7ada

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10b0c7ada

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897
Phase 5 Delay and Skew Optimization | Checksum: 10b0c7ada

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: c6d4bc08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.622 | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 15902b0a7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.232163 %
  Global Horizontal Routing Utilization  = 0.298851 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e5a71a16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e5a71a16

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e7e54dcf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.622 | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e7e54dcf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1946.914 ; gain = 68.688 ; free physical = 9894 ; free virtual = 20897
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1946.914 ; gain = 0.000 ; free physical = 9890 ; free virtual = 20897
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 17:18:34 2017...
#-----------------------------------------------------------
# Vivado v2015.4.1 (64-bit)
# SW Build 1431336 on Fri Dec 11 14:52:39 MST 2015
# IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
# Start of session at: Fri Mar 31 17:18:38 2017
# Process ID: 1312
# Current directory: /home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/.Xil/Vivado-1312-cse-swei-05/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/.Xil/Vivado-1312-cse-swei-05/dcp/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1196.594 ; gain = 2.000 ; free physical = 10436 ; free virtual = 21461
Restored from archive | CPU: 0.190000 secs | Memory: 1.379303 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1196.594 ; gain = 2.000 ; free physical = 10436 ; free virtual = 21461
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4.1 (64-bit) build 1431336
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -151 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/mye/Research/Github/trustzoneht/Micro17/project/XADC/XADC.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 31 17:19:02 2017. For additional details about this file, please refer to the WebTalk help file at /home/mye/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1601.477 ; gain = 404.883 ; free physical = 10027 ; free virtual = 21069
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 17:19:02 2017...
