Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 20 15:58:50 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_tx_rx_loop_timing_summary_routed.rpt -pb top_tx_rx_loop_timing_summary_routed.pb -rpx top_tx_rx_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : top_tx_rx_loop
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.123        0.000                      0                   78        0.167        0.000                      0                   78        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.123        0.000                      0                   78        0.167        0.000                      0                   78        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/br_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.123ns (29.198%)  route 2.723ns (70.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X2Y109         FDCE                                         r  U_UART/U_Receiver/br_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.846 f  U_UART/U_Receiver/br_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.936     6.783    U_UART/U_Receiver/br_cnt_reg[3]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.149     6.932 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.989     7.920    U_UART/U_Receiver/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I0_O)        0.332     8.252 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.798     9.050    U_UART/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.124     9.174 r  U_UART/U_Receiver/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.174    U_UART/U_Receiver/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.029    15.297    U_UART/U_Receiver/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/br_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.151ns (29.710%)  route 2.723ns (70.290%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X2Y109         FDCE                                         r  U_UART/U_Receiver/br_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y109         FDCE (Prop_fdce_C_Q)         0.518     5.846 f  U_UART/U_Receiver/br_cnt_reg_reg[3]/Q
                         net (fo=6, routed)           0.936     6.783    U_UART/U_Receiver/br_cnt_reg[3]
    SLICE_X0Y108         LUT5 (Prop_lut5_I0_O)        0.149     6.932 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.989     7.920    U_UART/U_Receiver/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I0_O)        0.332     8.252 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.798     9.050    U_UART/U_Receiver/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y109         LUT4 (Prop_lut4_I2_O)        0.152     9.202 r  U_UART/U_Receiver/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.202    U_UART/U_Receiver/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y109         FDCE (Setup_fdce_C_D)        0.075    15.343    U_UART/U_Receiver/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.094ns (36.295%)  route 1.920ns (63.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          1.065     6.812    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.327     7.139 r  U_UART/U_Receiver/rx_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.332     7.471    U_UART/U_Receiver/rx_data_reg[7]_i_3_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.348     7.819 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.523     8.342    U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[0]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.066    U_UART/U_Receiver/rx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.094ns (36.295%)  route 1.920ns (63.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          1.065     6.812    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.327     7.139 r  U_UART/U_Receiver/rx_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.332     7.471    U_UART/U_Receiver/rx_data_reg[7]_i_3_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.348     7.819 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.523     8.342    U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[1]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.066    U_UART/U_Receiver/rx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.094ns (36.295%)  route 1.920ns (63.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          1.065     6.812    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.327     7.139 r  U_UART/U_Receiver/rx_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.332     7.471    U_UART/U_Receiver/rx_data_reg[7]_i_3_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.348     7.819 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.523     8.342    U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[2]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.066    U_UART/U_Receiver/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.094ns (36.295%)  route 1.920ns (63.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          1.065     6.812    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.327     7.139 r  U_UART/U_Receiver/rx_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.332     7.471    U_UART/U_Receiver/rx_data_reg[7]_i_3_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.348     7.819 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.523     8.342    U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[5]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.066    U_UART/U_Receiver/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.094ns (36.295%)  route 1.920ns (63.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          1.065     6.812    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.327     7.139 r  U_UART/U_Receiver/rx_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.332     7.471    U_UART/U_Receiver/rx_data_reg[7]_i_3_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.348     7.819 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.523     8.342    U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[6]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.066    U_UART/U_Receiver/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.723ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/rx_data_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.094ns (36.295%)  route 1.920ns (63.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          1.065     6.812    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.327     7.139 r  U_UART/U_Receiver/rx_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.332     7.471    U_UART/U_Receiver/rx_data_reg[7]_i_3_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.348     7.819 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.523     8.342    U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X1Y109         FDCE                                         r  U_UART/U_Receiver/rx_data_reg_reg[7]/C
                         clock pessimism              0.284    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X1Y109         FDCE (Setup_fdce_C_CE)      -0.205    15.066    U_UART/U_Receiver/rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  6.723    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/data_bit_cnt_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.094ns (36.790%)  route 1.880ns (63.210%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          1.065     6.812    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.327     7.139 r  U_UART/U_Receiver/rx_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.332     7.471    U_UART/U_Receiver/rx_data_reg[7]_i_3_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.348     7.819 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.483     8.302    U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0
    SLICE_X1Y110         FDCE                                         r  U_UART/U_Receiver/data_bit_cnt_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X1Y110         FDCE                                         r  U_UART/U_Receiver/data_bit_cnt_reg_reg[0]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y110         FDCE (Setup_fdce_C_CE)      -0.205    15.063    U_UART/U_Receiver/data_bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/data_bit_cnt_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.094ns (36.790%)  route 1.880ns (63.210%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.807     5.328    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.419     5.747 r  U_UART/U_Receiver/FSM_sequential_state_reg[1]/Q
                         net (fo=25, routed)          1.065     6.812    U_UART/U_Receiver/state_0[1]
    SLICE_X2Y108         LUT5 (Prop_lut5_I4_O)        0.327     7.139 r  U_UART/U_Receiver/rx_data_reg[7]_i_3/O
                         net (fo=2, routed)           0.332     7.471    U_UART/U_Receiver/rx_data_reg[7]_i_3_n_0
    SLICE_X2Y109         LUT5 (Prop_lut5_I4_O)        0.348     7.819 r  U_UART/U_Receiver/rx_data_reg[7]_i_1/O
                         net (fo=11, routed)          0.483     8.302    U_UART/U_Receiver/rx_data_reg[7]_i_1_n_0
    SLICE_X1Y110         FDCE                                         r  U_UART/U_Receiver/data_bit_cnt_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.681    15.022    U_UART/U_Receiver/CLK
    SLICE_X1Y110         FDCE                                         r  U_UART/U_Receiver/data_bit_cnt_reg_reg[1]/C
                         clock pessimism              0.281    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X1Y110         FDCE (Setup_fdce_C_CE)      -0.205    15.063    U_UART/U_Receiver/data_bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  6.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/data_tmp_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/tx_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    U_UART/U_Transmitter/CLK
    SLICE_X3Y108         FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_Transmitter/data_tmp_reg_reg[0]/Q
                         net (fo=1, routed)           0.122     1.821    U_UART/U_Transmitter/data_tmp_reg_reg_n_0_[0]
    SLICE_X2Y108         LUT3 (Prop_lut3_I0_O)        0.048     1.869 r  U_UART/U_Transmitter/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.869    U_UART/U_Transmitter/tx_next
    SLICE_X2Y108         FDCE                                         r  U_UART/U_Transmitter/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.949     2.077    U_UART/U_Transmitter/CLK
    SLICE_X2Y108         FDCE                                         r  U_UART/U_Transmitter/tx_reg_reg/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y108         FDCE (Hold_fdce_C_D)         0.131     1.702    U_UART/U_Transmitter/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_UART/U_Receiver/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Receiver/br_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.186%)  route 0.157ns (45.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    U_UART/U_Receiver/CLK
    SLICE_X0Y109         FDCE                                         r  U_UART/U_Receiver/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_Receiver/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.157     1.856    U_UART/U_Receiver/state_0[0]
    SLICE_X2Y109         LUT6 (Prop_lut6_I3_O)        0.045     1.901 r  U_UART/U_Receiver/br_cnt_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.901    U_UART/U_Receiver/br_cnt_next[4]
    SLICE_X2Y109         FDCE                                         r  U_UART/U_Receiver/br_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.949     2.077    U_UART/U_Receiver/CLK
    SLICE_X2Y109         FDCE                                         r  U_UART/U_Receiver/br_cnt_reg_reg[4]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y109         FDCE (Hold_fdce_C_D)         0.121     1.695    U_UART/U_Receiver/br_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.186%)  route 0.153ns (44.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X5Y108         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.153     1.851    U_UART/U_BAUDRATE_GEN/counter_reg[1]
    SLICE_X4Y108         LUT5 (Prop_lut5_I4_O)        0.048     1.899 r  U_UART/U_BAUDRATE_GEN/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    U_UART/U_BAUDRATE_GEN/counter_next[3]
    SLICE_X4Y108         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.947     2.075    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y108         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.107     1.677    U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.658%)  route 0.142ns (43.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X5Y107         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/Q
                         net (fo=6, routed)           0.142     1.840    U_UART/U_BAUDRATE_GEN/counter_reg[7]
    SLICE_X4Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  U_UART/U_BAUDRATE_GEN/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    U_UART/U_BAUDRATE_GEN/counter_next[0]
    SLICE_X4Y107         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.947     2.075    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y107         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.092     1.662    U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X5Y107         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/Q
                         net (fo=6, routed)           0.141     1.839    U_UART/U_BAUDRATE_GEN/counter_reg[7]
    SLICE_X4Y107         LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  U_UART/U_BAUDRATE_GEN/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.884    U_UART/U_BAUDRATE_GEN/counter_next[9]
    SLICE_X4Y107         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.947     2.075    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y107         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X4Y107         FDCE (Hold_fdce_C_D)         0.091     1.661    U_UART/U_BAUDRATE_GEN/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/br_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/br_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.497%)  route 0.132ns (41.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    U_UART/U_Transmitter/CLK
    SLICE_X3Y107         FDCE                                         r  U_UART/U_Transmitter/br_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_Transmitter/br_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.132     1.831    U_UART/U_Transmitter/br_cnt_reg[1]
    SLICE_X3Y107         LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  U_UART/U_Transmitter/br_cnt_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.876    U_UART/U_Transmitter/br_cnt_next[3]
    SLICE_X3Y107         FDCE                                         r  U_UART/U_Transmitter/br_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.949     2.077    U_UART/U_Transmitter/CLK
    SLICE_X3Y107         FDCE                                         r  U_UART/U_Transmitter/br_cnt_reg_reg[3]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.092     1.650    U_UART/U_Transmitter/br_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/data_tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.911%)  route 0.129ns (38.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    U_UART/U_Transmitter/CLK
    SLICE_X2Y108         FDCE                                         r  U_UART/U_Transmitter/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y108         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  U_UART/U_Transmitter/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.129     1.850    U_UART/U_Transmitter/FSM_sequential_state_reg[1]_0[0]
    SLICE_X3Y108         LUT3 (Prop_lut3_I1_O)        0.045     1.895 r  U_UART/U_Transmitter/data_tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.895    U_UART/U_Transmitter/data_tmp_next[0]
    SLICE_X3Y108         FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.949     2.077    U_UART/U_Transmitter/CLK
    SLICE_X3Y108         FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[0]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.092     1.663    U_UART/U_Transmitter/data_tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    U_UART/U_Transmitter/CLK
    SLICE_X3Y108         FDCE                                         r  U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/Q
                         net (fo=2, routed)           0.156     1.855    U_UART/U_Transmitter/sel0[2]
    SLICE_X3Y108         LUT4 (Prop_lut4_I0_O)        0.042     1.897 r  U_UART/U_Transmitter/data_bit_cnt_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.897    U_UART/U_Transmitter/data_bit_cnt_next[2]
    SLICE_X3Y108         FDCE                                         r  U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.949     2.077    U_UART/U_Transmitter/CLK
    SLICE_X3Y108         FDCE                                         r  U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.105     1.663    U_UART/U_Transmitter/data_bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_UART/U_Transmitter/data_tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_Transmitter/data_tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.674     1.558    U_UART/U_Transmitter/CLK
    SLICE_X1Y108         FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_UART/U_Transmitter/data_tmp_reg_reg[7]/Q
                         net (fo=1, routed)           0.159     1.858    U_UART/U_Transmitter/data_tmp_reg_reg_n_0_[7]
    SLICE_X1Y108         LUT3 (Prop_lut3_I0_O)        0.042     1.900 r  U_UART/U_Transmitter/data_tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.900    U_UART/U_Transmitter/data_tmp_next[6]
    SLICE_X1Y108         FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.949     2.077    U_UART/U_Transmitter/CLK
    SLICE_X1Y108         FDCE                                         r  U_UART/U_Transmitter/data_tmp_reg_reg[6]/C
                         clock pessimism             -0.519     1.558    
    SLICE_X1Y108         FDCE (Hold_fdce_C_D)         0.107     1.665    U_UART/U_Transmitter/data_tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.790%)  route 0.153ns (45.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.673     1.557    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X5Y108         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/Q
                         net (fo=9, routed)           0.153     1.851    U_UART/U_BAUDRATE_GEN/counter_reg[1]
    SLICE_X4Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.896 r  U_UART/U_BAUDRATE_GEN/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    U_UART/U_BAUDRATE_GEN/counter_next[2]
    SLICE_X4Y108         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.947     2.075    U_UART/U_BAUDRATE_GEN/CLK
    SLICE_X4Y108         FDCE                                         r  U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X4Y108         FDCE (Hold_fdce_C_D)         0.091     1.661    U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y107   U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y109   U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y109   U_UART/U_BAUDRATE_GEN/counter_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y109   U_UART/U_BAUDRATE_GEN/counter_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y107   U_UART/U_BAUDRATE_GEN/counter_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y107   U_UART/U_BAUDRATE_GEN/counter_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_UART/U_BAUDRATE_GEN/counter_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_UART/U_BAUDRATE_GEN/counter_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108   U_UART/U_Receiver/br_cnt_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y108   U_UART/U_Receiver/br_cnt_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_UART/U_Receiver/rx_done_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_UART/U_Transmitter/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y108   U_UART/U_Transmitter/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_UART/U_Transmitter/br_cnt_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y107   U_UART/U_Transmitter/br_cnt_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107   U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y107   U_UART/U_BAUDRATE_GEN/counter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108   U_UART/U_BAUDRATE_GEN/counter_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_UART/U_BAUDRATE_GEN/counter_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   U_UART/U_BAUDRATE_GEN/counter_reg_reg[5]/C



