// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xrpy_to_duty.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XRpy_to_duty_CfgInitialize(XRpy_to_duty *InstancePtr, XRpy_to_duty_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XRpy_to_duty_Start(XRpy_to_duty *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRpy_to_duty_ReadReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_AP_CTRL) & 0x80;
    XRpy_to_duty_WriteReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XRpy_to_duty_IsDone(XRpy_to_duty *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRpy_to_duty_ReadReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XRpy_to_duty_IsIdle(XRpy_to_duty *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRpy_to_duty_ReadReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XRpy_to_duty_IsReady(XRpy_to_duty *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XRpy_to_duty_ReadReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XRpy_to_duty_EnableAutoRestart(XRpy_to_duty *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRpy_to_duty_WriteReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XRpy_to_duty_DisableAutoRestart(XRpy_to_duty *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRpy_to_duty_WriteReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XRpy_to_duty_Get_regs_in_V_BaseAddress(XRpy_to_duty *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE);
}

u32 XRpy_to_duty_Get_regs_in_V_HighAddress(XRpy_to_duty *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_HIGH);
}

u32 XRpy_to_duty_Get_regs_in_V_TotalBytes(XRpy_to_duty *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_HIGH - XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + 1);
}

u32 XRpy_to_duty_Get_regs_in_V_BitWidth(XRpy_to_duty *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRPY_TO_DUTY_AXILITES_WIDTH_REGS_IN_V;
}

u32 XRpy_to_duty_Get_regs_in_V_Depth(XRpy_to_duty *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRPY_TO_DUTY_AXILITES_DEPTH_REGS_IN_V;
}

u32 XRpy_to_duty_Write_regs_in_V_Words(XRpy_to_duty *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_HIGH - XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XRpy_to_duty_Read_regs_in_V_Words(XRpy_to_duty *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_HIGH - XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + (offset + i)*4);
    }
    return length;
}

u32 XRpy_to_duty_Write_regs_in_V_Bytes(XRpy_to_duty *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_HIGH - XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XRpy_to_duty_Read_regs_in_V_Bytes(XRpy_to_duty *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_HIGH - XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XRPY_TO_DUTY_AXILITES_ADDR_REGS_IN_V_BASE + offset + i);
    }
    return length;
}

void XRpy_to_duty_InterruptGlobalEnable(XRpy_to_duty *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRpy_to_duty_WriteReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_GIE, 1);
}

void XRpy_to_duty_InterruptGlobalDisable(XRpy_to_duty *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRpy_to_duty_WriteReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_GIE, 0);
}

void XRpy_to_duty_InterruptEnable(XRpy_to_duty *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRpy_to_duty_ReadReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_IER);
    XRpy_to_duty_WriteReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_IER, Register | Mask);
}

void XRpy_to_duty_InterruptDisable(XRpy_to_duty *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XRpy_to_duty_ReadReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_IER);
    XRpy_to_duty_WriteReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_IER, Register & (~Mask));
}

void XRpy_to_duty_InterruptClear(XRpy_to_duty *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XRpy_to_duty_WriteReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_ISR, Mask);
}

u32 XRpy_to_duty_InterruptGetEnabled(XRpy_to_duty *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRpy_to_duty_ReadReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_IER);
}

u32 XRpy_to_duty_InterruptGetStatus(XRpy_to_duty *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XRpy_to_duty_ReadReg(InstancePtr->Axilites_BaseAddress, XRPY_TO_DUTY_AXILITES_ADDR_ISR);
}

