<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="61,583.500 ns"></ZoomStartTime>
      <ZoomEndTime time="61,735.301 ns"></ZoomEndTime>
      <Cursor1Time time="61,696.200 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="291"></NameColumnWidth>
      <ValueColumnWidth column_width="67"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="48" />
   <wave_markers>
      <marker label="" time="1680000" />
   </wave_markers>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/uart_output/data_in">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
      <obj_property name="label">UART data</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_valid">
      <obj_property name="ElementShortName">iBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_valid</obj_property>
      <obj_property name="CustomSignalColor">#FF0080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_ready">
      <obj_property name="ElementShortName">iBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_payload_pc">
      <obj_property name="ElementShortName">iBus_cmd_payload_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_payload_pc[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_valid">
      <obj_property name="ElementShortName">iBus_rsp_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_payload_error">
      <obj_property name="ElementShortName">iBus_rsp_payload_error</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_payload_error</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_payload_inst">
      <obj_property name="ElementShortName">iBus_rsp_payload_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_payload_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/timerInterrupt">
      <obj_property name="ElementShortName">timerInterrupt</obj_property>
      <obj_property name="ObjectShortName">timerInterrupt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/externalInterrupt">
      <obj_property name="ElementShortName">externalInterrupt</obj_property>
      <obj_property name="ObjectShortName">externalInterrupt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/softwareInterrupt">
      <obj_property name="ElementShortName">softwareInterrupt</obj_property>
      <obj_property name="ObjectShortName">softwareInterrupt</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_valid">
      <obj_property name="ElementShortName">dBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_valid</obj_property>
      <obj_property name="CustomSignalColor">#FF0080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_ready">
      <obj_property name="ElementShortName">dBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_ready</obj_property>
      <obj_property name="CustomSignalColor">#00FF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_wr">
      <obj_property name="ElementShortName">dBus_cmd_payload_wr</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_wr</obj_property>
      <obj_property name="CustomSignalColor">#800080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_address">
      <obj_property name="ElementShortName">dBus_cmd_payload_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_address[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_data">
      <obj_property name="ElementShortName">dBus_cmd_payload_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_size">
      <obj_property name="ElementShortName">dBus_cmd_payload_size[1:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_size[1:0]</obj_property>
      <obj_property name="CustomSignalColor">#800080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_ready">
      <obj_property name="ElementShortName">dBus_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_error">
      <obj_property name="ElementShortName">dBus_rsp_error</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_error</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_data">
      <obj_property name="ElementShortName">dBus_rsp_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_arvalid_i">
      <obj_property name="ElementShortName">inport_arvalid_i</obj_property>
      <obj_property name="ObjectShortName">inport_arvalid_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_araddr_i">
      <obj_property name="ElementShortName">inport_araddr_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">inport_araddr_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_arid_i">
      <obj_property name="ElementShortName">inport_arid_i[3:0]</obj_property>
      <obj_property name="ObjectShortName">inport_arid_i[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_arlen_i">
      <obj_property name="ElementShortName">inport_arlen_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">inport_arlen_i[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_arburst_i">
      <obj_property name="ElementShortName">inport_arburst_i[1:0]</obj_property>
      <obj_property name="ObjectShortName">inport_arburst_i[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_arready_o">
      <obj_property name="ElementShortName">inport_arready_o</obj_property>
      <obj_property name="ObjectShortName">inport_arready_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_rready_i">
      <obj_property name="ElementShortName">inport_rready_i</obj_property>
      <obj_property name="ObjectShortName">inport_rready_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_rvalid_o">
      <obj_property name="ElementShortName">inport_rvalid_o</obj_property>
      <obj_property name="ObjectShortName">inport_rvalid_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_rdata_o">
      <obj_property name="ElementShortName">inport_rdata_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">inport_rdata_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_rresp_o">
      <obj_property name="ElementShortName">inport_rresp_o[1:0]</obj_property>
      <obj_property name="ObjectShortName">inport_rresp_o[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_rid_o">
      <obj_property name="ElementShortName">inport_rid_o[3:0]</obj_property>
      <obj_property name="ObjectShortName">inport_rid_o[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_rlast_o">
      <obj_property name="ElementShortName">inport_rlast_o</obj_property>
      <obj_property name="ObjectShortName">inport_rlast_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_awvalid_i">
      <obj_property name="ElementShortName">inport_awvalid_i</obj_property>
      <obj_property name="ObjectShortName">inport_awvalid_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_awaddr_i">
      <obj_property name="ElementShortName">inport_awaddr_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">inport_awaddr_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_awid_i">
      <obj_property name="ElementShortName">inport_awid_i[3:0]</obj_property>
      <obj_property name="ObjectShortName">inport_awid_i[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_awlen_i">
      <obj_property name="ElementShortName">inport_awlen_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">inport_awlen_i[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_awburst_i">
      <obj_property name="ElementShortName">inport_awburst_i[1:0]</obj_property>
      <obj_property name="ObjectShortName">inport_awburst_i[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_awready_o">
      <obj_property name="ElementShortName">inport_awready_o</obj_property>
      <obj_property name="ObjectShortName">inport_awready_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_wvalid_i">
      <obj_property name="ElementShortName">inport_wvalid_i</obj_property>
      <obj_property name="ObjectShortName">inport_wvalid_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_wdata_i">
      <obj_property name="ElementShortName">inport_wdata_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">inport_wdata_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_wstrb_i">
      <obj_property name="ElementShortName">inport_wstrb_i[3:0]</obj_property>
      <obj_property name="ObjectShortName">inport_wstrb_i[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_wlast_i">
      <obj_property name="ElementShortName">inport_wlast_i</obj_property>
      <obj_property name="ObjectShortName">inport_wlast_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_wready_o">
      <obj_property name="ElementShortName">inport_wready_o</obj_property>
      <obj_property name="ObjectShortName">inport_wready_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_bvalid_o">
      <obj_property name="ElementShortName">inport_bvalid_o</obj_property>
      <obj_property name="ObjectShortName">inport_bvalid_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_bid_o">
      <obj_property name="ElementShortName">inport_bid_o[3:0]</obj_property>
      <obj_property name="ObjectShortName">inport_bid_o[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/u_ddr/inport_bready_i">
      <obj_property name="ElementShortName">inport_bready_i</obj_property>
      <obj_property name="ObjectShortName">inport_bready_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/u_ddr/inport_bresp_o">
      <obj_property name="ElementShortName">inport_bresp_o[1:0]</obj_property>
      <obj_property name="ObjectShortName">inport_bresp_o[1:0]</obj_property>
   </wvobject>
</wave_config>
