# CERES SoC GeliÅŸtirme Yol HaritasÄ±

Bu dokÃ¼man, CERES RISC-V iÅŸlemcisinin tam bir SoC haline gelmesi iÃ§in gerekli bileÅŸenleri, mevcut durumu ve gelecek hedefleri tanÄ±mlar.

---

## ğŸ“Š Mevcut Durum Ã–zeti

### âœ… Tamamlanan BileÅŸenler

| BileÅŸen | Konum | AÃ§Ä±klama |
|---------|-------|----------|
| CPU Core | `rtl/core/` | 5-aÅŸamalÄ± pipeline, RV32IMC |
| I-Cache | `rtl/core/mmu/cache.sv` | 32KB, 8-way set-associative |
| D-Cache | `rtl/core/mmu/cache.sv` | 32KB, 8-way set-associative |
| Branch Predictor | `rtl/core/stage01_fetch/` | GShare + BTB + RAS + Loop |
| CLINT | `rtl/wrapper/ceres_soc.sv` | Timer interrupt (mtime/mtimecmp) |
| UART | `rtl/periph/uart/` | TX/RX with FIFO |
| SPI Master | `rtl/periph/spi/` | 8-bit, configurable clock |
| I2C Master | `rtl/periph/i2c/` | Standard/Fast/Fast+ mode |
| PMA | `rtl/core/pmp_pma/pma.sv` | Physical Memory Attributes |
| CSR | `rtl/core/stage03_execute/cs_reg_file.sv` | M-mode CSR set |

---

## ğŸ¯ Hedef BileÅŸenler

### Ã–ncelik 1: Kritik (Temel SoC Ä°ÅŸlevselliÄŸi)

#### 1.1 GPIO Controller
```
Konum     : rtl/periph/gpio/gpio.sv
Ã–ncelik   : ğŸ”´ YÃœKSEK
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
GPIO (General Purpose Input/Output), mikrodenetleyicinin dÄ±ÅŸ dÃ¼nya ile iletiÅŸim kurmasÄ±nÄ± saÄŸlayan temel birimdir. LED yakma, buton okuma, sensÃ¶r baÄŸlama gibi tÃ¼m temel I/O iÅŸlemleri iÃ§in gereklidir.

**Ã–zellikler:**
| Ã–zellik | AÃ§Ä±klama |
|---------|----------|
| Port GeniÅŸliÄŸi | 32-bit (parametrik) |
| Direction Control | Her pin iÃ§in ayrÄ± giriÅŸ/Ã§Ä±kÄ±ÅŸ seÃ§imi |
| Output Register | Ã‡Ä±kÄ±ÅŸ deÄŸerlerini tutan register |
| Input Register | GiriÅŸ deÄŸerlerini okuyan register |
| Pull-up/Pull-down | Her pin iÃ§in dahili pull resistor |
| Interrupt on Change | Pin deÄŸiÅŸiminde interrupt Ã¼retme |
| Edge Detection | Rising/falling/both edge seÃ§imi |
| Atomic Set/Clear | Bit bazÄ±nda set/clear/toggle |

**Register Map:**
| Offset | Ä°sim | R/W | AÃ§Ä±klama |
|--------|------|-----|----------|
| 0x00 | GPIO_DIR | RW | Direction (0=input, 1=output) |
| 0x04 | GPIO_OUT | RW | Output data register |
| 0x08 | GPIO_IN | R | Input data register |
| 0x0C | GPIO_SET | W | Atomic bit set (write 1 to set) |
| 0x10 | GPIO_CLR | W | Atomic bit clear (write 1 to clear) |
| 0x14 | GPIO_TGL | W | Atomic bit toggle |
| 0x18 | GPIO_PUE | RW | Pull-up enable |
| 0x1C | GPIO_PDE | RW | Pull-down enable |
| 0x20 | GPIO_IE | RW | Interrupt enable |
| 0x24 | GPIO_IS | R/W1C | Interrupt status (write 1 to clear) |
| 0x28 | GPIO_IBE | RW | Interrupt both edges |
| 0x2C | GPIO_IEV | RW | Interrupt event (0=falling, 1=rising) |

---

#### 1.2 PLIC (Platform-Level Interrupt Controller)
```
Konum     : rtl/periph/plic/plic.sv
Ã–ncelik   : ğŸ”´ YÃœKSEK
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
PLIC, RISC-V spesifikasyonunda tanÄ±mlanan harici interrupt yÃ¶netim birimidir. Birden fazla interrupt kaynaÄŸÄ±nÄ± Ã¶nceliklendirerek CPU'ya sunar. Mevcut CLINT sadece timer ve software interrupt saÄŸlar; harici cihazlar (UART RX, GPIO, SPI complete vb.) iÃ§in PLIC gereklidir.

**Ã–zellikler:**
| Ã–zellik | AÃ§Ä±klama |
|---------|----------|
| Interrupt KaynaklarÄ± | 32 (parametrik, max 1024) |
| Priority Levels | 8 seviye (0=disabled, 7=highest) |
| Pending Register | Her kaynak iÃ§in pending bit |
| Enable Register | Her kaynak iÃ§in enable bit |
| Threshold | CPU'nun kabul edeceÄŸi minimum Ã¶ncelik |
| Claim/Complete | Interrupt acknowledge mekanizmasÄ± |

**Register Map (Base: 0x2000_7000):**
| Offset | Ä°sim | R/W | AÃ§Ä±klama |
|--------|------|-----|----------|
| 0x000-0x07C | PRIORITY[0:31] | RW | Interrupt priority (per source) |
| 0x080 | PENDING | R | Pending interrupts bitmap |
| 0x100 | ENABLE | RW | Interrupt enable bitmap |
| 0x200 | THRESHOLD | RW | Priority threshold |
| 0x204 | CLAIM | R | Claim highest pending interrupt |
| 0x204 | COMPLETE | W | Complete interrupt handling |

**Interrupt BaÄŸlantÄ±larÄ±:**
```
Source 0  : Reserved (always 0)
Source 1  : UART0 RX (receive complete)
Source 2  : UART0 TX (transmit empty)
Source 3  : UART1 RX
Source 4  : UART1 TX
Source 5  : SPI0 Complete
Source 6  : I2C0 Complete
Source 7  : I2C0 Arbitration Lost
Source 8-15 : GPIO[0-7] interrupts
Source 16-23 : GPIO[8-15] interrupts
Source 24-31 : External interrupts
```

---

#### 1.3 General Purpose Timer
```
Konum     : rtl/periph/timer/gptimer.sv
Ã–ncelik   : ğŸ”´ YÃœKSEK
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
CLINT'teki mtime sadece sistem timer'Ä± olarak kullanÄ±lÄ±r. KullanÄ±cÄ± uygulamalarÄ± iÃ§in ayrÄ±, yapÄ±landÄ±rÄ±labilir timer'lar gereklidir. PWM Ã§Ä±kÄ±ÅŸÄ±, periyodik interrupt, zaman Ã¶lÃ§Ã¼mÃ¼ gibi iÅŸlevler iÃ§in kullanÄ±lÄ±r.

**Ã–zellikler:**
| Ã–zellik | AÃ§Ä±klama |
|---------|----------|
| Timer SayÄ±sÄ± | 4 (parametrik) |
| Counter GeniÅŸliÄŸi | 32-bit |
| Prescaler | 16-bit (clock bÃ¶lÃ¼cÃ¼) |
| Modlar | One-shot, Continuous, PWM |
| Compare Channels | Her timer iÃ§in 2 adet |
| Capture Channels | Her timer iÃ§in 1 adet |
| Interrupt | Overflow, Compare match, Capture |

**Register Map (per timer, 0x40 spacing):**
| Offset | Ä°sim | R/W | AÃ§Ä±klama |
|--------|------|-----|----------|
| 0x00 | TIMx_CTRL | RW | Control register |
| 0x04 | TIMx_CNT | RW | Counter value |
| 0x08 | TIMx_PSC | RW | Prescaler |
| 0x0C | TIMx_ARR | RW | Auto-reload value |
| 0x10 | TIMx_CCR0 | RW | Compare/Capture 0 |
| 0x14 | TIMx_CCR1 | RW | Compare/Capture 1 |
| 0x18 | TIMx_SR | R/W1C | Status register |
| 0x1C | TIMx_IER | RW | Interrupt enable |

**CTRL Register Bits:**
```
[0]     : EN      - Timer enable
[1]     : DIR     - Count direction (0=up, 1=down)
[2]     : OPM     - One-pulse mode
[4:3]   : CMS     - Center-aligned mode select
[7:5]   : Reserved
[9:8]   : CC0M    - Capture/Compare 0 mode
[11:10] : CC1M    - Capture/Compare 1 mode
[31:12] : Reserved
```

---

### Ã–ncelik 2: Ã–nemli (GeliÅŸmiÅŸ Ã–zellikler)

#### 2.1 PWM Controller
```
Konum     : rtl/periph/pwm/pwm.sv
Ã–ncelik   : ğŸŸ¡ ORTA
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
PWM (Pulse Width Modulation), LED parlaklÄ±k kontrolÃ¼, motor hÄ±z kontrolÃ¼, servo motor kontrolÃ¼ gibi analog Ã§Ä±kÄ±ÅŸ gerektiren uygulamalar iÃ§in kullanÄ±lÄ±r. GP Timer iÃ§inde basit PWM olabilir, ancak ayrÄ± bir PWM modÃ¼lÃ¼ daha fazla Ã¶zellik sunar.

**Ã–zellikler:**
| Ã–zellik | AÃ§Ä±klama |
|---------|----------|
| Kanal SayÄ±sÄ± | 8 (parametrik) |
| Ã‡Ã¶zÃ¼nÃ¼rlÃ¼k | 16-bit |
| Dead-time | Complementary output iÃ§in |
| Phase Shift | Kanallar arasÄ± faz farkÄ± |
| Sync Mode | TÃ¼m kanallarÄ± senkronize baÅŸlatma |

**Register Map:**
| Offset | Ä°sim | R/W | AÃ§Ä±klama |
|--------|------|-----|----------|
| 0x00 | PWM_CTRL | RW | Global control |
| 0x04 | PWM_PERIOD | RW | PWM period (all channels) |
| 0x08 | PWM_EN | RW | Channel enable bitmap |
| 0x0C | PWM_POL | RW | Output polarity |
| 0x10-0x2C | PWM_DUTY[0-7] | RW | Duty cycle per channel |
| 0x30 | PWM_DEADTIME | RW | Dead-time configuration |

---

#### 2.2 Watchdog Timer
```
Konum     : rtl/periph/wdt/watchdog.sv
Ã–ncelik   : ğŸŸ¡ ORTA
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
Watchdog Timer, sistemin kilitlenmesi durumunda otomatik reset saÄŸlar. YazÄ±lÄ±m periyodik olarak watchdog'u "beslemeli", aksi halde sistem resetlenir.

**Ã–zellikler:**
| Ã–zellik | AÃ§Ä±klama |
|---------|----------|
| Counter | 32-bit |
| Prescaler | 8-bit |
| Window Mode | Erken besleme korumasÄ± |
| Lock | YapÄ±landÄ±rma kilitleme |
| Reset/Interrupt | Timeout'ta reset veya interrupt |

**Register Map:**
| Offset | Ä°sim | R/W | AÃ§Ä±klama |
|--------|------|-----|----------|
| 0x00 | WDT_CTRL | RW | Control (enable, mode) |
| 0x04 | WDT_LOAD | RW | Reload value |
| 0x08 | WDT_COUNT | R | Current count |
| 0x0C | WDT_WINDOW | RW | Window start (for window mode) |
| 0x10 | WDT_KICK | W | Kick register (write any value) |
| 0x14 | WDT_LOCK | RW | Lock configuration |

**GÃ¼venlik:**
- `WDT_LOCK` yazÄ±ldÄ±ÄŸÄ±nda yapÄ±landÄ±rma kilitlenir
- Unlock iÃ§in magic sequence: `0x1ACCE551`

---

#### 2.3 DMA Controller
```
Konum     : rtl/periph/dma/dma_controller.sv
Ã–ncelik   : ğŸŸ¡ ORTA
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
DMA (Direct Memory Access), CPU'yu bypass ederek bellek ve peripheral arasÄ±nda veri transferi yapar. BÃ¼yÃ¼k veri bloklarÄ± iÃ§in CPU yÃ¼kÃ¼nÃ¼ azaltÄ±r.

**Ã–zellikler:**
| Ã–zellik | AÃ§Ä±klama |
|---------|----------|
| Kanal SayÄ±sÄ± | 4 (parametrik) |
| Transfer Tipleri | M2M, M2P, P2M |
| Burst Size | 1, 4, 8, 16 words |
| Address Mode | Fixed, Increment, Decrement |
| Circular Mode | Otomatik reload |
| Priority | Kanal Ã¶ncelikleri |
| Linked List | Scatter-gather desteÄŸi |

**Register Map (per channel, 0x20 spacing):**
| Offset | Ä°sim | R/W | AÃ§Ä±klama |
|--------|------|-----|----------|
| 0x00 | DMA_CTRL | RW | Channel control |
| 0x04 | DMA_SRC | RW | Source address |
| 0x08 | DMA_DST | RW | Destination address |
| 0x0C | DMA_CNT | RW | Transfer count |
| 0x10 | DMA_CFG | RW | Configuration |
| 0x14 | DMA_LLI | RW | Linked list item pointer |
| 0x18 | DMA_SR | R | Status |

**Peripheral BaÄŸlantÄ±larÄ±:**
```
Request 0 : UART0 TX
Request 1 : UART0 RX
Request 2 : SPI0 TX
Request 3 : SPI0 RX
Request 4 : I2C0 TX
Request 5 : I2C0 RX
Request 6-7 : Reserved
```

---

#### 2.4 System Controller
```
Konum     : rtl/periph/sysctrl/sysctrl.sv
Ã–ncelik   : ğŸŸ¡ ORTA
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
Sistem genelinde clock, reset ve power yÃ¶netimi saÄŸlayan birimdir.

**Ã–zellikler:**
| Ã–zellik | AÃ§Ä±klama |
|---------|----------|
| Clock Gating | Peripheral bazÄ±nda clock aÃ§ma/kapama |
| Reset Control | Peripheral bazÄ±nda soft reset |
| Power Domains | Low-power mode yÃ¶netimi |
| Chip ID | Unique chip identifier |
| Boot Config | Boot source selection |

**Register Map:**
| Offset | Ä°sim | R/W | AÃ§Ä±klama |
|--------|------|-----|----------|
| 0x00 | SYS_CHIPID | R | Chip ID (read-only) |
| 0x04 | SYS_CLKEN | RW | Clock enable bitmap |
| 0x08 | SYS_SRST | RW | Soft reset (write 1 to reset) |
| 0x0C | SYS_BOOTCFG | R | Boot configuration pins |
| 0x10 | SYS_PWRCTRL | RW | Power control |
| 0x14 | SYS_RSTSTAT | R/W1C | Reset status (reason) |

---

### Ã–ncelik 3: Bonus (GeliÅŸmiÅŸ Ã–zellikler)

#### 3.1 Debug Module (JTAG)
```
Konum     : rtl/debug/dm_top.sv
Ã–ncelik   : ğŸŸ¢ DÃœÅÃœK
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
RISC-V Debug Specification uyumlu debug modÃ¼lÃ¼. JTAG veya cJTAG Ã¼zerinden baÄŸlantÄ±, breakpoint, single-step, register okuma/yazma.

---

#### 3.2 RTC (Real-Time Clock)
```
Konum     : rtl/periph/rtc/rtc.sv
Ã–ncelik   : ğŸŸ¢ DÃœÅÃœK
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
Battery-backed gerÃ§ek zamanlÄ± saat. Tarih/saat tutma, alarm fonksiyonu.

---

#### 3.3 CRC Accelerator
```
Konum     : rtl/periph/crc/crc_engine.sv
Ã–ncelik   : ğŸŸ¢ DÃœÅÃœK
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
Hardware CRC hesaplama. CRC-8, CRC-16, CRC-32 desteÄŸi.

---

#### 3.4 External Memory Controller
```
Konum     : rtl/periph/emc/emc.sv
Ã–ncelik   : ğŸŸ¢ DÃœÅÃœK
Durum     : âŒ Eksik
```

**AÃ§Ä±klama:**
Harici SRAM, SDRAM veya DDR bellek kontrolcÃ¼sÃ¼.

---

## ğŸ—ºï¸ Memory Map (Hedef)

```
0x0000_0000 - 0x0FFF_FFFF : Debug Region (256MB)
    0x0000_0000 : Debug Module

0x1000_0000 - 0x1FFF_FFFF : Boot ROM (256MB reserved, 4KB used)
    0x1000_0000 : Boot ROM Start

0x2000_0000 - 0x2FFF_FFFF : Peripheral Region (256MB)
    0x2000_0000 : UART0          (4KB)
    0x2000_1000 : UART1          (4KB)
    0x2000_2000 : SPI0           (4KB)
    0x2000_3000 : I2C0           (4KB)
    0x2000_4000 : GPIO           (4KB)  â† YENÄ°
    0x2000_5000 : PWM            (4KB)  â† YENÄ°
    0x2000_6000 : Timer0-3       (4KB)  â† YENÄ°
    0x2000_7000 : PLIC           (4KB)  â† YENÄ°
    0x2000_8000 : Watchdog       (4KB)  â† YENÄ°
    0x2000_9000 : DMA            (4KB)  â† YENÄ°
    0x2000_A000 : System Ctrl    (4KB)  â† YENÄ°
    0x2000_B000 : RTC            (4KB)  â† YENÄ°
    0x2000_C000 : CRC            (4KB)  â† YENÄ°
    0x2000_D000 - 0x2000_FFFF : Reserved

0x3000_0000 - 0x3FFF_FFFF : CLINT (256MB reserved)
    0x3000_0000 : MSIP
    0x3000_4000 : MTIMECMP
    0x3000_BFF8 : MTIME

0x4000_0000 - 0x7FFF_FFFF : External Memory (1GB)
    0x4000_0000 : QSPI Flash / External RAM

0x8000_0000 - 0xFFFF_FFFF : Main RAM (2GB)
    0x8000_0000 : RAM Start (Reset Vector)
```

---

## ğŸ“ˆ Uygulama SÄ±rasÄ±

### Faz 1: Temel I/O (1-2 hafta)
1. âœ… GPIO Controller
2. âœ… PLIC entegrasyonu
3. âœ… Mevcut peripheral'lara interrupt ekleme

### Faz 2: Zamanlama (1 hafta)
4. âœ… General Purpose Timer
5. âœ… PWM (Timer ile birleÅŸik olabilir)
6. âœ… Watchdog Timer

### Faz 3: Sistem (1-2 hafta)
7. âœ… System Controller
8. âœ… DMA Controller

### Faz 4: GeliÅŸmiÅŸ (Opsiyonel)
9. Debug Module
10. RTC
11. CRC Accelerator
12. External Memory Controller

---

## ğŸ“‹ Checklist

- [ ] **GPIO**
  - [ ] Basic I/O (direction, read, write)
  - [ ] Atomic operations (set, clear, toggle)
  - [ ] Pull-up/pull-down
  - [ ] Interrupt on change
  - [ ] PLIC entegrasyonu

- [ ] **PLIC**
  - [ ] Priority registers
  - [ ] Pending/Enable registers
  - [ ] Claim/Complete
  - [ ] Threshold
  - [ ] CPU interrupt output

- [ ] **Timer**
  - [ ] Counter, prescaler
  - [ ] Compare match
  - [ ] PWM output
  - [ ] Input capture
  - [ ] Interrupt generation

- [ ] **Watchdog**
  - [ ] Timeout reset
  - [ ] Window mode
  - [ ] Lock mechanism

- [ ] **DMA**
  - [ ] Basic M2M transfer
  - [ ] Peripheral integration
  - [ ] Circular mode
  - [ ] Linked list

- [ ] **System Controller**
  - [ ] Clock gating
  - [ ] Soft reset
  - [ ] Chip ID

---

## ğŸ”— Referanslar

1. [RISC-V Privileged Specification](https://riscv.org/specifications/privileged-isa/)
2. [SiFive FE310 Manual](https://sifive.cdn.prismic.io/sifive/4faf3e34-4a42-4c2f-be9e-c77baa4928c7_fe310-g002-manual-v1p5.pdf)
3. [RISC-V PLIC Specification](https://github.com/riscv/riscv-plic-spec)
4. [RISC-V Debug Specification](https://riscv.org/specifications/debug-specification/)

---

*Son GÃ¼ncelleme: 2025-12-03*
*Versiyon: 1.0*
