
ECSE444-Lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036ec  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080038a8  080038a8  000048a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038e8  080038e8  00005010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080038e8  080038e8  00005010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080038e8  080038e8  00005010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038e8  080038e8  000048e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080038ec  080038ec  000048ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080038f0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000009c  20000010  08003900  00005010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ac  08003900  000050ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a210  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a28  00000000  00000000  0000f250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  00010c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000759  00000000  00000000  00011650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b80c  00000000  00000000  00011da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ad2e  00000000  00000000  0003d5b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111be7  00000000  00000000  000482e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00159eca  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002798  00000000  00000000  00159f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0015c6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000010 	.word	0x20000010
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08003890 	.word	0x08003890

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000014 	.word	0x20000014
 80001f8:	08003890 	.word	0x08003890

080001fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b084      	sub	sp, #16
 8000200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */

	// Constant used for calculating temperature from ADC reading
	uint16_t ts_cal1_val = TS_CAL1; // FOR DEBUGGING
 8000202:	4b20      	ldr	r3, [pc, #128]	@ (8000284 <main+0x88>)
 8000204:	881b      	ldrh	r3, [r3, #0]
 8000206:	81bb      	strh	r3, [r7, #12]
	uint16_t ts_cal2_val = TS_CAL2; // FOR DEBUGGING
 8000208:	4b1f      	ldr	r3, [pc, #124]	@ (8000288 <main+0x8c>)
 800020a:	881b      	ldrh	r3, [r3, #0]
 800020c:	817b      	strh	r3, [r7, #10]
	uint16_t vrefint_val = VREFINT_CAL;	// FOR DEBUGGING
 800020e:	4b1f      	ldr	r3, [pc, #124]	@ (800028c <main+0x90>)
 8000210:	881b      	ldrh	r3, [r3, #0]
 8000212:	813b      	strh	r3, [r7, #8]
	float tempConst = (float)(TS_CAL2_TEMP - TS_CAL1_TEMP) / (float)(TS_CAL2 - TS_CAL1);
 8000214:	4b1c      	ldr	r3, [pc, #112]	@ (8000288 <main+0x8c>)
 8000216:	881b      	ldrh	r3, [r3, #0]
 8000218:	461a      	mov	r2, r3
 800021a:	4b1a      	ldr	r3, [pc, #104]	@ (8000284 <main+0x88>)
 800021c:	881b      	ldrh	r3, [r3, #0]
 800021e:	1ad3      	subs	r3, r2, r3
 8000220:	ee07 3a90 	vmov	s15, r3
 8000224:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000228:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8000290 <main+0x94>
 800022c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000230:	edc7 7a01 	vstr	s15, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000234:	f000 faad 	bl	8000792 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000238:	f000 f830 	bl	800029c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800023c:	f000 f936 	bl	80004ac <MX_GPIO_Init>
  MX_DAC1_Init();
 8000240:	f000 f8f4 	bl	800042c <MX_DAC1_Init>
  MX_ADC1_Init();
 8000244:	f000 f87c 	bl	8000340 <MX_ADC1_Init>

  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000248:	2100      	movs	r1, #0
 800024a:	4812      	ldr	r0, [pc, #72]	@ (8000294 <main+0x98>)
 800024c:	f001 fb23 	bl	8001896 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8000250:	2110      	movs	r1, #16
 8000252:	4810      	ldr	r0, [pc, #64]	@ (8000294 <main+0x98>)
 8000254:	f001 fb1f 	bl	8001896 <HAL_DAC_Start>

 */
	  ///*

	  //Loop to delay time between increments (for all wave generation)
	  for(uint8_t i = 0; i<127; i++) // iterator max (255 -> uint8)
 8000258:	2300      	movs	r3, #0
 800025a:	73fb      	strb	r3, [r7, #15]
 800025c:	e00d      	b.n	800027a <main+0x7e>
	  {
		  //Filler logic to stop compiler from deleting this loop
		  if(filler==true){
 800025e:	4b0e      	ldr	r3, [pc, #56]	@ (8000298 <main+0x9c>)
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d003      	beq.n	800026e <main+0x72>
			  filler = false;
 8000266:	4b0c      	ldr	r3, [pc, #48]	@ (8000298 <main+0x9c>)
 8000268:	2200      	movs	r2, #0
 800026a:	701a      	strb	r2, [r3, #0]
 800026c:	e002      	b.n	8000274 <main+0x78>
		  }
		  else{
			  filler = true;
 800026e:	4b0a      	ldr	r3, [pc, #40]	@ (8000298 <main+0x9c>)
 8000270:	2201      	movs	r2, #1
 8000272:	701a      	strb	r2, [r3, #0]
	  for(uint8_t i = 0; i<127; i++) // iterator max (255 -> uint8)
 8000274:	7bfb      	ldrb	r3, [r7, #15]
 8000276:	3301      	adds	r3, #1
 8000278:	73fb      	strb	r3, [r7, #15]
 800027a:	7bfb      	ldrb	r3, [r7, #15]
 800027c:	2b7e      	cmp	r3, #126	@ 0x7e
 800027e:	d9ee      	bls.n	800025e <main+0x62>
 8000280:	e7ea      	b.n	8000258 <main+0x5c>
 8000282:	bf00      	nop
 8000284:	1fff75a8 	.word	0x1fff75a8
 8000288:	1fff75ca 	.word	0x1fff75ca
 800028c:	1fff75aa 	.word	0x1fff75aa
 8000290:	42a00000 	.word	0x42a00000
 8000294:	20000094 	.word	0x20000094
 8000298:	20000000 	.word	0x20000000

0800029c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b096      	sub	sp, #88	@ 0x58
 80002a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a2:	f107 0314 	add.w	r3, r7, #20
 80002a6:	2244      	movs	r2, #68	@ 0x44
 80002a8:	2100      	movs	r1, #0
 80002aa:	4618      	mov	r0, r3
 80002ac:	f003 fac4 	bl	8003838 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b0:	463b      	mov	r3, r7
 80002b2:	2200      	movs	r2, #0
 80002b4:	601a      	str	r2, [r3, #0]
 80002b6:	605a      	str	r2, [r3, #4]
 80002b8:	609a      	str	r2, [r3, #8]
 80002ba:	60da      	str	r2, [r3, #12]
 80002bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80002be:	2000      	movs	r0, #0
 80002c0:	f001 fe52 	bl	8001f68 <HAL_PWREx_ControlVoltageScaling>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <SystemClock_Config+0x32>
  {
    Error_Handler();
 80002ca:	f000 f94b 	bl	8000564 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002ce:	2310      	movs	r3, #16
 80002d0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002d2:	2301      	movs	r3, #1
 80002d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002d6:	2300      	movs	r3, #0
 80002d8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002da:	2360      	movs	r3, #96	@ 0x60
 80002dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002de:	2302      	movs	r3, #2
 80002e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002e2:	2301      	movs	r3, #1
 80002e4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002e6:	2301      	movs	r3, #1
 80002e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80002ea:	233c      	movs	r3, #60	@ 0x3c
 80002ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002ee:	2302      	movs	r3, #2
 80002f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002f2:	2302      	movs	r3, #2
 80002f4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002f6:	2302      	movs	r3, #2
 80002f8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002fa:	f107 0314 	add.w	r3, r7, #20
 80002fe:	4618      	mov	r0, r3
 8000300:	f001 fed6 	bl	80020b0 <HAL_RCC_OscConfig>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800030a:	f000 f92b 	bl	8000564 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800030e:	230f      	movs	r3, #15
 8000310:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000312:	2303      	movs	r3, #3
 8000314:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000316:	2300      	movs	r3, #0
 8000318:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800031a:	2300      	movs	r3, #0
 800031c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800031e:	2300      	movs	r3, #0
 8000320:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000322:	463b      	mov	r3, r7
 8000324:	2105      	movs	r1, #5
 8000326:	4618      	mov	r0, r3
 8000328:	f002 fadc 	bl	80028e4 <HAL_RCC_ClockConfig>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000332:	f000 f917 	bl	8000564 <Error_Handler>
  }
}
 8000336:	bf00      	nop
 8000338:	3758      	adds	r7, #88	@ 0x58
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
	...

08000340 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b086      	sub	sp, #24
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000346:	463b      	mov	r3, r7
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
 800034e:	609a      	str	r2, [r3, #8]
 8000350:	60da      	str	r2, [r3, #12]
 8000352:	611a      	str	r2, [r3, #16]
 8000354:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000356:	4b31      	ldr	r3, [pc, #196]	@ (800041c <MX_ADC1_Init+0xdc>)
 8000358:	4a31      	ldr	r2, [pc, #196]	@ (8000420 <MX_ADC1_Init+0xe0>)
 800035a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800035c:	4b2f      	ldr	r3, [pc, #188]	@ (800041c <MX_ADC1_Init+0xdc>)
 800035e:	2200      	movs	r2, #0
 8000360:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000362:	4b2e      	ldr	r3, [pc, #184]	@ (800041c <MX_ADC1_Init+0xdc>)
 8000364:	2200      	movs	r2, #0
 8000366:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000368:	4b2c      	ldr	r3, [pc, #176]	@ (800041c <MX_ADC1_Init+0xdc>)
 800036a:	2200      	movs	r2, #0
 800036c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800036e:	4b2b      	ldr	r3, [pc, #172]	@ (800041c <MX_ADC1_Init+0xdc>)
 8000370:	2201      	movs	r2, #1
 8000372:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000374:	4b29      	ldr	r3, [pc, #164]	@ (800041c <MX_ADC1_Init+0xdc>)
 8000376:	2204      	movs	r2, #4
 8000378:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800037a:	4b28      	ldr	r3, [pc, #160]	@ (800041c <MX_ADC1_Init+0xdc>)
 800037c:	2200      	movs	r2, #0
 800037e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000380:	4b26      	ldr	r3, [pc, #152]	@ (800041c <MX_ADC1_Init+0xdc>)
 8000382:	2200      	movs	r2, #0
 8000384:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8000386:	4b25      	ldr	r3, [pc, #148]	@ (800041c <MX_ADC1_Init+0xdc>)
 8000388:	2202      	movs	r2, #2
 800038a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 800038c:	4b23      	ldr	r3, [pc, #140]	@ (800041c <MX_ADC1_Init+0xdc>)
 800038e:	2201      	movs	r2, #1
 8000390:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000394:	4b21      	ldr	r3, [pc, #132]	@ (800041c <MX_ADC1_Init+0xdc>)
 8000396:	2201      	movs	r2, #1
 8000398:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800039a:	4b20      	ldr	r3, [pc, #128]	@ (800041c <MX_ADC1_Init+0xdc>)
 800039c:	2200      	movs	r2, #0
 800039e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003a0:	4b1e      	ldr	r3, [pc, #120]	@ (800041c <MX_ADC1_Init+0xdc>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003a6:	4b1d      	ldr	r3, [pc, #116]	@ (800041c <MX_ADC1_Init+0xdc>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003ae:	4b1b      	ldr	r3, [pc, #108]	@ (800041c <MX_ADC1_Init+0xdc>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80003b4:	4b19      	ldr	r3, [pc, #100]	@ (800041c <MX_ADC1_Init+0xdc>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003bc:	4817      	ldr	r0, [pc, #92]	@ (800041c <MX_ADC1_Init+0xdc>)
 80003be:	f000 fc21 	bl	8000c04 <HAL_ADC_Init>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d001      	beq.n	80003cc <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80003c8:	f000 f8cc 	bl	8000564 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80003cc:	4b15      	ldr	r3, [pc, #84]	@ (8000424 <MX_ADC1_Init+0xe4>)
 80003ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003d0:	2306      	movs	r3, #6
 80003d2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80003d4:	2306      	movs	r3, #6
 80003d6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003d8:	237f      	movs	r3, #127	@ 0x7f
 80003da:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003dc:	2304      	movs	r3, #4
 80003de:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80003e0:	2300      	movs	r3, #0
 80003e2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003e4:	463b      	mov	r3, r7
 80003e6:	4619      	mov	r1, r3
 80003e8:	480c      	ldr	r0, [pc, #48]	@ (800041c <MX_ADC1_Init+0xdc>)
 80003ea:	f000 fd51 	bl	8000e90 <HAL_ADC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80003f4:	f000 f8b6 	bl	8000564 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_ADC1_Init+0xe8>)
 80003fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003fc:	230c      	movs	r3, #12
 80003fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000400:	463b      	mov	r3, r7
 8000402:	4619      	mov	r1, r3
 8000404:	4805      	ldr	r0, [pc, #20]	@ (800041c <MX_ADC1_Init+0xdc>)
 8000406:	f000 fd43 	bl	8000e90 <HAL_ADC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8000410:	f000 f8a8 	bl	8000564 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000414:	bf00      	nop
 8000416:	3718      	adds	r7, #24
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	2000002c 	.word	0x2000002c
 8000420:	50040000 	.word	0x50040000
 8000424:	c7520000 	.word	0xc7520000
 8000428:	80000001 	.word	0x80000001

0800042c <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b08a      	sub	sp, #40	@ 0x28
 8000430:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000432:	463b      	mov	r3, r7
 8000434:	2228      	movs	r2, #40	@ 0x28
 8000436:	2100      	movs	r1, #0
 8000438:	4618      	mov	r0, r3
 800043a:	f003 f9fd 	bl	8003838 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800043e:	4b19      	ldr	r3, [pc, #100]	@ (80004a4 <MX_DAC1_Init+0x78>)
 8000440:	4a19      	ldr	r2, [pc, #100]	@ (80004a8 <MX_DAC1_Init+0x7c>)
 8000442:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000444:	4817      	ldr	r0, [pc, #92]	@ (80004a4 <MX_DAC1_Init+0x78>)
 8000446:	f001 fa04 	bl	8001852 <HAL_DAC_Init>
 800044a:	4603      	mov	r3, r0
 800044c:	2b00      	cmp	r3, #0
 800044e:	d001      	beq.n	8000454 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000450:	f000 f888 	bl	8000564 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000454:	2300      	movs	r3, #0
 8000456:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000458:	2300      	movs	r3, #0
 800045a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800045c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000460:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000462:	2300      	movs	r3, #0
 8000464:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000466:	2300      	movs	r3, #0
 8000468:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800046a:	2300      	movs	r3, #0
 800046c:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800046e:	463b      	mov	r3, r7
 8000470:	2200      	movs	r2, #0
 8000472:	4619      	mov	r1, r3
 8000474:	480b      	ldr	r0, [pc, #44]	@ (80004a4 <MX_DAC1_Init+0x78>)
 8000476:	f001 fa61 	bl	800193c <HAL_DAC_ConfigChannel>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8000480:	f000 f870 	bl	8000564 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000484:	463b      	mov	r3, r7
 8000486:	2210      	movs	r2, #16
 8000488:	4619      	mov	r1, r3
 800048a:	4806      	ldr	r0, [pc, #24]	@ (80004a4 <MX_DAC1_Init+0x78>)
 800048c:	f001 fa56 	bl	800193c <HAL_DAC_ConfigChannel>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d001      	beq.n	800049a <MX_DAC1_Init+0x6e>
  {
    Error_Handler();
 8000496:	f000 f865 	bl	8000564 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800049a:	bf00      	nop
 800049c:	3728      	adds	r7, #40	@ 0x28
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	20000094 	.word	0x20000094
 80004a8:	40007400 	.word	0x40007400

080004ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b088      	sub	sp, #32
 80004b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004b2:	f107 030c 	add.w	r3, r7, #12
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]
 80004c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c2:	4b25      	ldr	r3, [pc, #148]	@ (8000558 <MX_GPIO_Init+0xac>)
 80004c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c6:	4a24      	ldr	r2, [pc, #144]	@ (8000558 <MX_GPIO_Init+0xac>)
 80004c8:	f043 0304 	orr.w	r3, r3, #4
 80004cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004ce:	4b22      	ldr	r3, [pc, #136]	@ (8000558 <MX_GPIO_Init+0xac>)
 80004d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004d2:	f003 0304 	and.w	r3, r3, #4
 80004d6:	60bb      	str	r3, [r7, #8]
 80004d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004da:	4b1f      	ldr	r3, [pc, #124]	@ (8000558 <MX_GPIO_Init+0xac>)
 80004dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004de:	4a1e      	ldr	r2, [pc, #120]	@ (8000558 <MX_GPIO_Init+0xac>)
 80004e0:	f043 0301 	orr.w	r3, r3, #1
 80004e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000558 <MX_GPIO_Init+0xac>)
 80004e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004ea:	f003 0301 	and.w	r3, r3, #1
 80004ee:	607b      	str	r3, [r7, #4]
 80004f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004f2:	4b19      	ldr	r3, [pc, #100]	@ (8000558 <MX_GPIO_Init+0xac>)
 80004f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f6:	4a18      	ldr	r2, [pc, #96]	@ (8000558 <MX_GPIO_Init+0xac>)
 80004f8:	f043 0302 	orr.w	r3, r3, #2
 80004fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004fe:	4b16      	ldr	r3, [pc, #88]	@ (8000558 <MX_GPIO_Init+0xac>)
 8000500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000502:	f003 0302 	and.w	r3, r3, #2
 8000506:	603b      	str	r3, [r7, #0]
 8000508:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000510:	4812      	ldr	r0, [pc, #72]	@ (800055c <MX_GPIO_Init+0xb0>)
 8000512:	f001 fcf1 	bl	8001ef8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 8000516:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800051a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800051c:	2300      	movs	r3, #0
 800051e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8000524:	f107 030c 	add.w	r3, r7, #12
 8000528:	4619      	mov	r1, r3
 800052a:	480d      	ldr	r0, [pc, #52]	@ (8000560 <MX_GPIO_Init+0xb4>)
 800052c:	f001 fb52 	bl	8001bd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000530:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000534:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000536:	2301      	movs	r3, #1
 8000538:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053a:	2300      	movs	r3, #0
 800053c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800053e:	2300      	movs	r3, #0
 8000540:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000542:	f107 030c 	add.w	r3, r7, #12
 8000546:	4619      	mov	r1, r3
 8000548:	4804      	ldr	r0, [pc, #16]	@ (800055c <MX_GPIO_Init+0xb0>)
 800054a:	f001 fb43 	bl	8001bd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800054e:	bf00      	nop
 8000550:	3720      	adds	r7, #32
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	40021000 	.word	0x40021000
 800055c:	48000400 	.word	0x48000400
 8000560:	48000800 	.word	0x48000800

08000564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000568:	b672      	cpsid	i
}
 800056a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <Error_Handler+0x8>

08000570 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000576:	4b0f      	ldr	r3, [pc, #60]	@ (80005b4 <HAL_MspInit+0x44>)
 8000578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800057a:	4a0e      	ldr	r2, [pc, #56]	@ (80005b4 <HAL_MspInit+0x44>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6613      	str	r3, [r2, #96]	@ 0x60
 8000582:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <HAL_MspInit+0x44>)
 8000584:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800058e:	4b09      	ldr	r3, [pc, #36]	@ (80005b4 <HAL_MspInit+0x44>)
 8000590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000592:	4a08      	ldr	r2, [pc, #32]	@ (80005b4 <HAL_MspInit+0x44>)
 8000594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000598:	6593      	str	r3, [r2, #88]	@ 0x58
 800059a:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <HAL_MspInit+0x44>)
 800059c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800059e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005a2:	603b      	str	r3, [r7, #0]
 80005a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	40021000 	.word	0x40021000

080005b8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b0a8      	sub	sp, #160	@ 0xa0
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	2294      	movs	r2, #148	@ 0x94
 80005c6:	2100      	movs	r1, #0
 80005c8:	4618      	mov	r0, r3
 80005ca:	f003 f935 	bl	8003838 <memset>
  if(hadc->Instance==ADC1)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a19      	ldr	r2, [pc, #100]	@ (8000638 <HAL_ADC_MspInit+0x80>)
 80005d4:	4293      	cmp	r3, r2
 80005d6:	d12b      	bne.n	8000630 <HAL_ADC_MspInit+0x78>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80005d8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80005dc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80005de:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80005e6:	2301      	movs	r3, #1
 80005e8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80005ea:	2301      	movs	r3, #1
 80005ec:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80005ee:	2318      	movs	r3, #24
 80005f0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80005f2:	2302      	movs	r3, #2
 80005f4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80005f6:	2302      	movs	r3, #2
 80005f8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80005fa:	2302      	movs	r3, #2
 80005fc:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80005fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000602:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000604:	f107 030c 	add.w	r3, r7, #12
 8000608:	4618      	mov	r0, r3
 800060a:	f002 fbfd 	bl	8002e08 <HAL_RCCEx_PeriphCLKConfig>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <HAL_ADC_MspInit+0x60>
    {
      Error_Handler();
 8000614:	f7ff ffa6 	bl	8000564 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000618:	4b08      	ldr	r3, [pc, #32]	@ (800063c <HAL_ADC_MspInit+0x84>)
 800061a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800061c:	4a07      	ldr	r2, [pc, #28]	@ (800063c <HAL_ADC_MspInit+0x84>)
 800061e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000622:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000624:	4b05      	ldr	r3, [pc, #20]	@ (800063c <HAL_ADC_MspInit+0x84>)
 8000626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000628:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000630:	bf00      	nop
 8000632:	37a0      	adds	r7, #160	@ 0xa0
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	50040000 	.word	0x50040000
 800063c:	40021000 	.word	0x40021000

08000640 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b08a      	sub	sp, #40	@ 0x28
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000648:	f107 0314 	add.w	r3, r7, #20
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	4a15      	ldr	r2, [pc, #84]	@ (80006b4 <HAL_DAC_MspInit+0x74>)
 800065e:	4293      	cmp	r3, r2
 8000660:	d124      	bne.n	80006ac <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000662:	4b15      	ldr	r3, [pc, #84]	@ (80006b8 <HAL_DAC_MspInit+0x78>)
 8000664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000666:	4a14      	ldr	r2, [pc, #80]	@ (80006b8 <HAL_DAC_MspInit+0x78>)
 8000668:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800066c:	6593      	str	r3, [r2, #88]	@ 0x58
 800066e:	4b12      	ldr	r3, [pc, #72]	@ (80006b8 <HAL_DAC_MspInit+0x78>)
 8000670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000672:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	4b0f      	ldr	r3, [pc, #60]	@ (80006b8 <HAL_DAC_MspInit+0x78>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	4a0e      	ldr	r2, [pc, #56]	@ (80006b8 <HAL_DAC_MspInit+0x78>)
 8000680:	f043 0301 	orr.w	r3, r3, #1
 8000684:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000686:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <HAL_DAC_MspInit+0x78>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	f003 0301 	and.w	r3, r3, #1
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000692:	2330      	movs	r3, #48	@ 0x30
 8000694:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000696:	2303      	movs	r3, #3
 8000698:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069a:	2300      	movs	r3, #0
 800069c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	4619      	mov	r1, r3
 80006a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006a8:	f001 fa94 	bl	8001bd4 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80006ac:	bf00      	nop
 80006ae:	3728      	adds	r7, #40	@ 0x28
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	40007400 	.word	0x40007400
 80006b8:	40021000 	.word	0x40021000

080006bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006c0:	bf00      	nop
 80006c2:	e7fd      	b.n	80006c0 <NMI_Handler+0x4>

080006c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <HardFault_Handler+0x4>

080006cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <MemManage_Handler+0x4>

080006d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006d8:	bf00      	nop
 80006da:	e7fd      	b.n	80006d8 <BusFault_Handler+0x4>

080006dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006e0:	bf00      	nop
 80006e2:	e7fd      	b.n	80006e0 <UsageFault_Handler+0x4>

080006e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr

080006f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006f2:	b480      	push	{r7}
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006f6:	bf00      	nop
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr

08000700 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000704:	bf00      	nop
 8000706:	46bd      	mov	sp, r7
 8000708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070c:	4770      	bx	lr

0800070e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000712:	f000 f893 	bl	800083c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800071c:	b480      	push	{r7}
 800071e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000720:	4b06      	ldr	r3, [pc, #24]	@ (800073c <SystemInit+0x20>)
 8000722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000726:	4a05      	ldr	r2, [pc, #20]	@ (800073c <SystemInit+0x20>)
 8000728:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800072c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	e000ed00 	.word	0xe000ed00

08000740 <Reset_Handler>:
 8000740:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000778 <LoopForever+0x2>
 8000744:	f7ff ffea 	bl	800071c <SystemInit>
 8000748:	480c      	ldr	r0, [pc, #48]	@ (800077c <LoopForever+0x6>)
 800074a:	490d      	ldr	r1, [pc, #52]	@ (8000780 <LoopForever+0xa>)
 800074c:	4a0d      	ldr	r2, [pc, #52]	@ (8000784 <LoopForever+0xe>)
 800074e:	2300      	movs	r3, #0
 8000750:	e002      	b.n	8000758 <LoopCopyDataInit>

08000752 <CopyDataInit>:
 8000752:	58d4      	ldr	r4, [r2, r3]
 8000754:	50c4      	str	r4, [r0, r3]
 8000756:	3304      	adds	r3, #4

08000758 <LoopCopyDataInit>:
 8000758:	18c4      	adds	r4, r0, r3
 800075a:	428c      	cmp	r4, r1
 800075c:	d3f9      	bcc.n	8000752 <CopyDataInit>
 800075e:	4a0a      	ldr	r2, [pc, #40]	@ (8000788 <LoopForever+0x12>)
 8000760:	4c0a      	ldr	r4, [pc, #40]	@ (800078c <LoopForever+0x16>)
 8000762:	2300      	movs	r3, #0
 8000764:	e001      	b.n	800076a <LoopFillZerobss>

08000766 <FillZerobss>:
 8000766:	6013      	str	r3, [r2, #0]
 8000768:	3204      	adds	r2, #4

0800076a <LoopFillZerobss>:
 800076a:	42a2      	cmp	r2, r4
 800076c:	d3fb      	bcc.n	8000766 <FillZerobss>
 800076e:	f003 f86b 	bl	8003848 <__libc_init_array>
 8000772:	f7ff fd43 	bl	80001fc <main>

08000776 <LoopForever>:
 8000776:	e7fe      	b.n	8000776 <LoopForever>
 8000778:	200a0000 	.word	0x200a0000
 800077c:	20000000 	.word	0x20000000
 8000780:	20000010 	.word	0x20000010
 8000784:	080038f0 	.word	0x080038f0
 8000788:	20000010 	.word	0x20000010
 800078c:	200000ac 	.word	0x200000ac

08000790 <ADC1_IRQHandler>:
 8000790:	e7fe      	b.n	8000790 <ADC1_IRQHandler>

08000792 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000792:	b580      	push	{r7, lr}
 8000794:	b082      	sub	sp, #8
 8000796:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000798:	2300      	movs	r3, #0
 800079a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800079c:	2003      	movs	r0, #3
 800079e:	f001 f825 	bl	80017ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007a2:	2000      	movs	r0, #0
 80007a4:	f000 f80e 	bl	80007c4 <HAL_InitTick>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d002      	beq.n	80007b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80007ae:	2301      	movs	r3, #1
 80007b0:	71fb      	strb	r3, [r7, #7]
 80007b2:	e001      	b.n	80007b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007b4:	f7ff fedc 	bl	8000570 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007b8:	79fb      	ldrb	r3, [r7, #7]
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
	...

080007c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007cc:	2300      	movs	r3, #0
 80007ce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007d0:	4b17      	ldr	r3, [pc, #92]	@ (8000830 <HAL_InitTick+0x6c>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d023      	beq.n	8000820 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007d8:	4b16      	ldr	r3, [pc, #88]	@ (8000834 <HAL_InitTick+0x70>)
 80007da:	681a      	ldr	r2, [r3, #0]
 80007dc:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <HAL_InitTick+0x6c>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	4619      	mov	r1, r3
 80007e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80007ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80007ee:	4618      	mov	r0, r3
 80007f0:	f001 f823 	bl	800183a <HAL_SYSTICK_Config>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d10f      	bne.n	800081a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2b0f      	cmp	r3, #15
 80007fe:	d809      	bhi.n	8000814 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000800:	2200      	movs	r2, #0
 8000802:	6879      	ldr	r1, [r7, #4]
 8000804:	f04f 30ff 	mov.w	r0, #4294967295
 8000808:	f000 fffb 	bl	8001802 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800080c:	4a0a      	ldr	r2, [pc, #40]	@ (8000838 <HAL_InitTick+0x74>)
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	6013      	str	r3, [r2, #0]
 8000812:	e007      	b.n	8000824 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000814:	2301      	movs	r3, #1
 8000816:	73fb      	strb	r3, [r7, #15]
 8000818:	e004      	b.n	8000824 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800081a:	2301      	movs	r3, #1
 800081c:	73fb      	strb	r3, [r7, #15]
 800081e:	e001      	b.n	8000824 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000820:	2301      	movs	r3, #1
 8000822:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000824:	7bfb      	ldrb	r3, [r7, #15]
}
 8000826:	4618      	mov	r0, r3
 8000828:	3710      	adds	r7, #16
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	2000000c 	.word	0x2000000c
 8000834:	20000004 	.word	0x20000004
 8000838:	20000008 	.word	0x20000008

0800083c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000840:	4b06      	ldr	r3, [pc, #24]	@ (800085c <HAL_IncTick+0x20>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	461a      	mov	r2, r3
 8000846:	4b06      	ldr	r3, [pc, #24]	@ (8000860 <HAL_IncTick+0x24>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	4413      	add	r3, r2
 800084c:	4a04      	ldr	r2, [pc, #16]	@ (8000860 <HAL_IncTick+0x24>)
 800084e:	6013      	str	r3, [r2, #0]
}
 8000850:	bf00      	nop
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr
 800085a:	bf00      	nop
 800085c:	2000000c 	.word	0x2000000c
 8000860:	200000a8 	.word	0x200000a8

08000864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  return uwTick;
 8000868:	4b03      	ldr	r3, [pc, #12]	@ (8000878 <HAL_GetTick+0x14>)
 800086a:	681b      	ldr	r3, [r3, #0]
}
 800086c:	4618      	mov	r0, r3
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	200000a8 	.word	0x200000a8

0800087c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b084      	sub	sp, #16
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000884:	f7ff ffee 	bl	8000864 <HAL_GetTick>
 8000888:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000894:	d005      	beq.n	80008a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000896:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <HAL_Delay+0x44>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	461a      	mov	r2, r3
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	4413      	add	r3, r2
 80008a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008a2:	bf00      	nop
 80008a4:	f7ff ffde 	bl	8000864 <HAL_GetTick>
 80008a8:	4602      	mov	r2, r0
 80008aa:	68bb      	ldr	r3, [r7, #8]
 80008ac:	1ad3      	subs	r3, r2, r3
 80008ae:	68fa      	ldr	r2, [r7, #12]
 80008b0:	429a      	cmp	r2, r3
 80008b2:	d8f7      	bhi.n	80008a4 <HAL_Delay+0x28>
  {
  }
}
 80008b4:	bf00      	nop
 80008b6:	bf00      	nop
 80008b8:	3710      	adds	r7, #16
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	2000000c 	.word	0x2000000c

080008c4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	431a      	orrs	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	609a      	str	r2, [r3, #8]
}
 80008de:	bf00      	nop
 80008e0:	370c      	adds	r7, #12
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr

080008ea <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80008ea:	b480      	push	{r7}
 80008ec:	b083      	sub	sp, #12
 80008ee:	af00      	add	r7, sp, #0
 80008f0:	6078      	str	r0, [r7, #4]
 80008f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	689b      	ldr	r3, [r3, #8]
 80008f8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	431a      	orrs	r2, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	609a      	str	r2, [r3, #8]
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000920:	4618      	mov	r0, r3
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800092c:	b480      	push	{r7}
 800092e:	b087      	sub	sp, #28
 8000930:	af00      	add	r7, sp, #0
 8000932:	60f8      	str	r0, [r7, #12]
 8000934:	60b9      	str	r1, [r7, #8]
 8000936:	607a      	str	r2, [r7, #4]
 8000938:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	3360      	adds	r3, #96	@ 0x60
 800093e:	461a      	mov	r2, r3
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	4413      	add	r3, r2
 8000946:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	4b08      	ldr	r3, [pc, #32]	@ (8000970 <LL_ADC_SetOffset+0x44>)
 800094e:	4013      	ands	r3, r2
 8000950:	687a      	ldr	r2, [r7, #4]
 8000952:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000956:	683a      	ldr	r2, [r7, #0]
 8000958:	430a      	orrs	r2, r1
 800095a:	4313      	orrs	r3, r2
 800095c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000964:	bf00      	nop
 8000966:	371c      	adds	r7, #28
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr
 8000970:	03fff000 	.word	0x03fff000

08000974 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
 800097c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	3360      	adds	r3, #96	@ 0x60
 8000982:	461a      	mov	r2, r3
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	009b      	lsls	r3, r3, #2
 8000988:	4413      	add	r3, r2
 800098a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000994:	4618      	mov	r0, r3
 8000996:	3714      	adds	r7, #20
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr

080009a0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b087      	sub	sp, #28
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	60f8      	str	r0, [r7, #12]
 80009a8:	60b9      	str	r1, [r7, #8]
 80009aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	3360      	adds	r3, #96	@ 0x60
 80009b0:	461a      	mov	r2, r3
 80009b2:	68bb      	ldr	r3, [r7, #8]
 80009b4:	009b      	lsls	r3, r3, #2
 80009b6:	4413      	add	r3, r2
 80009b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	431a      	orrs	r2, r3
 80009c6:	697b      	ldr	r3, [r7, #20]
 80009c8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80009ca:	bf00      	nop
 80009cc:	371c      	adds	r7, #28
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr

080009d6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80009d6:	b480      	push	{r7}
 80009d8:	b083      	sub	sp, #12
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
 80009de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	695b      	ldr	r3, [r3, #20]
 80009e4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	431a      	orrs	r2, r3
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	615a      	str	r2, [r3, #20]
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr

080009fc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b087      	sub	sp, #28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	3330      	adds	r3, #48	@ 0x30
 8000a0c:	461a      	mov	r2, r3
 8000a0e:	68bb      	ldr	r3, [r7, #8]
 8000a10:	0a1b      	lsrs	r3, r3, #8
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	f003 030c 	and.w	r3, r3, #12
 8000a18:	4413      	add	r3, r2
 8000a1a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	f003 031f 	and.w	r3, r3, #31
 8000a26:	211f      	movs	r1, #31
 8000a28:	fa01 f303 	lsl.w	r3, r1, r3
 8000a2c:	43db      	mvns	r3, r3
 8000a2e:	401a      	ands	r2, r3
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	0e9b      	lsrs	r3, r3, #26
 8000a34:	f003 011f 	and.w	r1, r3, #31
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	f003 031f 	and.w	r3, r3, #31
 8000a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a42:	431a      	orrs	r2, r3
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000a48:	bf00      	nop
 8000a4a:	371c      	adds	r7, #28
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b087      	sub	sp, #28
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	60f8      	str	r0, [r7, #12]
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	3314      	adds	r3, #20
 8000a64:	461a      	mov	r2, r3
 8000a66:	68bb      	ldr	r3, [r7, #8]
 8000a68:	0e5b      	lsrs	r3, r3, #25
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	f003 0304 	and.w	r3, r3, #4
 8000a70:	4413      	add	r3, r2
 8000a72:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	0d1b      	lsrs	r3, r3, #20
 8000a7c:	f003 031f 	and.w	r3, r3, #31
 8000a80:	2107      	movs	r1, #7
 8000a82:	fa01 f303 	lsl.w	r3, r1, r3
 8000a86:	43db      	mvns	r3, r3
 8000a88:	401a      	ands	r2, r3
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	0d1b      	lsrs	r3, r3, #20
 8000a8e:	f003 031f 	and.w	r3, r3, #31
 8000a92:	6879      	ldr	r1, [r7, #4]
 8000a94:	fa01 f303 	lsl.w	r3, r1, r3
 8000a98:	431a      	orrs	r2, r3
 8000a9a:	697b      	ldr	r3, [r7, #20]
 8000a9c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000a9e:	bf00      	nop
 8000aa0:	371c      	adds	r7, #28
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
	...

08000aac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	60b9      	str	r1, [r7, #8]
 8000ab6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000abe:	68bb      	ldr	r3, [r7, #8]
 8000ac0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	401a      	ands	r2, r3
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f003 0318 	and.w	r3, r3, #24
 8000ace:	4908      	ldr	r1, [pc, #32]	@ (8000af0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000ad0:	40d9      	lsrs	r1, r3
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	400b      	ands	r3, r1
 8000ad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ada:	431a      	orrs	r2, r3
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000ae2:	bf00      	nop
 8000ae4:	3714      	adds	r7, #20
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	0007ffff 	.word	0x0007ffff

08000af4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	689b      	ldr	r3, [r3, #8]
 8000b00:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000b04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b08:	687a      	ldr	r2, [r7, #4]
 8000b0a:	6093      	str	r3, [r2, #8]
}
 8000b0c:	bf00      	nop
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	689b      	ldr	r3, [r3, #8]
 8000b24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b2c:	d101      	bne.n	8000b32 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e000      	b.n	8000b34 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000b32:	2300      	movs	r3, #0
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b083      	sub	sp, #12
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	689b      	ldr	r3, [r3, #8]
 8000b4c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000b50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b54:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	689b      	ldr	r3, [r3, #8]
 8000b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000b7c:	d101      	bne.n	8000b82 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e000      	b.n	8000b84 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000b82:	2300      	movs	r3, #0
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	f003 0301 	and.w	r3, r3, #1
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d101      	bne.n	8000ba8 <LL_ADC_IsEnabled+0x18>
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	e000      	b.n	8000baa <LL_ADC_IsEnabled+0x1a>
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b083      	sub	sp, #12
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	f003 0304 	and.w	r3, r3, #4
 8000bc6:	2b04      	cmp	r3, #4
 8000bc8:	d101      	bne.n	8000bce <LL_ADC_REG_IsConversionOngoing+0x18>
 8000bca:	2301      	movs	r3, #1
 8000bcc:	e000      	b.n	8000bd0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000bce:	2300      	movs	r3, #0
}
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	689b      	ldr	r3, [r3, #8]
 8000be8:	f003 0308 	and.w	r3, r3, #8
 8000bec:	2b08      	cmp	r3, #8
 8000bee:	d101      	bne.n	8000bf4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
	...

08000c04 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b088      	sub	sp, #32
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d101      	bne.n	8000c1e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e129      	b.n	8000e72 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	691b      	ldr	r3, [r3, #16]
 8000c22:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d109      	bne.n	8000c40 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f7ff fcc3 	bl	80005b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	2200      	movs	r2, #0
 8000c36:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4618      	mov	r0, r3
 8000c46:	f7ff ff67 	bl	8000b18 <LL_ADC_IsDeepPowerDownEnabled>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d004      	beq.n	8000c5a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4618      	mov	r0, r3
 8000c56:	f7ff ff4d 	bl	8000af4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f7ff ff82 	bl	8000b68 <LL_ADC_IsInternalRegulatorEnabled>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d115      	bne.n	8000c96 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff ff66 	bl	8000b40 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000c74:	4b81      	ldr	r3, [pc, #516]	@ (8000e7c <HAL_ADC_Init+0x278>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	099b      	lsrs	r3, r3, #6
 8000c7a:	4a81      	ldr	r2, [pc, #516]	@ (8000e80 <HAL_ADC_Init+0x27c>)
 8000c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c80:	099b      	lsrs	r3, r3, #6
 8000c82:	3301      	adds	r3, #1
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c88:	e002      	b.n	8000c90 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	3b01      	subs	r3, #1
 8000c8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d1f9      	bne.n	8000c8a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff ff64 	bl	8000b68 <LL_ADC_IsInternalRegulatorEnabled>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d10d      	bne.n	8000cc2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000caa:	f043 0210 	orr.w	r2, r3, #16
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000cb6:	f043 0201 	orr.w	r2, r3, #1
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff ff75 	bl	8000bb6 <LL_ADC_REG_IsConversionOngoing>
 8000ccc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd2:	f003 0310 	and.w	r3, r3, #16
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	f040 80c2 	bne.w	8000e60 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	f040 80be 	bne.w	8000e60 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000cec:	f043 0202 	orr.w	r2, r3, #2
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff ff49 	bl	8000b90 <LL_ADC_IsEnabled>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d10b      	bne.n	8000d1c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000d04:	485f      	ldr	r0, [pc, #380]	@ (8000e84 <HAL_ADC_Init+0x280>)
 8000d06:	f7ff ff43 	bl	8000b90 <LL_ADC_IsEnabled>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d105      	bne.n	8000d1c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	4619      	mov	r1, r3
 8000d16:	485c      	ldr	r0, [pc, #368]	@ (8000e88 <HAL_ADC_Init+0x284>)
 8000d18:	f7ff fdd4 	bl	80008c4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	7e5b      	ldrb	r3, [r3, #25]
 8000d20:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d26:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000d2c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000d32:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d3a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d106      	bne.n	8000d58 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	045b      	lsls	r3, r3, #17
 8000d52:	69ba      	ldr	r2, [r7, #24]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d009      	beq.n	8000d74 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d64:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d6c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000d6e:	69ba      	ldr	r2, [r7, #24]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	68da      	ldr	r2, [r3, #12]
 8000d7a:	4b44      	ldr	r3, [pc, #272]	@ (8000e8c <HAL_ADC_Init+0x288>)
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	687a      	ldr	r2, [r7, #4]
 8000d80:	6812      	ldr	r2, [r2, #0]
 8000d82:	69b9      	ldr	r1, [r7, #24]
 8000d84:	430b      	orrs	r3, r1
 8000d86:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff ff25 	bl	8000bdc <LL_ADC_INJ_IsConversionOngoing>
 8000d92:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d140      	bne.n	8000e1c <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d13d      	bne.n	8000e1c <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	7e1b      	ldrb	r3, [r3, #24]
 8000da8:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000daa:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000db2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000db4:	4313      	orrs	r3, r2
 8000db6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	68db      	ldr	r3, [r3, #12]
 8000dbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000dc2:	f023 0306 	bic.w	r3, r3, #6
 8000dc6:	687a      	ldr	r2, [r7, #4]
 8000dc8:	6812      	ldr	r2, [r2, #0]
 8000dca:	69b9      	ldr	r1, [r7, #24]
 8000dcc:	430b      	orrs	r3, r1
 8000dce:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d118      	bne.n	8000e0c <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000de4:	f023 0304 	bic.w	r3, r3, #4
 8000de8:	687a      	ldr	r2, [r7, #4]
 8000dea:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8000dec:	687a      	ldr	r2, [r7, #4]
 8000dee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000df0:	4311      	orrs	r1, r2
 8000df2:	687a      	ldr	r2, [r7, #4]
 8000df4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000df6:	4311      	orrs	r1, r2
 8000df8:	687a      	ldr	r2, [r7, #4]
 8000dfa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8000dfc:	430a      	orrs	r2, r1
 8000dfe:	431a      	orrs	r2, r3
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f042 0201 	orr.w	r2, r2, #1
 8000e08:	611a      	str	r2, [r3, #16]
 8000e0a:	e007      	b.n	8000e1c <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	691a      	ldr	r2, [r3, #16]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f022 0201 	bic.w	r2, r2, #1
 8000e1a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	691b      	ldr	r3, [r3, #16]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d10c      	bne.n	8000e3e <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f023 010f 	bic.w	r1, r3, #15
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	1e5a      	subs	r2, r3, #1
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	430a      	orrs	r2, r1
 8000e3a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e3c:	e007      	b.n	8000e4e <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f022 020f 	bic.w	r2, r2, #15
 8000e4c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e52:	f023 0303 	bic.w	r3, r3, #3
 8000e56:	f043 0201 	orr.w	r2, r3, #1
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	659a      	str	r2, [r3, #88]	@ 0x58
 8000e5e:	e007      	b.n	8000e70 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e64:	f043 0210 	orr.w	r2, r3, #16
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000e70:	7ffb      	ldrb	r3, [r7, #31]
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3720      	adds	r7, #32
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20000004 	.word	0x20000004
 8000e80:	053e2d63 	.word	0x053e2d63
 8000e84:	50040000 	.word	0x50040000
 8000e88:	50040300 	.word	0x50040300
 8000e8c:	fff0c007 	.word	0xfff0c007

08000e90 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b0b6      	sub	sp, #216	@ 0xd8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d101      	bne.n	8000eb2 <HAL_ADC_ConfigChannel+0x22>
 8000eae:	2302      	movs	r3, #2
 8000eb0:	e3d5      	b.n	800165e <HAL_ADC_ConfigChannel+0x7ce>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff fe79 	bl	8000bb6 <LL_ADC_REG_IsConversionOngoing>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	f040 83ba 	bne.w	8001640 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	2b05      	cmp	r3, #5
 8000eda:	d824      	bhi.n	8000f26 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	3b02      	subs	r3, #2
 8000ee2:	2b03      	cmp	r3, #3
 8000ee4:	d81b      	bhi.n	8000f1e <HAL_ADC_ConfigChannel+0x8e>
 8000ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8000eec <HAL_ADC_ConfigChannel+0x5c>)
 8000ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eec:	08000efd 	.word	0x08000efd
 8000ef0:	08000f05 	.word	0x08000f05
 8000ef4:	08000f0d 	.word	0x08000f0d
 8000ef8:	08000f15 	.word	0x08000f15
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8000efc:	230c      	movs	r3, #12
 8000efe:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f02:	e010      	b.n	8000f26 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8000f04:	2312      	movs	r3, #18
 8000f06:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f0a:	e00c      	b.n	8000f26 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8000f0c:	2318      	movs	r3, #24
 8000f0e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f12:	e008      	b.n	8000f26 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8000f14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f1c:	e003      	b.n	8000f26 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8000f1e:	2306      	movs	r3, #6
 8000f20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8000f24:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6818      	ldr	r0, [r3, #0]
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8000f34:	f7ff fd62 	bl	80009fc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff fe3a 	bl	8000bb6 <LL_ADC_REG_IsConversionOngoing>
 8000f42:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fe46 	bl	8000bdc <LL_ADC_INJ_IsConversionOngoing>
 8000f50:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000f54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	f040 81bf 	bne.w	80012dc <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000f5e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	f040 81ba 	bne.w	80012dc <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000f70:	d10f      	bne.n	8000f92 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6818      	ldr	r0, [r3, #0]
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	f7ff fd69 	bl	8000a54 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f7ff fd23 	bl	80009d6 <LL_ADC_SetSamplingTimeCommonConfig>
 8000f90:	e00e      	b.n	8000fb0 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	6818      	ldr	r0, [r3, #0]
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	6819      	ldr	r1, [r3, #0]
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	f7ff fd58 	bl	8000a54 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff fd13 	bl	80009d6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	695a      	ldr	r2, [r3, #20]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	68db      	ldr	r3, [r3, #12]
 8000fba:	08db      	lsrs	r3, r3, #3
 8000fbc:	f003 0303 	and.w	r3, r3, #3
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	691b      	ldr	r3, [r3, #16]
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	d00a      	beq.n	8000fe8 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6818      	ldr	r0, [r3, #0]
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	6919      	ldr	r1, [r3, #16]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8000fe2:	f7ff fca3 	bl	800092c <LL_ADC_SetOffset>
 8000fe6:	e179      	b.n	80012dc <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2100      	movs	r1, #0
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fcc0 	bl	8000974 <LL_ADC_GetOffsetChannel>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d10a      	bne.n	8001014 <HAL_ADC_ConfigChannel+0x184>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2100      	movs	r1, #0
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fcb5 	bl	8000974 <LL_ADC_GetOffsetChannel>
 800100a:	4603      	mov	r3, r0
 800100c:	0e9b      	lsrs	r3, r3, #26
 800100e:	f003 021f 	and.w	r2, r3, #31
 8001012:	e01e      	b.n	8001052 <HAL_ADC_ConfigChannel+0x1c2>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff fcaa 	bl	8000974 <LL_ADC_GetOffsetChannel>
 8001020:	4603      	mov	r3, r0
 8001022:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001026:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800102a:	fa93 f3a3 	rbit	r3, r3
 800102e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001032:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001036:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800103a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800103e:	2b00      	cmp	r3, #0
 8001040:	d101      	bne.n	8001046 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8001042:	2320      	movs	r3, #32
 8001044:	e004      	b.n	8001050 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8001046:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800104a:	fab3 f383 	clz	r3, r3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800105a:	2b00      	cmp	r3, #0
 800105c:	d105      	bne.n	800106a <HAL_ADC_ConfigChannel+0x1da>
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	0e9b      	lsrs	r3, r3, #26
 8001064:	f003 031f 	and.w	r3, r3, #31
 8001068:	e018      	b.n	800109c <HAL_ADC_ConfigChannel+0x20c>
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001072:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001076:	fa93 f3a3 	rbit	r3, r3
 800107a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800107e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001082:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001086:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800108a:	2b00      	cmp	r3, #0
 800108c:	d101      	bne.n	8001092 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800108e:	2320      	movs	r3, #32
 8001090:	e004      	b.n	800109c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8001092:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001096:	fab3 f383 	clz	r3, r3
 800109a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800109c:	429a      	cmp	r2, r3
 800109e:	d106      	bne.n	80010ae <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2200      	movs	r2, #0
 80010a6:	2100      	movs	r1, #0
 80010a8:	4618      	mov	r0, r3
 80010aa:	f7ff fc79 	bl	80009a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2101      	movs	r1, #1
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fc5d 	bl	8000974 <LL_ADC_GetOffsetChannel>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d10a      	bne.n	80010da <HAL_ADC_ConfigChannel+0x24a>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2101      	movs	r1, #1
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fc52 	bl	8000974 <LL_ADC_GetOffsetChannel>
 80010d0:	4603      	mov	r3, r0
 80010d2:	0e9b      	lsrs	r3, r3, #26
 80010d4:	f003 021f 	and.w	r2, r3, #31
 80010d8:	e01e      	b.n	8001118 <HAL_ADC_ConfigChannel+0x288>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	2101      	movs	r1, #1
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff fc47 	bl	8000974 <LL_ADC_GetOffsetChannel>
 80010e6:	4603      	mov	r3, r0
 80010e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80010f0:	fa93 f3a3 	rbit	r3, r3
 80010f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80010f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80010fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001100:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001104:	2b00      	cmp	r3, #0
 8001106:	d101      	bne.n	800110c <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8001108:	2320      	movs	r3, #32
 800110a:	e004      	b.n	8001116 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 800110c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001110:	fab3 f383 	clz	r3, r3
 8001114:	b2db      	uxtb	r3, r3
 8001116:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001120:	2b00      	cmp	r3, #0
 8001122:	d105      	bne.n	8001130 <HAL_ADC_ConfigChannel+0x2a0>
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	0e9b      	lsrs	r3, r3, #26
 800112a:	f003 031f 	and.w	r3, r3, #31
 800112e:	e018      	b.n	8001162 <HAL_ADC_ConfigChannel+0x2d2>
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001138:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800113c:	fa93 f3a3 	rbit	r3, r3
 8001140:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001144:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001148:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800114c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001150:	2b00      	cmp	r3, #0
 8001152:	d101      	bne.n	8001158 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8001154:	2320      	movs	r3, #32
 8001156:	e004      	b.n	8001162 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8001158:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800115c:	fab3 f383 	clz	r3, r3
 8001160:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001162:	429a      	cmp	r2, r3
 8001164:	d106      	bne.n	8001174 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	2200      	movs	r2, #0
 800116c:	2101      	movs	r1, #1
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fc16 	bl	80009a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2102      	movs	r1, #2
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff fbfa 	bl	8000974 <LL_ADC_GetOffsetChannel>
 8001180:	4603      	mov	r3, r0
 8001182:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001186:	2b00      	cmp	r3, #0
 8001188:	d10a      	bne.n	80011a0 <HAL_ADC_ConfigChannel+0x310>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2102      	movs	r1, #2
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fbef 	bl	8000974 <LL_ADC_GetOffsetChannel>
 8001196:	4603      	mov	r3, r0
 8001198:	0e9b      	lsrs	r3, r3, #26
 800119a:	f003 021f 	and.w	r2, r3, #31
 800119e:	e01e      	b.n	80011de <HAL_ADC_ConfigChannel+0x34e>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2102      	movs	r1, #2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fbe4 	bl	8000974 <LL_ADC_GetOffsetChannel>
 80011ac:	4603      	mov	r3, r0
 80011ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80011b6:	fa93 f3a3 	rbit	r3, r3
 80011ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80011be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80011c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80011c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d101      	bne.n	80011d2 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80011ce:	2320      	movs	r3, #32
 80011d0:	e004      	b.n	80011dc <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80011d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80011d6:	fab3 f383 	clz	r3, r3
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d105      	bne.n	80011f6 <HAL_ADC_ConfigChannel+0x366>
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	0e9b      	lsrs	r3, r3, #26
 80011f0:	f003 031f 	and.w	r3, r3, #31
 80011f4:	e014      	b.n	8001220 <HAL_ADC_ConfigChannel+0x390>
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80011fe:	fa93 f3a3 	rbit	r3, r3
 8001202:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001204:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001206:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800120a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800120e:	2b00      	cmp	r3, #0
 8001210:	d101      	bne.n	8001216 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8001212:	2320      	movs	r3, #32
 8001214:	e004      	b.n	8001220 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8001216:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800121a:	fab3 f383 	clz	r3, r3
 800121e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001220:	429a      	cmp	r2, r3
 8001222:	d106      	bne.n	8001232 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	2200      	movs	r2, #0
 800122a:	2102      	movs	r1, #2
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff fbb7 	bl	80009a0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	2103      	movs	r1, #3
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fb9b 	bl	8000974 <LL_ADC_GetOffsetChannel>
 800123e:	4603      	mov	r3, r0
 8001240:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001244:	2b00      	cmp	r3, #0
 8001246:	d10a      	bne.n	800125e <HAL_ADC_ConfigChannel+0x3ce>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2103      	movs	r1, #3
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fb90 	bl	8000974 <LL_ADC_GetOffsetChannel>
 8001254:	4603      	mov	r3, r0
 8001256:	0e9b      	lsrs	r3, r3, #26
 8001258:	f003 021f 	and.w	r2, r3, #31
 800125c:	e017      	b.n	800128e <HAL_ADC_ConfigChannel+0x3fe>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2103      	movs	r1, #3
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff fb85 	bl	8000974 <LL_ADC_GetOffsetChannel>
 800126a:	4603      	mov	r3, r0
 800126c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800126e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001270:	fa93 f3a3 	rbit	r3, r3
 8001274:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001276:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001278:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800127a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800127c:	2b00      	cmp	r3, #0
 800127e:	d101      	bne.n	8001284 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8001280:	2320      	movs	r3, #32
 8001282:	e003      	b.n	800128c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8001284:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001286:	fab3 f383 	clz	r3, r3
 800128a:	b2db      	uxtb	r3, r3
 800128c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001296:	2b00      	cmp	r3, #0
 8001298:	d105      	bne.n	80012a6 <HAL_ADC_ConfigChannel+0x416>
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	0e9b      	lsrs	r3, r3, #26
 80012a0:	f003 031f 	and.w	r3, r3, #31
 80012a4:	e011      	b.n	80012ca <HAL_ADC_ConfigChannel+0x43a>
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80012ae:	fa93 f3a3 	rbit	r3, r3
 80012b2:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80012b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80012b6:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80012b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80012be:	2320      	movs	r3, #32
 80012c0:	e003      	b.n	80012ca <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80012c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80012c4:	fab3 f383 	clz	r3, r3
 80012c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d106      	bne.n	80012dc <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2200      	movs	r2, #0
 80012d4:	2103      	movs	r1, #3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fb62 	bl	80009a0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fc55 	bl	8000b90 <LL_ADC_IsEnabled>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	f040 813f 	bne.w	800156c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6818      	ldr	r0, [r3, #0]
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	6819      	ldr	r1, [r3, #0]
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	461a      	mov	r2, r3
 80012fc:	f7ff fbd6 	bl	8000aac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	4a8e      	ldr	r2, [pc, #568]	@ (8001540 <HAL_ADC_ConfigChannel+0x6b0>)
 8001306:	4293      	cmp	r3, r2
 8001308:	f040 8130 	bne.w	800156c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10b      	bne.n	8001334 <HAL_ADC_ConfigChannel+0x4a4>
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	0e9b      	lsrs	r3, r3, #26
 8001322:	3301      	adds	r3, #1
 8001324:	f003 031f 	and.w	r3, r3, #31
 8001328:	2b09      	cmp	r3, #9
 800132a:	bf94      	ite	ls
 800132c:	2301      	movls	r3, #1
 800132e:	2300      	movhi	r3, #0
 8001330:	b2db      	uxtb	r3, r3
 8001332:	e019      	b.n	8001368 <HAL_ADC_ConfigChannel+0x4d8>
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800133a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800133c:	fa93 f3a3 	rbit	r3, r3
 8001340:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001342:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001344:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001346:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001348:	2b00      	cmp	r3, #0
 800134a:	d101      	bne.n	8001350 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 800134c:	2320      	movs	r3, #32
 800134e:	e003      	b.n	8001358 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8001350:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001352:	fab3 f383 	clz	r3, r3
 8001356:	b2db      	uxtb	r3, r3
 8001358:	3301      	adds	r3, #1
 800135a:	f003 031f 	and.w	r3, r3, #31
 800135e:	2b09      	cmp	r3, #9
 8001360:	bf94      	ite	ls
 8001362:	2301      	movls	r3, #1
 8001364:	2300      	movhi	r3, #0
 8001366:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001368:	2b00      	cmp	r3, #0
 800136a:	d079      	beq.n	8001460 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001374:	2b00      	cmp	r3, #0
 8001376:	d107      	bne.n	8001388 <HAL_ADC_ConfigChannel+0x4f8>
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	0e9b      	lsrs	r3, r3, #26
 800137e:	3301      	adds	r3, #1
 8001380:	069b      	lsls	r3, r3, #26
 8001382:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001386:	e015      	b.n	80013b4 <HAL_ADC_ConfigChannel+0x524>
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800138e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001390:	fa93 f3a3 	rbit	r3, r3
 8001394:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001396:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001398:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800139a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800139c:	2b00      	cmp	r3, #0
 800139e:	d101      	bne.n	80013a4 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80013a0:	2320      	movs	r3, #32
 80013a2:	e003      	b.n	80013ac <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80013a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013a6:	fab3 f383 	clz	r3, r3
 80013aa:	b2db      	uxtb	r3, r3
 80013ac:	3301      	adds	r3, #1
 80013ae:	069b      	lsls	r3, r3, #26
 80013b0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d109      	bne.n	80013d4 <HAL_ADC_ConfigChannel+0x544>
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	0e9b      	lsrs	r3, r3, #26
 80013c6:	3301      	adds	r3, #1
 80013c8:	f003 031f 	and.w	r3, r3, #31
 80013cc:	2101      	movs	r1, #1
 80013ce:	fa01 f303 	lsl.w	r3, r1, r3
 80013d2:	e017      	b.n	8001404 <HAL_ADC_ConfigChannel+0x574>
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013dc:	fa93 f3a3 	rbit	r3, r3
 80013e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80013e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80013e4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80013e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d101      	bne.n	80013f0 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80013ec:	2320      	movs	r3, #32
 80013ee:	e003      	b.n	80013f8 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80013f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013f2:	fab3 f383 	clz	r3, r3
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	3301      	adds	r3, #1
 80013fa:	f003 031f 	and.w	r3, r3, #31
 80013fe:	2101      	movs	r1, #1
 8001400:	fa01 f303 	lsl.w	r3, r1, r3
 8001404:	ea42 0103 	orr.w	r1, r2, r3
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001410:	2b00      	cmp	r3, #0
 8001412:	d10a      	bne.n	800142a <HAL_ADC_ConfigChannel+0x59a>
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	0e9b      	lsrs	r3, r3, #26
 800141a:	3301      	adds	r3, #1
 800141c:	f003 021f 	and.w	r2, r3, #31
 8001420:	4613      	mov	r3, r2
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	4413      	add	r3, r2
 8001426:	051b      	lsls	r3, r3, #20
 8001428:	e018      	b.n	800145c <HAL_ADC_ConfigChannel+0x5cc>
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001430:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001432:	fa93 f3a3 	rbit	r3, r3
 8001436:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800143a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800143c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800143e:	2b00      	cmp	r3, #0
 8001440:	d101      	bne.n	8001446 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8001442:	2320      	movs	r3, #32
 8001444:	e003      	b.n	800144e <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8001446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001448:	fab3 f383 	clz	r3, r3
 800144c:	b2db      	uxtb	r3, r3
 800144e:	3301      	adds	r3, #1
 8001450:	f003 021f 	and.w	r2, r3, #31
 8001454:	4613      	mov	r3, r2
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	4413      	add	r3, r2
 800145a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800145c:	430b      	orrs	r3, r1
 800145e:	e080      	b.n	8001562 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001468:	2b00      	cmp	r3, #0
 800146a:	d107      	bne.n	800147c <HAL_ADC_ConfigChannel+0x5ec>
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	0e9b      	lsrs	r3, r3, #26
 8001472:	3301      	adds	r3, #1
 8001474:	069b      	lsls	r3, r3, #26
 8001476:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800147a:	e015      	b.n	80014a8 <HAL_ADC_ConfigChannel+0x618>
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001484:	fa93 f3a3 	rbit	r3, r3
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800148a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800148c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800148e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001490:	2b00      	cmp	r3, #0
 8001492:	d101      	bne.n	8001498 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8001494:	2320      	movs	r3, #32
 8001496:	e003      	b.n	80014a0 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8001498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800149a:	fab3 f383 	clz	r3, r3
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	3301      	adds	r3, #1
 80014a2:	069b      	lsls	r3, r3, #26
 80014a4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d109      	bne.n	80014c8 <HAL_ADC_ConfigChannel+0x638>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	0e9b      	lsrs	r3, r3, #26
 80014ba:	3301      	adds	r3, #1
 80014bc:	f003 031f 	and.w	r3, r3, #31
 80014c0:	2101      	movs	r1, #1
 80014c2:	fa01 f303 	lsl.w	r3, r1, r3
 80014c6:	e017      	b.n	80014f8 <HAL_ADC_ConfigChannel+0x668>
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	fa93 f3a3 	rbit	r3, r3
 80014d4:	61bb      	str	r3, [r7, #24]
  return result;
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80014da:	6a3b      	ldr	r3, [r7, #32]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d101      	bne.n	80014e4 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80014e0:	2320      	movs	r3, #32
 80014e2:	e003      	b.n	80014ec <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80014e4:	6a3b      	ldr	r3, [r7, #32]
 80014e6:	fab3 f383 	clz	r3, r3
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	3301      	adds	r3, #1
 80014ee:	f003 031f 	and.w	r3, r3, #31
 80014f2:	2101      	movs	r1, #1
 80014f4:	fa01 f303 	lsl.w	r3, r1, r3
 80014f8:	ea42 0103 	orr.w	r1, r2, r3
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001504:	2b00      	cmp	r3, #0
 8001506:	d10d      	bne.n	8001524 <HAL_ADC_ConfigChannel+0x694>
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	0e9b      	lsrs	r3, r3, #26
 800150e:	3301      	adds	r3, #1
 8001510:	f003 021f 	and.w	r2, r3, #31
 8001514:	4613      	mov	r3, r2
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	4413      	add	r3, r2
 800151a:	3b1e      	subs	r3, #30
 800151c:	051b      	lsls	r3, r3, #20
 800151e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001522:	e01d      	b.n	8001560 <HAL_ADC_ConfigChannel+0x6d0>
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	fa93 f3a3 	rbit	r3, r3
 8001530:	60fb      	str	r3, [r7, #12]
  return result;
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d103      	bne.n	8001544 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800153c:	2320      	movs	r3, #32
 800153e:	e005      	b.n	800154c <HAL_ADC_ConfigChannel+0x6bc>
 8001540:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	fab3 f383 	clz	r3, r3
 800154a:	b2db      	uxtb	r3, r3
 800154c:	3301      	adds	r3, #1
 800154e:	f003 021f 	and.w	r2, r3, #31
 8001552:	4613      	mov	r3, r2
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	4413      	add	r3, r2
 8001558:	3b1e      	subs	r3, #30
 800155a:	051b      	lsls	r3, r3, #20
 800155c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001560:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001566:	4619      	mov	r1, r3
 8001568:	f7ff fa74 	bl	8000a54 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4b3d      	ldr	r3, [pc, #244]	@ (8001668 <HAL_ADC_ConfigChannel+0x7d8>)
 8001572:	4013      	ands	r3, r2
 8001574:	2b00      	cmp	r3, #0
 8001576:	d06c      	beq.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001578:	483c      	ldr	r0, [pc, #240]	@ (800166c <HAL_ADC_ConfigChannel+0x7dc>)
 800157a:	f7ff f9c9 	bl	8000910 <LL_ADC_GetCommonPathInternalCh>
 800157e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a3a      	ldr	r2, [pc, #232]	@ (8001670 <HAL_ADC_ConfigChannel+0x7e0>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d127      	bne.n	80015dc <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800158c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001590:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001594:	2b00      	cmp	r3, #0
 8001596:	d121      	bne.n	80015dc <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a35      	ldr	r2, [pc, #212]	@ (8001674 <HAL_ADC_ConfigChannel+0x7e4>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d157      	bne.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80015a6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80015aa:	4619      	mov	r1, r3
 80015ac:	482f      	ldr	r0, [pc, #188]	@ (800166c <HAL_ADC_ConfigChannel+0x7dc>)
 80015ae:	f7ff f99c 	bl	80008ea <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80015b2:	4b31      	ldr	r3, [pc, #196]	@ (8001678 <HAL_ADC_ConfigChannel+0x7e8>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	099b      	lsrs	r3, r3, #6
 80015b8:	4a30      	ldr	r2, [pc, #192]	@ (800167c <HAL_ADC_ConfigChannel+0x7ec>)
 80015ba:	fba2 2303 	umull	r2, r3, r2, r3
 80015be:	099b      	lsrs	r3, r3, #6
 80015c0:	1c5a      	adds	r2, r3, #1
 80015c2:	4613      	mov	r3, r2
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	4413      	add	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80015cc:	e002      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	3b01      	subs	r3, #1
 80015d2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1f9      	bne.n	80015ce <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80015da:	e03a      	b.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a27      	ldr	r2, [pc, #156]	@ (8001680 <HAL_ADC_ConfigChannel+0x7f0>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d113      	bne.n	800160e <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80015e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80015ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d10d      	bne.n	800160e <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a1f      	ldr	r2, [pc, #124]	@ (8001674 <HAL_ADC_ConfigChannel+0x7e4>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d12a      	bne.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001600:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001604:	4619      	mov	r1, r3
 8001606:	4819      	ldr	r0, [pc, #100]	@ (800166c <HAL_ADC_ConfigChannel+0x7dc>)
 8001608:	f7ff f96f 	bl	80008ea <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800160c:	e021      	b.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a1c      	ldr	r2, [pc, #112]	@ (8001684 <HAL_ADC_ConfigChannel+0x7f4>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d11c      	bne.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001618:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800161c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d116      	bne.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a12      	ldr	r2, [pc, #72]	@ (8001674 <HAL_ADC_ConfigChannel+0x7e4>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d111      	bne.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800162e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001632:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001636:	4619      	mov	r1, r3
 8001638:	480c      	ldr	r0, [pc, #48]	@ (800166c <HAL_ADC_ConfigChannel+0x7dc>)
 800163a:	f7ff f956 	bl	80008ea <LL_ADC_SetCommonPathInternalCh>
 800163e:	e008      	b.n	8001652 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001644:	f043 0220 	orr.w	r2, r3, #32
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2200      	movs	r2, #0
 8001656:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800165a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800165e:	4618      	mov	r0, r3
 8001660:	37d8      	adds	r7, #216	@ 0xd8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	80080000 	.word	0x80080000
 800166c:	50040300 	.word	0x50040300
 8001670:	c7520000 	.word	0xc7520000
 8001674:	50040000 	.word	0x50040000
 8001678:	20000004 	.word	0x20000004
 800167c:	053e2d63 	.word	0x053e2d63
 8001680:	cb840000 	.word	0xcb840000
 8001684:	80000001 	.word	0x80000001

08001688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001698:	4b0c      	ldr	r3, [pc, #48]	@ (80016cc <__NVIC_SetPriorityGrouping+0x44>)
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800169e:	68ba      	ldr	r2, [r7, #8]
 80016a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016a4:	4013      	ands	r3, r2
 80016a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016ba:	4a04      	ldr	r2, [pc, #16]	@ (80016cc <__NVIC_SetPriorityGrouping+0x44>)
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	60d3      	str	r3, [r2, #12]
}
 80016c0:	bf00      	nop
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr
 80016cc:	e000ed00 	.word	0xe000ed00

080016d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d4:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <__NVIC_GetPriorityGrouping+0x18>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	0a1b      	lsrs	r3, r3, #8
 80016da:	f003 0307 	and.w	r3, r3, #7
}
 80016de:	4618      	mov	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e6:	4770      	bx	lr
 80016e8:	e000ed00 	.word	0xe000ed00

080016ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	6039      	str	r1, [r7, #0]
 80016f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	db0a      	blt.n	8001716 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	b2da      	uxtb	r2, r3
 8001704:	490c      	ldr	r1, [pc, #48]	@ (8001738 <__NVIC_SetPriority+0x4c>)
 8001706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170a:	0112      	lsls	r2, r2, #4
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	440b      	add	r3, r1
 8001710:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001714:	e00a      	b.n	800172c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	b2da      	uxtb	r2, r3
 800171a:	4908      	ldr	r1, [pc, #32]	@ (800173c <__NVIC_SetPriority+0x50>)
 800171c:	79fb      	ldrb	r3, [r7, #7]
 800171e:	f003 030f 	and.w	r3, r3, #15
 8001722:	3b04      	subs	r3, #4
 8001724:	0112      	lsls	r2, r2, #4
 8001726:	b2d2      	uxtb	r2, r2
 8001728:	440b      	add	r3, r1
 800172a:	761a      	strb	r2, [r3, #24]
}
 800172c:	bf00      	nop
 800172e:	370c      	adds	r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr
 8001738:	e000e100 	.word	0xe000e100
 800173c:	e000ed00 	.word	0xe000ed00

08001740 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001740:	b480      	push	{r7}
 8001742:	b089      	sub	sp, #36	@ 0x24
 8001744:	af00      	add	r7, sp, #0
 8001746:	60f8      	str	r0, [r7, #12]
 8001748:	60b9      	str	r1, [r7, #8]
 800174a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	f1c3 0307 	rsb	r3, r3, #7
 800175a:	2b04      	cmp	r3, #4
 800175c:	bf28      	it	cs
 800175e:	2304      	movcs	r3, #4
 8001760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	3304      	adds	r3, #4
 8001766:	2b06      	cmp	r3, #6
 8001768:	d902      	bls.n	8001770 <NVIC_EncodePriority+0x30>
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3b03      	subs	r3, #3
 800176e:	e000      	b.n	8001772 <NVIC_EncodePriority+0x32>
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001774:	f04f 32ff 	mov.w	r2, #4294967295
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	fa02 f303 	lsl.w	r3, r2, r3
 800177e:	43da      	mvns	r2, r3
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	401a      	ands	r2, r3
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001788:	f04f 31ff 	mov.w	r1, #4294967295
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	fa01 f303 	lsl.w	r3, r1, r3
 8001792:	43d9      	mvns	r1, r3
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001798:	4313      	orrs	r3, r2
         );
}
 800179a:	4618      	mov	r0, r3
 800179c:	3724      	adds	r7, #36	@ 0x24
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
	...

080017a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3b01      	subs	r3, #1
 80017b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017b8:	d301      	bcc.n	80017be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ba:	2301      	movs	r3, #1
 80017bc:	e00f      	b.n	80017de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017be:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <SysTick_Config+0x40>)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	3b01      	subs	r3, #1
 80017c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017c6:	210f      	movs	r1, #15
 80017c8:	f04f 30ff 	mov.w	r0, #4294967295
 80017cc:	f7ff ff8e 	bl	80016ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d0:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <SysTick_Config+0x40>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017d6:	4b04      	ldr	r3, [pc, #16]	@ (80017e8 <SysTick_Config+0x40>)
 80017d8:	2207      	movs	r2, #7
 80017da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3708      	adds	r7, #8
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	e000e010 	.word	0xe000e010

080017ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f7ff ff47 	bl	8001688 <__NVIC_SetPriorityGrouping>
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	4603      	mov	r3, r0
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
 800180e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001814:	f7ff ff5c 	bl	80016d0 <__NVIC_GetPriorityGrouping>
 8001818:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	68b9      	ldr	r1, [r7, #8]
 800181e:	6978      	ldr	r0, [r7, #20]
 8001820:	f7ff ff8e 	bl	8001740 <NVIC_EncodePriority>
 8001824:	4602      	mov	r2, r0
 8001826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182a:	4611      	mov	r1, r2
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff ff5d 	bl	80016ec <__NVIC_SetPriority>
}
 8001832:	bf00      	nop
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b082      	sub	sp, #8
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001842:	6878      	ldr	r0, [r7, #4]
 8001844:	f7ff ffb0 	bl	80017a8 <SysTick_Config>
 8001848:	4603      	mov	r3, r0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d101      	bne.n	8001864 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e014      	b.n	800188e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	791b      	ldrb	r3, [r3, #4]
 8001868:	b2db      	uxtb	r3, r3
 800186a:	2b00      	cmp	r3, #0
 800186c:	d105      	bne.n	800187a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2200      	movs	r2, #0
 8001872:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f7fe fee3 	bl	8000640 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2202      	movs	r2, #2
 800187e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2200      	movs	r2, #0
 8001884:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2201      	movs	r2, #1
 800188a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8001896:	b480      	push	{r7}
 8001898:	b083      	sub	sp, #12
 800189a:	af00      	add	r7, sp, #0
 800189c:	6078      	str	r0, [r7, #4]
 800189e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	795b      	ldrb	r3, [r3, #5]
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d101      	bne.n	80018ac <HAL_DAC_Start+0x16>
 80018a8:	2302      	movs	r3, #2
 80018aa:	e040      	b.n	800192e <HAL_DAC_Start+0x98>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2202      	movs	r2, #2
 80018b6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6819      	ldr	r1, [r3, #0]
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	f003 0310 	and.w	r3, r3, #16
 80018c4:	2201      	movs	r2, #1
 80018c6:	409a      	lsls	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	430a      	orrs	r2, r1
 80018ce:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10f      	bne.n	80018f6 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d11d      	bne.n	8001920 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	685a      	ldr	r2, [r3, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f042 0201 	orr.w	r2, r2, #1
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	e014      	b.n	8001920 <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	f003 0310 	and.w	r3, r3, #16
 8001906:	2102      	movs	r1, #2
 8001908:	fa01 f303 	lsl.w	r3, r1, r3
 800190c:	429a      	cmp	r2, r3
 800190e:	d107      	bne.n	8001920 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	685a      	ldr	r2, [r3, #4]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f042 0202 	orr.w	r2, r2, #2
 800191e:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2200      	movs	r2, #0
 800192a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800192c:	2300      	movs	r3, #0
}
 800192e:	4618      	mov	r0, r3
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
	...

0800193c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b088      	sub	sp, #32
 8001940:	af00      	add	r7, sp, #0
 8001942:	60f8      	str	r0, [r7, #12]
 8001944:	60b9      	str	r1, [r7, #8]
 8001946:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	795b      	ldrb	r3, [r3, #5]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_DAC_ConfigChannel+0x1c>
 8001954:	2302      	movs	r3, #2
 8001956:	e137      	b.n	8001bc8 <HAL_DAC_ConfigChannel+0x28c>
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2201      	movs	r2, #1
 800195c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2202      	movs	r2, #2
 8001962:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	2b04      	cmp	r3, #4
 800196a:	f040 8081 	bne.w	8001a70 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800196e:	f7fe ff79 	bl	8000864 <HAL_GetTick>
 8001972:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d140      	bne.n	80019fc <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800197a:	e018      	b.n	80019ae <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800197c:	f7fe ff72 	bl	8000864 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b01      	cmp	r3, #1
 8001988:	d911      	bls.n	80019ae <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001990:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d00a      	beq.n	80019ae <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	691b      	ldr	r3, [r3, #16]
 800199c:	f043 0208 	orr.w	r2, r3, #8
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	2203      	movs	r2, #3
 80019a8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80019aa:	2303      	movs	r3, #3
 80019ac:	e10c      	b.n	8001bc8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1df      	bne.n	800197c <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80019bc:	2001      	movs	r0, #1
 80019be:	f7fe ff5d 	bl	800087c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	68ba      	ldr	r2, [r7, #8]
 80019c8:	69d2      	ldr	r2, [r2, #28]
 80019ca:	641a      	str	r2, [r3, #64]	@ 0x40
 80019cc:	e023      	b.n	8001a16 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80019ce:	f7fe ff49 	bl	8000864 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b01      	cmp	r3, #1
 80019da:	d90f      	bls.n	80019fc <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	da0a      	bge.n	80019fc <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	f043 0208 	orr.w	r2, r3, #8
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2203      	movs	r2, #3
 80019f6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e0e5      	b.n	8001bc8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	dbe3      	blt.n	80019ce <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001a06:	2001      	movs	r0, #1
 8001a08:	f7fe ff38 	bl	800087c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	68ba      	ldr	r2, [r7, #8]
 8001a12:	69d2      	ldr	r2, [r2, #28]
 8001a14:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0310 	and.w	r3, r3, #16
 8001a22:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8001a26:	fa01 f303 	lsl.w	r3, r1, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	ea02 0103 	and.w	r1, r2, r3
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	6a1a      	ldr	r2, [r3, #32]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f003 0310 	and.w	r3, r3, #16
 8001a3a:	409a      	lsls	r2, r3
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	430a      	orrs	r2, r1
 8001a42:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	f003 0310 	and.w	r3, r3, #16
 8001a50:	21ff      	movs	r1, #255	@ 0xff
 8001a52:	fa01 f303 	lsl.w	r3, r1, r3
 8001a56:	43db      	mvns	r3, r3
 8001a58:	ea02 0103 	and.w	r1, r2, r3
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f003 0310 	and.w	r3, r3, #16
 8001a66:	409a      	lsls	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	695b      	ldr	r3, [r3, #20]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d11d      	bne.n	8001ab4 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a7e:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f003 0310 	and.w	r3, r3, #16
 8001a86:	221f      	movs	r2, #31
 8001a88:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8c:	43db      	mvns	r3, r3
 8001a8e:	69fa      	ldr	r2, [r7, #28]
 8001a90:	4013      	ands	r3, r2
 8001a92:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f003 0310 	and.w	r3, r3, #16
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	69fa      	ldr	r2, [r7, #28]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	69fa      	ldr	r2, [r7, #28]
 8001ab2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aba:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f003 0310 	and.w	r3, r3, #16
 8001ac2:	2207      	movs	r2, #7
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	69fa      	ldr	r2, [r7, #28]
 8001acc:	4013      	ands	r3, r2
 8001ace:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	685a      	ldr	r2, [r3, #4]
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	431a      	orrs	r2, r3
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f003 0310 	and.w	r3, r3, #16
 8001ae8:	697a      	ldr	r2, [r7, #20]
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	69fa      	ldr	r2, [r7, #28]
 8001af0:	4313      	orrs	r3, r2
 8001af2:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	69fa      	ldr	r2, [r7, #28]
 8001afa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	6819      	ldr	r1, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f003 0310 	and.w	r3, r3, #16
 8001b08:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	43da      	mvns	r2, r3
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	400a      	ands	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f003 0310 	and.w	r3, r3, #16
 8001b28:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	69fa      	ldr	r2, [r7, #28]
 8001b34:	4013      	ands	r3, r2
 8001b36:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f003 0310 	and.w	r3, r3, #16
 8001b44:	697a      	ldr	r2, [r7, #20]
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	69fa      	ldr	r2, [r7, #28]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b58:	d104      	bne.n	8001b64 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b60:	61fb      	str	r3, [r7, #28]
 8001b62:	e018      	b.n	8001b96 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d104      	bne.n	8001b76 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001b72:	61fb      	str	r3, [r7, #28]
 8001b74:	e00f      	b.n	8001b96 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8001b76:	f001 f87b 	bl	8002c70 <HAL_RCC_GetHCLKFreq>
 8001b7a:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	4a14      	ldr	r2, [pc, #80]	@ (8001bd0 <HAL_DAC_ConfigChannel+0x294>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d904      	bls.n	8001b8e <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b8a:	61fb      	str	r3, [r7, #28]
 8001b8c:	e003      	b.n	8001b96 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001b94:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	69fa      	ldr	r2, [r7, #28]
 8001b9c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6819      	ldr	r1, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f003 0310 	and.w	r3, r3, #16
 8001baa:	22c0      	movs	r2, #192	@ 0xc0
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	43da      	mvns	r2, r3
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	400a      	ands	r2, r1
 8001bb8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3720      	adds	r7, #32
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	04c4b400 	.word	0x04c4b400

08001bd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b087      	sub	sp, #28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bde:	2300      	movs	r3, #0
 8001be0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001be2:	e166      	b.n	8001eb2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	2101      	movs	r1, #1
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f000 8158 	beq.w	8001eac <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f003 0303 	and.w	r3, r3, #3
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d005      	beq.n	8001c14 <HAL_GPIO_Init+0x40>
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f003 0303 	and.w	r3, r3, #3
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	d130      	bne.n	8001c76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	2203      	movs	r2, #3
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	693a      	ldr	r2, [r7, #16]
 8001c28:	4013      	ands	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	68da      	ldr	r2, [r3, #12]
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	693a      	ldr	r2, [r7, #16]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	43db      	mvns	r3, r3
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	4013      	ands	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	091b      	lsrs	r3, r3, #4
 8001c60:	f003 0201 	and.w	r2, r3, #1
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	fa02 f303 	lsl.w	r3, r2, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	693a      	ldr	r2, [r7, #16]
 8001c74:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f003 0303 	and.w	r3, r3, #3
 8001c7e:	2b03      	cmp	r3, #3
 8001c80:	d017      	beq.n	8001cb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	2203      	movs	r2, #3
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	43db      	mvns	r3, r3
 8001c94:	693a      	ldr	r2, [r7, #16]
 8001c96:	4013      	ands	r3, r2
 8001c98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	689a      	ldr	r2, [r3, #8]
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 0303 	and.w	r3, r3, #3
 8001cba:	2b02      	cmp	r3, #2
 8001cbc:	d123      	bne.n	8001d06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	08da      	lsrs	r2, r3, #3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	3208      	adds	r2, #8
 8001cc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	f003 0307 	and.w	r3, r3, #7
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	220f      	movs	r2, #15
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	693a      	ldr	r2, [r7, #16]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	691a      	ldr	r2, [r3, #16]
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	f003 0307 	and.w	r3, r3, #7
 8001cec:	009b      	lsls	r3, r3, #2
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	08da      	lsrs	r2, r3, #3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3208      	adds	r2, #8
 8001d00:	6939      	ldr	r1, [r7, #16]
 8001d02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	005b      	lsls	r3, r3, #1
 8001d10:	2203      	movs	r2, #3
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43db      	mvns	r3, r3
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 0203 	and.w	r2, r3, #3
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 80b2 	beq.w	8001eac <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d48:	4b61      	ldr	r3, [pc, #388]	@ (8001ed0 <HAL_GPIO_Init+0x2fc>)
 8001d4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d4c:	4a60      	ldr	r2, [pc, #384]	@ (8001ed0 <HAL_GPIO_Init+0x2fc>)
 8001d4e:	f043 0301 	orr.w	r3, r3, #1
 8001d52:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d54:	4b5e      	ldr	r3, [pc, #376]	@ (8001ed0 <HAL_GPIO_Init+0x2fc>)
 8001d56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d60:	4a5c      	ldr	r2, [pc, #368]	@ (8001ed4 <HAL_GPIO_Init+0x300>)
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	089b      	lsrs	r3, r3, #2
 8001d66:	3302      	adds	r3, #2
 8001d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	f003 0303 	and.w	r3, r3, #3
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	220f      	movs	r2, #15
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4013      	ands	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d8a:	d02b      	beq.n	8001de4 <HAL_GPIO_Init+0x210>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	4a52      	ldr	r2, [pc, #328]	@ (8001ed8 <HAL_GPIO_Init+0x304>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d025      	beq.n	8001de0 <HAL_GPIO_Init+0x20c>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	4a51      	ldr	r2, [pc, #324]	@ (8001edc <HAL_GPIO_Init+0x308>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d01f      	beq.n	8001ddc <HAL_GPIO_Init+0x208>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	4a50      	ldr	r2, [pc, #320]	@ (8001ee0 <HAL_GPIO_Init+0x30c>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d019      	beq.n	8001dd8 <HAL_GPIO_Init+0x204>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	4a4f      	ldr	r2, [pc, #316]	@ (8001ee4 <HAL_GPIO_Init+0x310>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d013      	beq.n	8001dd4 <HAL_GPIO_Init+0x200>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	4a4e      	ldr	r2, [pc, #312]	@ (8001ee8 <HAL_GPIO_Init+0x314>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d00d      	beq.n	8001dd0 <HAL_GPIO_Init+0x1fc>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4a4d      	ldr	r2, [pc, #308]	@ (8001eec <HAL_GPIO_Init+0x318>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d007      	beq.n	8001dcc <HAL_GPIO_Init+0x1f8>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a4c      	ldr	r2, [pc, #304]	@ (8001ef0 <HAL_GPIO_Init+0x31c>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d101      	bne.n	8001dc8 <HAL_GPIO_Init+0x1f4>
 8001dc4:	2307      	movs	r3, #7
 8001dc6:	e00e      	b.n	8001de6 <HAL_GPIO_Init+0x212>
 8001dc8:	2308      	movs	r3, #8
 8001dca:	e00c      	b.n	8001de6 <HAL_GPIO_Init+0x212>
 8001dcc:	2306      	movs	r3, #6
 8001dce:	e00a      	b.n	8001de6 <HAL_GPIO_Init+0x212>
 8001dd0:	2305      	movs	r3, #5
 8001dd2:	e008      	b.n	8001de6 <HAL_GPIO_Init+0x212>
 8001dd4:	2304      	movs	r3, #4
 8001dd6:	e006      	b.n	8001de6 <HAL_GPIO_Init+0x212>
 8001dd8:	2303      	movs	r3, #3
 8001dda:	e004      	b.n	8001de6 <HAL_GPIO_Init+0x212>
 8001ddc:	2302      	movs	r3, #2
 8001dde:	e002      	b.n	8001de6 <HAL_GPIO_Init+0x212>
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <HAL_GPIO_Init+0x212>
 8001de4:	2300      	movs	r3, #0
 8001de6:	697a      	ldr	r2, [r7, #20]
 8001de8:	f002 0203 	and.w	r2, r2, #3
 8001dec:	0092      	lsls	r2, r2, #2
 8001dee:	4093      	lsls	r3, r2
 8001df0:	693a      	ldr	r2, [r7, #16]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001df6:	4937      	ldr	r1, [pc, #220]	@ (8001ed4 <HAL_GPIO_Init+0x300>)
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	089b      	lsrs	r3, r3, #2
 8001dfc:	3302      	adds	r3, #2
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e04:	4b3b      	ldr	r3, [pc, #236]	@ (8001ef4 <HAL_GPIO_Init+0x320>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4013      	ands	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d003      	beq.n	8001e28 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e28:	4a32      	ldr	r2, [pc, #200]	@ (8001ef4 <HAL_GPIO_Init+0x320>)
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e2e:	4b31      	ldr	r3, [pc, #196]	@ (8001ef4 <HAL_GPIO_Init+0x320>)
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	43db      	mvns	r3, r3
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d003      	beq.n	8001e52 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e52:	4a28      	ldr	r2, [pc, #160]	@ (8001ef4 <HAL_GPIO_Init+0x320>)
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e58:	4b26      	ldr	r3, [pc, #152]	@ (8001ef4 <HAL_GPIO_Init+0x320>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	43db      	mvns	r3, r3
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	4013      	ands	r3, r2
 8001e66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d003      	beq.n	8001e7c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef4 <HAL_GPIO_Init+0x320>)
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e82:	4b1c      	ldr	r3, [pc, #112]	@ (8001ef4 <HAL_GPIO_Init+0x320>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	43db      	mvns	r3, r3
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4013      	ands	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d003      	beq.n	8001ea6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ea6:	4a13      	ldr	r2, [pc, #76]	@ (8001ef4 <HAL_GPIO_Init+0x320>)
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f47f ae91 	bne.w	8001be4 <HAL_GPIO_Init+0x10>
  }
}
 8001ec2:	bf00      	nop
 8001ec4:	bf00      	nop
 8001ec6:	371c      	adds	r7, #28
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40010000 	.word	0x40010000
 8001ed8:	48000400 	.word	0x48000400
 8001edc:	48000800 	.word	0x48000800
 8001ee0:	48000c00 	.word	0x48000c00
 8001ee4:	48001000 	.word	0x48001000
 8001ee8:	48001400 	.word	0x48001400
 8001eec:	48001800 	.word	0x48001800
 8001ef0:	48001c00 	.word	0x48001c00
 8001ef4:	40010400 	.word	0x40010400

08001ef8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	460b      	mov	r3, r1
 8001f02:	807b      	strh	r3, [r7, #2]
 8001f04:	4613      	mov	r3, r2
 8001f06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f08:	787b      	ldrb	r3, [r7, #1]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f0e:	887a      	ldrh	r2, [r7, #2]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f14:	e002      	b.n	8001f1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f16:	887a      	ldrh	r2, [r7, #2]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001f64 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f38:	d102      	bne.n	8001f40 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001f3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f3e:	e00b      	b.n	8001f58 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001f40:	4b08      	ldr	r3, [pc, #32]	@ (8001f64 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001f42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f4e:	d102      	bne.n	8001f56 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001f50:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f54:	e000      	b.n	8001f58 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001f56:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40007000 	.word	0x40007000

08001f68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d141      	bne.n	8001ffa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001f76:	4b4b      	ldr	r3, [pc, #300]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f82:	d131      	bne.n	8001fe8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001f84:	4b47      	ldr	r3, [pc, #284]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f8a:	4a46      	ldr	r2, [pc, #280]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001f90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f94:	4b43      	ldr	r3, [pc, #268]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001f9c:	4a41      	ldr	r2, [pc, #260]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001f9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fa2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001fa4:	4b40      	ldr	r3, [pc, #256]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	2232      	movs	r2, #50	@ 0x32
 8001faa:	fb02 f303 	mul.w	r3, r2, r3
 8001fae:	4a3f      	ldr	r2, [pc, #252]	@ (80020ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001fb0:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb4:	0c9b      	lsrs	r3, r3, #18
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fba:	e002      	b.n	8001fc2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	3b01      	subs	r3, #1
 8001fc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fc2:	4b38      	ldr	r3, [pc, #224]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fce:	d102      	bne.n	8001fd6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1f2      	bne.n	8001fbc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fd6:	4b33      	ldr	r3, [pc, #204]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001fe2:	d158      	bne.n	8002096 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e057      	b.n	8002098 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001fe8:	4b2e      	ldr	r3, [pc, #184]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001fea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fee:	4a2d      	ldr	r2, [pc, #180]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001ff4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001ff8:	e04d      	b.n	8002096 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002000:	d141      	bne.n	8002086 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002002:	4b28      	ldr	r3, [pc, #160]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800200a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800200e:	d131      	bne.n	8002074 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002010:	4b24      	ldr	r3, [pc, #144]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002012:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002016:	4a23      	ldr	r2, [pc, #140]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002018:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800201c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002020:	4b20      	ldr	r3, [pc, #128]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002028:	4a1e      	ldr	r2, [pc, #120]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800202a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800202e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002030:	4b1d      	ldr	r3, [pc, #116]	@ (80020a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2232      	movs	r2, #50	@ 0x32
 8002036:	fb02 f303 	mul.w	r3, r2, r3
 800203a:	4a1c      	ldr	r2, [pc, #112]	@ (80020ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800203c:	fba2 2303 	umull	r2, r3, r2, r3
 8002040:	0c9b      	lsrs	r3, r3, #18
 8002042:	3301      	adds	r3, #1
 8002044:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002046:	e002      	b.n	800204e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	3b01      	subs	r3, #1
 800204c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800204e:	4b15      	ldr	r3, [pc, #84]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002050:	695b      	ldr	r3, [r3, #20]
 8002052:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002056:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800205a:	d102      	bne.n	8002062 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d1f2      	bne.n	8002048 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002062:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002064:	695b      	ldr	r3, [r3, #20]
 8002066:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800206a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800206e:	d112      	bne.n	8002096 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e011      	b.n	8002098 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002074:	4b0b      	ldr	r3, [pc, #44]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002076:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800207a:	4a0a      	ldr	r2, [pc, #40]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800207c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002080:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002084:	e007      	b.n	8002096 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002086:	4b07      	ldr	r3, [pc, #28]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800208e:	4a05      	ldr	r2, [pc, #20]	@ (80020a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002090:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002094:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002096:	2300      	movs	r3, #0
}
 8002098:	4618      	mov	r0, r3
 800209a:	3714      	adds	r7, #20
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	40007000 	.word	0x40007000
 80020a8:	20000004 	.word	0x20000004
 80020ac:	431bde83 	.word	0x431bde83

080020b0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b088      	sub	sp, #32
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d102      	bne.n	80020c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	f000 bc08 	b.w	80028d4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020c4:	4b96      	ldr	r3, [pc, #600]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f003 030c 	and.w	r3, r3, #12
 80020cc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020ce:	4b94      	ldr	r3, [pc, #592]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0310 	and.w	r3, r3, #16
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	f000 80e4 	beq.w	80022ae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d007      	beq.n	80020fc <HAL_RCC_OscConfig+0x4c>
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	2b0c      	cmp	r3, #12
 80020f0:	f040 808b 	bne.w	800220a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	f040 8087 	bne.w	800220a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80020fc:	4b88      	ldr	r3, [pc, #544]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0302 	and.w	r3, r3, #2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d005      	beq.n	8002114 <HAL_RCC_OscConfig+0x64>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	699b      	ldr	r3, [r3, #24]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d101      	bne.n	8002114 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e3df      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a1a      	ldr	r2, [r3, #32]
 8002118:	4b81      	ldr	r3, [pc, #516]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0308 	and.w	r3, r3, #8
 8002120:	2b00      	cmp	r3, #0
 8002122:	d004      	beq.n	800212e <HAL_RCC_OscConfig+0x7e>
 8002124:	4b7e      	ldr	r3, [pc, #504]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800212c:	e005      	b.n	800213a <HAL_RCC_OscConfig+0x8a>
 800212e:	4b7c      	ldr	r3, [pc, #496]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002130:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002134:	091b      	lsrs	r3, r3, #4
 8002136:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800213a:	4293      	cmp	r3, r2
 800213c:	d223      	bcs.n	8002186 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	4618      	mov	r0, r3
 8002144:	f000 fda0 	bl	8002c88 <RCC_SetFlashLatencyFromMSIRange>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e3c0      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002152:	4b73      	ldr	r3, [pc, #460]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a72      	ldr	r2, [pc, #456]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002158:	f043 0308 	orr.w	r3, r3, #8
 800215c:	6013      	str	r3, [r2, #0]
 800215e:	4b70      	ldr	r3, [pc, #448]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6a1b      	ldr	r3, [r3, #32]
 800216a:	496d      	ldr	r1, [pc, #436]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800216c:	4313      	orrs	r3, r2
 800216e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002170:	4b6b      	ldr	r3, [pc, #428]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	69db      	ldr	r3, [r3, #28]
 800217c:	021b      	lsls	r3, r3, #8
 800217e:	4968      	ldr	r1, [pc, #416]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002180:	4313      	orrs	r3, r2
 8002182:	604b      	str	r3, [r1, #4]
 8002184:	e025      	b.n	80021d2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002186:	4b66      	ldr	r3, [pc, #408]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a65      	ldr	r2, [pc, #404]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800218c:	f043 0308 	orr.w	r3, r3, #8
 8002190:	6013      	str	r3, [r2, #0]
 8002192:	4b63      	ldr	r3, [pc, #396]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	4960      	ldr	r1, [pc, #384]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021a4:	4b5e      	ldr	r3, [pc, #376]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	69db      	ldr	r3, [r3, #28]
 80021b0:	021b      	lsls	r3, r3, #8
 80021b2:	495b      	ldr	r1, [pc, #364]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80021b4:	4313      	orrs	r3, r2
 80021b6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80021b8:	69bb      	ldr	r3, [r7, #24]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d109      	bne.n	80021d2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	4618      	mov	r0, r3
 80021c4:	f000 fd60 	bl	8002c88 <RCC_SetFlashLatencyFromMSIRange>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	e380      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80021d2:	f000 fcc1 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 80021d6:	4602      	mov	r2, r0
 80021d8:	4b51      	ldr	r3, [pc, #324]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80021da:	689b      	ldr	r3, [r3, #8]
 80021dc:	091b      	lsrs	r3, r3, #4
 80021de:	f003 030f 	and.w	r3, r3, #15
 80021e2:	4950      	ldr	r1, [pc, #320]	@ (8002324 <HAL_RCC_OscConfig+0x274>)
 80021e4:	5ccb      	ldrb	r3, [r1, r3]
 80021e6:	f003 031f 	and.w	r3, r3, #31
 80021ea:	fa22 f303 	lsr.w	r3, r2, r3
 80021ee:	4a4e      	ldr	r2, [pc, #312]	@ (8002328 <HAL_RCC_OscConfig+0x278>)
 80021f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80021f2:	4b4e      	ldr	r3, [pc, #312]	@ (800232c <HAL_RCC_OscConfig+0x27c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7fe fae4 	bl	80007c4 <HAL_InitTick>
 80021fc:	4603      	mov	r3, r0
 80021fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d052      	beq.n	80022ac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	e364      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d032      	beq.n	8002278 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002212:	4b43      	ldr	r3, [pc, #268]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a42      	ldr	r2, [pc, #264]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002218:	f043 0301 	orr.w	r3, r3, #1
 800221c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800221e:	f7fe fb21 	bl	8000864 <HAL_GetTick>
 8002222:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002226:	f7fe fb1d 	bl	8000864 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	693b      	ldr	r3, [r7, #16]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e34d      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002238:	4b39      	ldr	r3, [pc, #228]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0f0      	beq.n	8002226 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002244:	4b36      	ldr	r3, [pc, #216]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a35      	ldr	r2, [pc, #212]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800224a:	f043 0308 	orr.w	r3, r3, #8
 800224e:	6013      	str	r3, [r2, #0]
 8002250:	4b33      	ldr	r3, [pc, #204]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	4930      	ldr	r1, [pc, #192]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800225e:	4313      	orrs	r3, r2
 8002260:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002262:	4b2f      	ldr	r3, [pc, #188]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	021b      	lsls	r3, r3, #8
 8002270:	492b      	ldr	r1, [pc, #172]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002272:	4313      	orrs	r3, r2
 8002274:	604b      	str	r3, [r1, #4]
 8002276:	e01a      	b.n	80022ae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002278:	4b29      	ldr	r3, [pc, #164]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a28      	ldr	r2, [pc, #160]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800227e:	f023 0301 	bic.w	r3, r3, #1
 8002282:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002284:	f7fe faee 	bl	8000864 <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800228c:	f7fe faea 	bl	8000864 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e31a      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800229e:	4b20      	ldr	r3, [pc, #128]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0302 	and.w	r3, r3, #2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f0      	bne.n	800228c <HAL_RCC_OscConfig+0x1dc>
 80022aa:	e000      	b.n	80022ae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80022ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 0301 	and.w	r3, r3, #1
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d073      	beq.n	80023a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d005      	beq.n	80022cc <HAL_RCC_OscConfig+0x21c>
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	2b0c      	cmp	r3, #12
 80022c4:	d10e      	bne.n	80022e4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	2b03      	cmp	r3, #3
 80022ca:	d10b      	bne.n	80022e4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022cc:	4b14      	ldr	r3, [pc, #80]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d063      	beq.n	80023a0 <HAL_RCC_OscConfig+0x2f0>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d15f      	bne.n	80023a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e2f7      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ec:	d106      	bne.n	80022fc <HAL_RCC_OscConfig+0x24c>
 80022ee:	4b0c      	ldr	r3, [pc, #48]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 80022f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	e025      	b.n	8002348 <HAL_RCC_OscConfig+0x298>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002304:	d114      	bne.n	8002330 <HAL_RCC_OscConfig+0x280>
 8002306:	4b06      	ldr	r3, [pc, #24]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a05      	ldr	r2, [pc, #20]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 800230c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002310:	6013      	str	r3, [r2, #0]
 8002312:	4b03      	ldr	r3, [pc, #12]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a02      	ldr	r2, [pc, #8]	@ (8002320 <HAL_RCC_OscConfig+0x270>)
 8002318:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	e013      	b.n	8002348 <HAL_RCC_OscConfig+0x298>
 8002320:	40021000 	.word	0x40021000
 8002324:	080038a8 	.word	0x080038a8
 8002328:	20000004 	.word	0x20000004
 800232c:	20000008 	.word	0x20000008
 8002330:	4ba0      	ldr	r3, [pc, #640]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a9f      	ldr	r2, [pc, #636]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002336:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800233a:	6013      	str	r3, [r2, #0]
 800233c:	4b9d      	ldr	r3, [pc, #628]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a9c      	ldr	r2, [pc, #624]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002342:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002346:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d013      	beq.n	8002378 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7fe fa88 	bl	8000864 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002358:	f7fe fa84 	bl	8000864 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b64      	cmp	r3, #100	@ 0x64
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e2b4      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800236a:	4b92      	ldr	r3, [pc, #584]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d0f0      	beq.n	8002358 <HAL_RCC_OscConfig+0x2a8>
 8002376:	e014      	b.n	80023a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002378:	f7fe fa74 	bl	8000864 <HAL_GetTick>
 800237c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800237e:	e008      	b.n	8002392 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002380:	f7fe fa70 	bl	8000864 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	2b64      	cmp	r3, #100	@ 0x64
 800238c:	d901      	bls.n	8002392 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800238e:	2303      	movs	r3, #3
 8002390:	e2a0      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002392:	4b88      	ldr	r3, [pc, #544]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1f0      	bne.n	8002380 <HAL_RCC_OscConfig+0x2d0>
 800239e:	e000      	b.n	80023a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d060      	beq.n	8002470 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	2b04      	cmp	r3, #4
 80023b2:	d005      	beq.n	80023c0 <HAL_RCC_OscConfig+0x310>
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	2b0c      	cmp	r3, #12
 80023b8:	d119      	bne.n	80023ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d116      	bne.n	80023ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023c0:	4b7c      	ldr	r3, [pc, #496]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d005      	beq.n	80023d8 <HAL_RCC_OscConfig+0x328>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d101      	bne.n	80023d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e27d      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d8:	4b76      	ldr	r3, [pc, #472]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	691b      	ldr	r3, [r3, #16]
 80023e4:	061b      	lsls	r3, r3, #24
 80023e6:	4973      	ldr	r1, [pc, #460]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80023e8:	4313      	orrs	r3, r2
 80023ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023ec:	e040      	b.n	8002470 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d023      	beq.n	800243e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023f6:	4b6f      	ldr	r3, [pc, #444]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a6e      	ldr	r2, [pc, #440]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80023fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002400:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002402:	f7fe fa2f 	bl	8000864 <HAL_GetTick>
 8002406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800240a:	f7fe fa2b 	bl	8000864 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e25b      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800241c:	4b65      	ldr	r3, [pc, #404]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002424:	2b00      	cmp	r3, #0
 8002426:	d0f0      	beq.n	800240a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002428:	4b62      	ldr	r3, [pc, #392]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	061b      	lsls	r3, r3, #24
 8002436:	495f      	ldr	r1, [pc, #380]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002438:	4313      	orrs	r3, r2
 800243a:	604b      	str	r3, [r1, #4]
 800243c:	e018      	b.n	8002470 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800243e:	4b5d      	ldr	r3, [pc, #372]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a5c      	ldr	r2, [pc, #368]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002448:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800244a:	f7fe fa0b 	bl	8000864 <HAL_GetTick>
 800244e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002452:	f7fe fa07 	bl	8000864 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e237      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002464:	4b53      	ldr	r3, [pc, #332]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1f0      	bne.n	8002452 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	2b00      	cmp	r3, #0
 800247a:	d03c      	beq.n	80024f6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	695b      	ldr	r3, [r3, #20]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d01c      	beq.n	80024be <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002484:	4b4b      	ldr	r3, [pc, #300]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002486:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800248a:	4a4a      	ldr	r2, [pc, #296]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002494:	f7fe f9e6 	bl	8000864 <HAL_GetTick>
 8002498:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800249a:	e008      	b.n	80024ae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800249c:	f7fe f9e2 	bl	8000864 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e212      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024ae:	4b41      	ldr	r3, [pc, #260]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80024b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d0ef      	beq.n	800249c <HAL_RCC_OscConfig+0x3ec>
 80024bc:	e01b      	b.n	80024f6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024be:	4b3d      	ldr	r3, [pc, #244]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80024c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024c4:	4a3b      	ldr	r2, [pc, #236]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80024c6:	f023 0301 	bic.w	r3, r3, #1
 80024ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ce:	f7fe f9c9 	bl	8000864 <HAL_GetTick>
 80024d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024d4:	e008      	b.n	80024e8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024d6:	f7fe f9c5 	bl	8000864 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	693b      	ldr	r3, [r7, #16]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	d901      	bls.n	80024e8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e1f5      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024e8:	4b32      	ldr	r3, [pc, #200]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80024ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024ee:	f003 0302 	and.w	r3, r3, #2
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1ef      	bne.n	80024d6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0304 	and.w	r3, r3, #4
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f000 80a6 	beq.w	8002650 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002504:	2300      	movs	r3, #0
 8002506:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002508:	4b2a      	ldr	r3, [pc, #168]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 800250a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800250c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d10d      	bne.n	8002530 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002514:	4b27      	ldr	r3, [pc, #156]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002516:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002518:	4a26      	ldr	r2, [pc, #152]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 800251a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800251e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002520:	4b24      	ldr	r3, [pc, #144]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002524:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252c:	2301      	movs	r3, #1
 800252e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002530:	4b21      	ldr	r3, [pc, #132]	@ (80025b8 <HAL_RCC_OscConfig+0x508>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002538:	2b00      	cmp	r3, #0
 800253a:	d118      	bne.n	800256e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800253c:	4b1e      	ldr	r3, [pc, #120]	@ (80025b8 <HAL_RCC_OscConfig+0x508>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a1d      	ldr	r2, [pc, #116]	@ (80025b8 <HAL_RCC_OscConfig+0x508>)
 8002542:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002546:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002548:	f7fe f98c 	bl	8000864 <HAL_GetTick>
 800254c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800254e:	e008      	b.n	8002562 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002550:	f7fe f988 	bl	8000864 <HAL_GetTick>
 8002554:	4602      	mov	r2, r0
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	2b02      	cmp	r3, #2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e1b8      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002562:	4b15      	ldr	r3, [pc, #84]	@ (80025b8 <HAL_RCC_OscConfig+0x508>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256a:	2b00      	cmp	r3, #0
 800256c:	d0f0      	beq.n	8002550 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d108      	bne.n	8002588 <HAL_RCC_OscConfig+0x4d8>
 8002576:	4b0f      	ldr	r3, [pc, #60]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800257c:	4a0d      	ldr	r2, [pc, #52]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002586:	e029      	b.n	80025dc <HAL_RCC_OscConfig+0x52c>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	2b05      	cmp	r3, #5
 800258e:	d115      	bne.n	80025bc <HAL_RCC_OscConfig+0x50c>
 8002590:	4b08      	ldr	r3, [pc, #32]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002592:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002596:	4a07      	ldr	r2, [pc, #28]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 8002598:	f043 0304 	orr.w	r3, r3, #4
 800259c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025a0:	4b04      	ldr	r3, [pc, #16]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80025a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025a6:	4a03      	ldr	r2, [pc, #12]	@ (80025b4 <HAL_RCC_OscConfig+0x504>)
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025b0:	e014      	b.n	80025dc <HAL_RCC_OscConfig+0x52c>
 80025b2:	bf00      	nop
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40007000 	.word	0x40007000
 80025bc:	4b9d      	ldr	r3, [pc, #628]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80025be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c2:	4a9c      	ldr	r2, [pc, #624]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80025c4:	f023 0301 	bic.w	r3, r3, #1
 80025c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80025cc:	4b99      	ldr	r3, [pc, #612]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80025ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025d2:	4a98      	ldr	r2, [pc, #608]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80025d4:	f023 0304 	bic.w	r3, r3, #4
 80025d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d016      	beq.n	8002612 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025e4:	f7fe f93e 	bl	8000864 <HAL_GetTick>
 80025e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ea:	e00a      	b.n	8002602 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ec:	f7fe f93a 	bl	8000864 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d901      	bls.n	8002602 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e168      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002602:	4b8c      	ldr	r3, [pc, #560]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0ed      	beq.n	80025ec <HAL_RCC_OscConfig+0x53c>
 8002610:	e015      	b.n	800263e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002612:	f7fe f927 	bl	8000864 <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002618:	e00a      	b.n	8002630 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261a:	f7fe f923 	bl	8000864 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002628:	4293      	cmp	r3, r2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e151      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002630:	4b80      	ldr	r3, [pc, #512]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1ed      	bne.n	800261a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800263e:	7ffb      	ldrb	r3, [r7, #31]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d105      	bne.n	8002650 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002644:	4b7b      	ldr	r3, [pc, #492]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002648:	4a7a      	ldr	r2, [pc, #488]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 800264a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800264e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0320 	and.w	r3, r3, #32
 8002658:	2b00      	cmp	r3, #0
 800265a:	d03c      	beq.n	80026d6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002660:	2b00      	cmp	r3, #0
 8002662:	d01c      	beq.n	800269e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002664:	4b73      	ldr	r3, [pc, #460]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002666:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800266a:	4a72      	ldr	r2, [pc, #456]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002674:	f7fe f8f6 	bl	8000864 <HAL_GetTick>
 8002678:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800267a:	e008      	b.n	800268e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800267c:	f7fe f8f2 	bl	8000864 <HAL_GetTick>
 8002680:	4602      	mov	r2, r0
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b02      	cmp	r3, #2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e122      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800268e:	4b69      	ldr	r3, [pc, #420]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002690:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002694:	f003 0302 	and.w	r3, r3, #2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0ef      	beq.n	800267c <HAL_RCC_OscConfig+0x5cc>
 800269c:	e01b      	b.n	80026d6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800269e:	4b65      	ldr	r3, [pc, #404]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80026a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026a4:	4a63      	ldr	r2, [pc, #396]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80026a6:	f023 0301 	bic.w	r3, r3, #1
 80026aa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ae:	f7fe f8d9 	bl	8000864 <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026b6:	f7fe f8d5 	bl	8000864 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e105      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026c8:	4b5a      	ldr	r3, [pc, #360]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80026ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1ef      	bne.n	80026b6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f000 80f9 	beq.w	80028d2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	f040 80cf 	bne.w	8002888 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80026ea:	4b52      	ldr	r3, [pc, #328]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	f003 0203 	and.w	r2, r3, #3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d12c      	bne.n	8002758 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002708:	3b01      	subs	r3, #1
 800270a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800270c:	429a      	cmp	r2, r3
 800270e:	d123      	bne.n	8002758 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800271a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d11b      	bne.n	8002758 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800272a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800272c:	429a      	cmp	r2, r3
 800272e:	d113      	bne.n	8002758 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800273a:	085b      	lsrs	r3, r3, #1
 800273c:	3b01      	subs	r3, #1
 800273e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002740:	429a      	cmp	r2, r3
 8002742:	d109      	bne.n	8002758 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	085b      	lsrs	r3, r3, #1
 8002750:	3b01      	subs	r3, #1
 8002752:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002754:	429a      	cmp	r2, r3
 8002756:	d071      	beq.n	800283c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	2b0c      	cmp	r3, #12
 800275c:	d068      	beq.n	8002830 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800275e:	4b35      	ldr	r3, [pc, #212]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002766:	2b00      	cmp	r3, #0
 8002768:	d105      	bne.n	8002776 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800276a:	4b32      	ldr	r3, [pc, #200]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e0ac      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800277a:	4b2e      	ldr	r3, [pc, #184]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a2d      	ldr	r2, [pc, #180]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002780:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002784:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002786:	f7fe f86d 	bl	8000864 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800278e:	f7fe f869 	bl	8000864 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e099      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027a0:	4b24      	ldr	r3, [pc, #144]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f0      	bne.n	800278e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027ac:	4b21      	ldr	r3, [pc, #132]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80027ae:	68da      	ldr	r2, [r3, #12]
 80027b0:	4b21      	ldr	r3, [pc, #132]	@ (8002838 <HAL_RCC_OscConfig+0x788>)
 80027b2:	4013      	ands	r3, r2
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80027bc:	3a01      	subs	r2, #1
 80027be:	0112      	lsls	r2, r2, #4
 80027c0:	4311      	orrs	r1, r2
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80027c6:	0212      	lsls	r2, r2, #8
 80027c8:	4311      	orrs	r1, r2
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027ce:	0852      	lsrs	r2, r2, #1
 80027d0:	3a01      	subs	r2, #1
 80027d2:	0552      	lsls	r2, r2, #21
 80027d4:	4311      	orrs	r1, r2
 80027d6:	687a      	ldr	r2, [r7, #4]
 80027d8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027da:	0852      	lsrs	r2, r2, #1
 80027dc:	3a01      	subs	r2, #1
 80027de:	0652      	lsls	r2, r2, #25
 80027e0:	4311      	orrs	r1, r2
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80027e6:	06d2      	lsls	r2, r2, #27
 80027e8:	430a      	orrs	r2, r1
 80027ea:	4912      	ldr	r1, [pc, #72]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80027ec:	4313      	orrs	r3, r2
 80027ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027f0:	4b10      	ldr	r3, [pc, #64]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a0f      	ldr	r2, [pc, #60]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80027f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	4a0c      	ldr	r2, [pc, #48]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002802:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002806:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002808:	f7fe f82c 	bl	8000864 <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002810:	f7fe f828 	bl	8000864 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e058      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002822:	4b04      	ldr	r3, [pc, #16]	@ (8002834 <HAL_RCC_OscConfig+0x784>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800282e:	e050      	b.n	80028d2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e04f      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
 8002834:	40021000 	.word	0x40021000
 8002838:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800283c:	4b27      	ldr	r3, [pc, #156]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d144      	bne.n	80028d2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002848:	4b24      	ldr	r3, [pc, #144]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a23      	ldr	r2, [pc, #140]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 800284e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002852:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002854:	4b21      	ldr	r3, [pc, #132]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	4a20      	ldr	r2, [pc, #128]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 800285a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800285e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002860:	f7fe f800 	bl	8000864 <HAL_GetTick>
 8002864:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002866:	e008      	b.n	800287a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002868:	f7fd fffc 	bl	8000864 <HAL_GetTick>
 800286c:	4602      	mov	r2, r0
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	2b02      	cmp	r3, #2
 8002874:	d901      	bls.n	800287a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002876:	2303      	movs	r3, #3
 8002878:	e02c      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800287a:	4b18      	ldr	r3, [pc, #96]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002882:	2b00      	cmp	r3, #0
 8002884:	d0f0      	beq.n	8002868 <HAL_RCC_OscConfig+0x7b8>
 8002886:	e024      	b.n	80028d2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	2b0c      	cmp	r3, #12
 800288c:	d01f      	beq.n	80028ce <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800288e:	4b13      	ldr	r3, [pc, #76]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a12      	ldr	r2, [pc, #72]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 8002894:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002898:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289a:	f7fd ffe3 	bl	8000864 <HAL_GetTick>
 800289e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028a0:	e008      	b.n	80028b4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a2:	f7fd ffdf 	bl	8000864 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d901      	bls.n	80028b4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80028b0:	2303      	movs	r3, #3
 80028b2:	e00f      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028b4:	4b09      	ldr	r3, [pc, #36]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d1f0      	bne.n	80028a2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80028c0:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 80028c2:	68da      	ldr	r2, [r3, #12]
 80028c4:	4905      	ldr	r1, [pc, #20]	@ (80028dc <HAL_RCC_OscConfig+0x82c>)
 80028c6:	4b06      	ldr	r3, [pc, #24]	@ (80028e0 <HAL_RCC_OscConfig+0x830>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	60cb      	str	r3, [r1, #12]
 80028cc:	e001      	b.n	80028d2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3720      	adds	r7, #32
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	40021000 	.word	0x40021000
 80028e0:	feeefffc 	.word	0xfeeefffc

080028e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d101      	bne.n	80028fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e11d      	b.n	8002b38 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028fc:	4b90      	ldr	r3, [pc, #576]	@ (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 030f 	and.w	r3, r3, #15
 8002904:	683a      	ldr	r2, [r7, #0]
 8002906:	429a      	cmp	r2, r3
 8002908:	d910      	bls.n	800292c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290a:	4b8d      	ldr	r3, [pc, #564]	@ (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 020f 	bic.w	r2, r3, #15
 8002912:	498b      	ldr	r1, [pc, #556]	@ (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	4313      	orrs	r3, r2
 8002918:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800291a:	4b89      	ldr	r3, [pc, #548]	@ (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	429a      	cmp	r2, r3
 8002926:	d001      	beq.n	800292c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e105      	b.n	8002b38 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d010      	beq.n	800295a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	4b81      	ldr	r3, [pc, #516]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002944:	429a      	cmp	r2, r3
 8002946:	d908      	bls.n	800295a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002948:	4b7e      	ldr	r3, [pc, #504]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	497b      	ldr	r1, [pc, #492]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002956:	4313      	orrs	r3, r2
 8002958:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b00      	cmp	r3, #0
 8002964:	d079      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	2b03      	cmp	r3, #3
 800296c:	d11e      	bne.n	80029ac <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800296e:	4b75      	ldr	r3, [pc, #468]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e0dc      	b.n	8002b38 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800297e:	f000 f9dd 	bl	8002d3c <RCC_GetSysClockFreqFromPLLSource>
 8002982:	4603      	mov	r3, r0
 8002984:	4a70      	ldr	r2, [pc, #448]	@ (8002b48 <HAL_RCC_ClockConfig+0x264>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d946      	bls.n	8002a18 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800298a:	4b6e      	ldr	r3, [pc, #440]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d140      	bne.n	8002a18 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002996:	4b6b      	ldr	r3, [pc, #428]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800299e:	4a69      	ldr	r2, [pc, #420]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 80029a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029a4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80029a6:	2380      	movs	r3, #128	@ 0x80
 80029a8:	617b      	str	r3, [r7, #20]
 80029aa:	e035      	b.n	8002a18 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d107      	bne.n	80029c4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b4:	4b63      	ldr	r3, [pc, #396]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d115      	bne.n	80029ec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e0b9      	b.n	8002b38 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d107      	bne.n	80029dc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029cc:	4b5d      	ldr	r3, [pc, #372]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d109      	bne.n	80029ec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80029d8:	2301      	movs	r3, #1
 80029da:	e0ad      	b.n	8002b38 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029dc:	4b59      	ldr	r3, [pc, #356]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d101      	bne.n	80029ec <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e0a5      	b.n	8002b38 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80029ec:	f000 f8b4 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 80029f0:	4603      	mov	r3, r0
 80029f2:	4a55      	ldr	r2, [pc, #340]	@ (8002b48 <HAL_RCC_ClockConfig+0x264>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d90f      	bls.n	8002a18 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80029f8:	4b52      	ldr	r3, [pc, #328]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d109      	bne.n	8002a18 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a04:	4b4f      	ldr	r3, [pc, #316]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a0c:	4a4d      	ldr	r2, [pc, #308]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a12:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a14:	2380      	movs	r3, #128	@ 0x80
 8002a16:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a18:	4b4a      	ldr	r3, [pc, #296]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f023 0203 	bic.w	r2, r3, #3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	4947      	ldr	r1, [pc, #284]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a2a:	f7fd ff1b 	bl	8000864 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a30:	e00a      	b.n	8002a48 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a32:	f7fd ff17 	bl	8000864 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d901      	bls.n	8002a48 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e077      	b.n	8002b38 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a48:	4b3e      	ldr	r3, [pc, #248]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 020c 	and.w	r2, r3, #12
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d1eb      	bne.n	8002a32 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	2b80      	cmp	r3, #128	@ 0x80
 8002a5e:	d105      	bne.n	8002a6c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002a60:	4b38      	ldr	r3, [pc, #224]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	4a37      	ldr	r2, [pc, #220]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a6a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0302 	and.w	r3, r3, #2
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d010      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	4b31      	ldr	r3, [pc, #196]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d208      	bcs.n	8002a9a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a88:	4b2e      	ldr	r3, [pc, #184]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	492b      	ldr	r1, [pc, #172]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a9a:	4b29      	ldr	r3, [pc, #164]	@ (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	683a      	ldr	r2, [r7, #0]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d210      	bcs.n	8002aca <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aa8:	4b25      	ldr	r3, [pc, #148]	@ (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f023 020f 	bic.w	r2, r3, #15
 8002ab0:	4923      	ldr	r1, [pc, #140]	@ (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ab8:	4b21      	ldr	r3, [pc, #132]	@ (8002b40 <HAL_RCC_ClockConfig+0x25c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f003 030f 	and.w	r3, r3, #15
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d001      	beq.n	8002aca <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e036      	b.n	8002b38 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0304 	and.w	r3, r3, #4
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d008      	beq.n	8002ae8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ad6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	4918      	ldr	r1, [pc, #96]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0308 	and.w	r3, r3, #8
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d009      	beq.n	8002b08 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002af4:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	00db      	lsls	r3, r3, #3
 8002b02:	4910      	ldr	r1, [pc, #64]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002b08:	f000 f826 	bl	8002b58 <HAL_RCC_GetSysClockFreq>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b44 <HAL_RCC_ClockConfig+0x260>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	091b      	lsrs	r3, r3, #4
 8002b14:	f003 030f 	and.w	r3, r3, #15
 8002b18:	490c      	ldr	r1, [pc, #48]	@ (8002b4c <HAL_RCC_ClockConfig+0x268>)
 8002b1a:	5ccb      	ldrb	r3, [r1, r3]
 8002b1c:	f003 031f 	and.w	r3, r3, #31
 8002b20:	fa22 f303 	lsr.w	r3, r2, r3
 8002b24:	4a0a      	ldr	r2, [pc, #40]	@ (8002b50 <HAL_RCC_ClockConfig+0x26c>)
 8002b26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002b28:	4b0a      	ldr	r3, [pc, #40]	@ (8002b54 <HAL_RCC_ClockConfig+0x270>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f7fd fe49 	bl	80007c4 <HAL_InitTick>
 8002b32:	4603      	mov	r3, r0
 8002b34:	73fb      	strb	r3, [r7, #15]

  return status;
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40022000 	.word	0x40022000
 8002b44:	40021000 	.word	0x40021000
 8002b48:	04c4b400 	.word	0x04c4b400
 8002b4c:	080038a8 	.word	0x080038a8
 8002b50:	20000004 	.word	0x20000004
 8002b54:	20000008 	.word	0x20000008

08002b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b089      	sub	sp, #36	@ 0x24
 8002b5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
 8002b62:	2300      	movs	r3, #0
 8002b64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b66:	4b3e      	ldr	r3, [pc, #248]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 030c 	and.w	r3, r3, #12
 8002b6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b70:	4b3b      	ldr	r3, [pc, #236]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	f003 0303 	and.w	r3, r3, #3
 8002b78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_GetSysClockFreq+0x34>
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	2b0c      	cmp	r3, #12
 8002b84:	d121      	bne.n	8002bca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d11e      	bne.n	8002bca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b8c:	4b34      	ldr	r3, [pc, #208]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0308 	and.w	r3, r3, #8
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d107      	bne.n	8002ba8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b98:	4b31      	ldr	r3, [pc, #196]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b9e:	0a1b      	lsrs	r3, r3, #8
 8002ba0:	f003 030f 	and.w	r3, r3, #15
 8002ba4:	61fb      	str	r3, [r7, #28]
 8002ba6:	e005      	b.n	8002bb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ba8:	4b2d      	ldr	r3, [pc, #180]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	091b      	lsrs	r3, r3, #4
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002bb4:	4a2b      	ldr	r2, [pc, #172]	@ (8002c64 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d10d      	bne.n	8002be0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bc8:	e00a      	b.n	8002be0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b04      	cmp	r3, #4
 8002bce:	d102      	bne.n	8002bd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002bd0:	4b25      	ldr	r3, [pc, #148]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x110>)
 8002bd2:	61bb      	str	r3, [r7, #24]
 8002bd4:	e004      	b.n	8002be0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	2b08      	cmp	r3, #8
 8002bda:	d101      	bne.n	8002be0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002bdc:	4b23      	ldr	r3, [pc, #140]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x114>)
 8002bde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	2b0c      	cmp	r3, #12
 8002be4:	d134      	bne.n	8002c50 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002be6:	4b1e      	ldr	r3, [pc, #120]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d003      	beq.n	8002bfe <HAL_RCC_GetSysClockFreq+0xa6>
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	2b03      	cmp	r3, #3
 8002bfa:	d003      	beq.n	8002c04 <HAL_RCC_GetSysClockFreq+0xac>
 8002bfc:	e005      	b.n	8002c0a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002bfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002c68 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c00:	617b      	str	r3, [r7, #20]
      break;
 8002c02:	e005      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002c04:	4b19      	ldr	r3, [pc, #100]	@ (8002c6c <HAL_RCC_GetSysClockFreq+0x114>)
 8002c06:	617b      	str	r3, [r7, #20]
      break;
 8002c08:	e002      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	617b      	str	r3, [r7, #20]
      break;
 8002c0e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c10:	4b13      	ldr	r3, [pc, #76]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	091b      	lsrs	r3, r3, #4
 8002c16:	f003 030f 	and.w	r3, r3, #15
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002c1e:	4b10      	ldr	r3, [pc, #64]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	0a1b      	lsrs	r3, r3, #8
 8002c24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	fb03 f202 	mul.w	r2, r3, r2
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c34:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c36:	4b0a      	ldr	r3, [pc, #40]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	0e5b      	lsrs	r3, r3, #25
 8002c3c:	f003 0303 	and.w	r3, r3, #3
 8002c40:	3301      	adds	r3, #1
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002c46:	697a      	ldr	r2, [r7, #20]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c4e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002c50:	69bb      	ldr	r3, [r7, #24]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3724      	adds	r7, #36	@ 0x24
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000
 8002c64:	080038b8 	.word	0x080038b8
 8002c68:	00f42400 	.word	0x00f42400
 8002c6c:	007a1200 	.word	0x007a1200

08002c70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c74:	4b03      	ldr	r3, [pc, #12]	@ (8002c84 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c76:	681b      	ldr	r3, [r3, #0]
}
 8002c78:	4618      	mov	r0, r3
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr
 8002c82:	bf00      	nop
 8002c84:	20000004 	.word	0x20000004

08002c88 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b086      	sub	sp, #24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c90:	2300      	movs	r3, #0
 8002c92:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c94:	4b27      	ldr	r3, [pc, #156]	@ (8002d34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ca0:	f7ff f942 	bl	8001f28 <HAL_PWREx_GetVoltageRange>
 8002ca4:	6178      	str	r0, [r7, #20]
 8002ca6:	e014      	b.n	8002cd2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ca8:	4b22      	ldr	r3, [pc, #136]	@ (8002d34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cac:	4a21      	ldr	r2, [pc, #132]	@ (8002d34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002cb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002d34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002cc0:	f7ff f932 	bl	8001f28 <HAL_PWREx_GetVoltageRange>
 8002cc4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cca:	4a1a      	ldr	r2, [pc, #104]	@ (8002d34 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002ccc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cd0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002cd8:	d10b      	bne.n	8002cf2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2b80      	cmp	r3, #128	@ 0x80
 8002cde:	d913      	bls.n	8002d08 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2ba0      	cmp	r3, #160	@ 0xa0
 8002ce4:	d902      	bls.n	8002cec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	613b      	str	r3, [r7, #16]
 8002cea:	e00d      	b.n	8002d08 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cec:	2301      	movs	r3, #1
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	e00a      	b.n	8002d08 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b7f      	cmp	r3, #127	@ 0x7f
 8002cf6:	d902      	bls.n	8002cfe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	613b      	str	r3, [r7, #16]
 8002cfc:	e004      	b.n	8002d08 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2b70      	cmp	r3, #112	@ 0x70
 8002d02:	d101      	bne.n	8002d08 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d04:	2301      	movs	r3, #1
 8002d06:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d08:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f023 020f 	bic.w	r2, r3, #15
 8002d10:	4909      	ldr	r1, [pc, #36]	@ (8002d38 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d18:	4b07      	ldr	r3, [pc, #28]	@ (8002d38 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 030f 	and.w	r3, r3, #15
 8002d20:	693a      	ldr	r2, [r7, #16]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d001      	beq.n	8002d2a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40021000 	.word	0x40021000
 8002d38:	40022000 	.word	0x40022000

08002d3c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b087      	sub	sp, #28
 8002d40:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d42:	4b2d      	ldr	r3, [pc, #180]	@ (8002df8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d44:	68db      	ldr	r3, [r3, #12]
 8002d46:	f003 0303 	and.w	r3, r3, #3
 8002d4a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2b03      	cmp	r3, #3
 8002d50:	d00b      	beq.n	8002d6a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2b03      	cmp	r3, #3
 8002d56:	d825      	bhi.n	8002da4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2b01      	cmp	r3, #1
 8002d5c:	d008      	beq.n	8002d70 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d11f      	bne.n	8002da4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002d64:	4b25      	ldr	r3, [pc, #148]	@ (8002dfc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002d66:	613b      	str	r3, [r7, #16]
    break;
 8002d68:	e01f      	b.n	8002daa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002d6a:	4b25      	ldr	r3, [pc, #148]	@ (8002e00 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002d6c:	613b      	str	r3, [r7, #16]
    break;
 8002d6e:	e01c      	b.n	8002daa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d70:	4b21      	ldr	r3, [pc, #132]	@ (8002df8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0308 	and.w	r3, r3, #8
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d107      	bne.n	8002d8c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002df8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d82:	0a1b      	lsrs	r3, r3, #8
 8002d84:	f003 030f 	and.w	r3, r3, #15
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	e005      	b.n	8002d98 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8002df8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	091b      	lsrs	r3, r3, #4
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002d98:	4a1a      	ldr	r2, [pc, #104]	@ (8002e04 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002da0:	613b      	str	r3, [r7, #16]
    break;
 8002da2:	e002      	b.n	8002daa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002da4:	2300      	movs	r3, #0
 8002da6:	613b      	str	r3, [r7, #16]
    break;
 8002da8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002daa:	4b13      	ldr	r3, [pc, #76]	@ (8002df8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dac:	68db      	ldr	r3, [r3, #12]
 8002dae:	091b      	lsrs	r3, r3, #4
 8002db0:	f003 030f 	and.w	r3, r3, #15
 8002db4:	3301      	adds	r3, #1
 8002db6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002db8:	4b0f      	ldr	r3, [pc, #60]	@ (8002df8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	0a1b      	lsrs	r3, r3, #8
 8002dbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dc2:	693a      	ldr	r2, [r7, #16]
 8002dc4:	fb03 f202 	mul.w	r2, r3, r2
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dce:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dd0:	4b09      	ldr	r3, [pc, #36]	@ (8002df8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	0e5b      	lsrs	r3, r3, #25
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	3301      	adds	r3, #1
 8002ddc:	005b      	lsls	r3, r3, #1
 8002dde:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002dea:	683b      	ldr	r3, [r7, #0]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	371c      	adds	r7, #28
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	00f42400 	.word	0x00f42400
 8002e00:	007a1200 	.word	0x007a1200
 8002e04:	080038b8 	.word	0x080038b8

08002e08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e10:	2300      	movs	r3, #0
 8002e12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e14:	2300      	movs	r3, #0
 8002e16:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d040      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e28:	2b80      	cmp	r3, #128	@ 0x80
 8002e2a:	d02a      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002e2c:	2b80      	cmp	r3, #128	@ 0x80
 8002e2e:	d825      	bhi.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e30:	2b60      	cmp	r3, #96	@ 0x60
 8002e32:	d026      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002e34:	2b60      	cmp	r3, #96	@ 0x60
 8002e36:	d821      	bhi.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e38:	2b40      	cmp	r3, #64	@ 0x40
 8002e3a:	d006      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002e3c:	2b40      	cmp	r3, #64	@ 0x40
 8002e3e:	d81d      	bhi.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d009      	beq.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002e44:	2b20      	cmp	r3, #32
 8002e46:	d010      	beq.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002e48:	e018      	b.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e4a:	4b89      	ldr	r3, [pc, #548]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	4a88      	ldr	r2, [pc, #544]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e54:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e56:	e015      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3304      	adds	r3, #4
 8002e5c:	2100      	movs	r1, #0
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 fb02 	bl	8003468 <RCCEx_PLLSAI1_Config>
 8002e64:	4603      	mov	r3, r0
 8002e66:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e68:	e00c      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3320      	adds	r3, #32
 8002e6e:	2100      	movs	r1, #0
 8002e70:	4618      	mov	r0, r3
 8002e72:	f000 fbed 	bl	8003650 <RCCEx_PLLSAI2_Config>
 8002e76:	4603      	mov	r3, r0
 8002e78:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e7a:	e003      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	74fb      	strb	r3, [r7, #19]
      break;
 8002e80:	e000      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002e82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e84:	7cfb      	ldrb	r3, [r7, #19]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d10b      	bne.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e8a:	4b79      	ldr	r3, [pc, #484]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002e90:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e98:	4975      	ldr	r1, [pc, #468]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002ea0:	e001      	b.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ea2:	7cfb      	ldrb	r3, [r7, #19]
 8002ea4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d047      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eba:	d030      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002ebc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ec0:	d82a      	bhi.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ec2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ec6:	d02a      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002ec8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ecc:	d824      	bhi.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002ece:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ed2:	d008      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002ed4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ed8:	d81e      	bhi.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00a      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002ede:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ee2:	d010      	beq.n	8002f06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002ee4:	e018      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002ee6:	4b62      	ldr	r3, [pc, #392]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	4a61      	ldr	r2, [pc, #388]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002eec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ef0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ef2:	e015      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	3304      	adds	r3, #4
 8002ef8:	2100      	movs	r1, #0
 8002efa:	4618      	mov	r0, r3
 8002efc:	f000 fab4 	bl	8003468 <RCCEx_PLLSAI1_Config>
 8002f00:	4603      	mov	r3, r0
 8002f02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f04:	e00c      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	3320      	adds	r3, #32
 8002f0a:	2100      	movs	r1, #0
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f000 fb9f 	bl	8003650 <RCCEx_PLLSAI2_Config>
 8002f12:	4603      	mov	r3, r0
 8002f14:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002f16:	e003      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	74fb      	strb	r3, [r7, #19]
      break;
 8002f1c:	e000      	b.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002f1e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f20:	7cfb      	ldrb	r3, [r7, #19]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d10b      	bne.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f26:	4b52      	ldr	r3, [pc, #328]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002f2c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f34:	494e      	ldr	r1, [pc, #312]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002f3c:	e001      	b.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f3e:	7cfb      	ldrb	r3, [r7, #19]
 8002f40:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f000 809f 	beq.w	800308e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f50:	2300      	movs	r3, #0
 8002f52:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f54:	4b46      	ldr	r3, [pc, #280]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002f60:	2301      	movs	r3, #1
 8002f62:	e000      	b.n	8002f66 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002f64:	2300      	movs	r3, #0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d00d      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f6a:	4b41      	ldr	r3, [pc, #260]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f6e:	4a40      	ldr	r2, [pc, #256]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f74:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f76:	4b3e      	ldr	r3, [pc, #248]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f7e:	60bb      	str	r3, [r7, #8]
 8002f80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f82:	2301      	movs	r3, #1
 8002f84:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f86:	4b3b      	ldr	r3, [pc, #236]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a3a      	ldr	r2, [pc, #232]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002f8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f90:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f92:	f7fd fc67 	bl	8000864 <HAL_GetTick>
 8002f96:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f98:	e009      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f9a:	f7fd fc63 	bl	8000864 <HAL_GetTick>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d902      	bls.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	74fb      	strb	r3, [r7, #19]
        break;
 8002fac:	e005      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002fae:	4b31      	ldr	r3, [pc, #196]	@ (8003074 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d0ef      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002fba:	7cfb      	ldrb	r3, [r7, #19]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d15b      	bne.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002fc0:	4b2b      	ldr	r3, [pc, #172]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002fca:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d01f      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d019      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fde:	4b24      	ldr	r3, [pc, #144]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fe4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fe8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fea:	4b21      	ldr	r3, [pc, #132]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff0:	4a1f      	ldr	r2, [pc, #124]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ff2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002ffa:	4b1d      	ldr	r3, [pc, #116]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003000:	4a1b      	ldr	r2, [pc, #108]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003002:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003006:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800300a:	4a19      	ldr	r2, [pc, #100]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	d016      	beq.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301c:	f7fd fc22 	bl	8000864 <HAL_GetTick>
 8003020:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003022:	e00b      	b.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003024:	f7fd fc1e 	bl	8000864 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003032:	4293      	cmp	r3, r2
 8003034:	d902      	bls.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	74fb      	strb	r3, [r7, #19]
            break;
 800303a:	e006      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800303c:	4b0c      	ldr	r3, [pc, #48]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800303e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0ec      	beq.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800304a:	7cfb      	ldrb	r3, [r7, #19]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d10c      	bne.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003050:	4b07      	ldr	r3, [pc, #28]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003056:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003060:	4903      	ldr	r1, [pc, #12]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003062:	4313      	orrs	r3, r2
 8003064:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003068:	e008      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800306a:	7cfb      	ldrb	r3, [r7, #19]
 800306c:	74bb      	strb	r3, [r7, #18]
 800306e:	e005      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003070:	40021000 	.word	0x40021000
 8003074:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003078:	7cfb      	ldrb	r3, [r7, #19]
 800307a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800307c:	7c7b      	ldrb	r3, [r7, #17]
 800307e:	2b01      	cmp	r3, #1
 8003080:	d105      	bne.n	800308e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003082:	4ba0      	ldr	r3, [pc, #640]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003086:	4a9f      	ldr	r2, [pc, #636]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003088:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800308c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00a      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800309a:	4b9a      	ldr	r3, [pc, #616]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800309c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a0:	f023 0203 	bic.w	r2, r3, #3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a8:	4996      	ldr	r1, [pc, #600]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d00a      	beq.n	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030bc:	4b91      	ldr	r3, [pc, #580]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030c2:	f023 020c 	bic.w	r2, r3, #12
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ca:	498e      	ldr	r1, [pc, #568]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0304 	and.w	r3, r3, #4
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00a      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030de:	4b89      	ldr	r3, [pc, #548]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ec:	4985      	ldr	r1, [pc, #532]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0308 	and.w	r3, r3, #8
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d00a      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003100:	4b80      	ldr	r3, [pc, #512]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003106:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800310e:	497d      	ldr	r1, [pc, #500]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003110:	4313      	orrs	r3, r2
 8003112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0310 	and.w	r3, r3, #16
 800311e:	2b00      	cmp	r3, #0
 8003120:	d00a      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003122:	4b78      	ldr	r3, [pc, #480]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003128:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003130:	4974      	ldr	r1, [pc, #464]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003132:	4313      	orrs	r3, r2
 8003134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0320 	and.w	r3, r3, #32
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00a      	beq.n	800315a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003144:	4b6f      	ldr	r3, [pc, #444]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800314a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003152:	496c      	ldr	r1, [pc, #432]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003154:	4313      	orrs	r3, r2
 8003156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00a      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003166:	4b67      	ldr	r3, [pc, #412]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800316c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003174:	4963      	ldr	r1, [pc, #396]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003176:	4313      	orrs	r3, r2
 8003178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00a      	beq.n	800319e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003188:	4b5e      	ldr	r3, [pc, #376]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800318a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800318e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003196:	495b      	ldr	r1, [pc, #364]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003198:	4313      	orrs	r3, r2
 800319a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d00a      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031aa:	4b56      	ldr	r3, [pc, #344]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031b8:	4952      	ldr	r1, [pc, #328]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00a      	beq.n	80031e2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031cc:	4b4d      	ldr	r3, [pc, #308]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031da:	494a      	ldr	r1, [pc, #296]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00a      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031ee:	4b45      	ldr	r3, [pc, #276]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031fc:	4941      	ldr	r1, [pc, #260]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80031fe:	4313      	orrs	r3, r2
 8003200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d00a      	beq.n	8003226 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003210:	4b3c      	ldr	r3, [pc, #240]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003212:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003216:	f023 0203 	bic.w	r2, r3, #3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800321e:	4939      	ldr	r1, [pc, #228]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003220:	4313      	orrs	r3, r2
 8003222:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d028      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003232:	4b34      	ldr	r3, [pc, #208]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003234:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003238:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003240:	4930      	ldr	r1, [pc, #192]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003242:	4313      	orrs	r3, r2
 8003244:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800324c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003250:	d106      	bne.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003252:	4b2c      	ldr	r3, [pc, #176]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	4a2b      	ldr	r2, [pc, #172]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003258:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800325c:	60d3      	str	r3, [r2, #12]
 800325e:	e011      	b.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003264:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003268:	d10c      	bne.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3304      	adds	r3, #4
 800326e:	2101      	movs	r1, #1
 8003270:	4618      	mov	r0, r3
 8003272:	f000 f8f9 	bl	8003468 <RCCEx_PLLSAI1_Config>
 8003276:	4603      	mov	r3, r0
 8003278:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800327a:	7cfb      	ldrb	r3, [r7, #19]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003280:	7cfb      	ldrb	r3, [r7, #19]
 8003282:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d04d      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003294:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003298:	d108      	bne.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800329a:	4b1a      	ldr	r3, [pc, #104]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800329c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032a0:	4a18      	ldr	r2, [pc, #96]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032a6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80032aa:	e012      	b.n	80032d2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80032ac:	4b15      	ldr	r3, [pc, #84]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80032b2:	4a14      	ldr	r2, [pc, #80]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80032b8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80032bc:	4b11      	ldr	r3, [pc, #68]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ca:	490e      	ldr	r1, [pc, #56]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032cc:	4313      	orrs	r3, r2
 80032ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80032da:	d106      	bne.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032dc:	4b09      	ldr	r3, [pc, #36]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	4a08      	ldr	r2, [pc, #32]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80032e6:	60d3      	str	r3, [r2, #12]
 80032e8:	e020      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032f2:	d109      	bne.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032f4:	4b03      	ldr	r3, [pc, #12]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	4a02      	ldr	r2, [pc, #8]	@ (8003304 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80032fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032fe:	60d3      	str	r3, [r2, #12]
 8003300:	e014      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003302:	bf00      	nop
 8003304:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800330c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003310:	d10c      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	3304      	adds	r3, #4
 8003316:	2101      	movs	r1, #1
 8003318:	4618      	mov	r0, r3
 800331a:	f000 f8a5 	bl	8003468 <RCCEx_PLLSAI1_Config>
 800331e:	4603      	mov	r3, r0
 8003320:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003322:	7cfb      	ldrb	r3, [r7, #19]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003328:	7cfb      	ldrb	r3, [r7, #19]
 800332a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d028      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003338:	4b4a      	ldr	r3, [pc, #296]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800333a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003346:	4947      	ldr	r1, [pc, #284]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003348:	4313      	orrs	r3, r2
 800334a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003352:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003356:	d106      	bne.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003358:	4b42      	ldr	r3, [pc, #264]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800335a:	68db      	ldr	r3, [r3, #12]
 800335c:	4a41      	ldr	r2, [pc, #260]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800335e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003362:	60d3      	str	r3, [r2, #12]
 8003364:	e011      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800336a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800336e:	d10c      	bne.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3304      	adds	r3, #4
 8003374:	2101      	movs	r1, #1
 8003376:	4618      	mov	r0, r3
 8003378:	f000 f876 	bl	8003468 <RCCEx_PLLSAI1_Config>
 800337c:	4603      	mov	r3, r0
 800337e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003380:	7cfb      	ldrb	r3, [r7, #19]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d001      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003386:	7cfb      	ldrb	r3, [r7, #19]
 8003388:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003392:	2b00      	cmp	r3, #0
 8003394:	d01e      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003396:	4b33      	ldr	r3, [pc, #204]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800339c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033a6:	492f      	ldr	r1, [pc, #188]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033b8:	d10c      	bne.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	3304      	adds	r3, #4
 80033be:	2102      	movs	r1, #2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f000 f851 	bl	8003468 <RCCEx_PLLSAI1_Config>
 80033c6:	4603      	mov	r3, r0
 80033c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80033ca:	7cfb      	ldrb	r3, [r7, #19]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80033d0:	7cfb      	ldrb	r3, [r7, #19]
 80033d2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d00b      	beq.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033e0:	4b20      	ldr	r3, [pc, #128]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80033e6:	f023 0204 	bic.w	r2, r3, #4
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033f0:	491c      	ldr	r1, [pc, #112]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d00b      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003404:	4b17      	ldr	r3, [pc, #92]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003406:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800340a:	f023 0218 	bic.w	r2, r3, #24
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003414:	4913      	ldr	r1, [pc, #76]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003416:	4313      	orrs	r3, r2
 8003418:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d017      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003428:	4b0e      	ldr	r3, [pc, #56]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800342a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800342e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003438:	490a      	ldr	r1, [pc, #40]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800344a:	d105      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800344c:	4b05      	ldr	r3, [pc, #20]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	4a04      	ldr	r2, [pc, #16]	@ (8003464 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003456:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003458:	7cbb      	ldrb	r3, [r7, #18]
}
 800345a:	4618      	mov	r0, r3
 800345c:	3718      	adds	r7, #24
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40021000 	.word	0x40021000

08003468 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003472:	2300      	movs	r3, #0
 8003474:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003476:	4b72      	ldr	r3, [pc, #456]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003478:	68db      	ldr	r3, [r3, #12]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00e      	beq.n	80034a0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003482:	4b6f      	ldr	r3, [pc, #444]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	f003 0203 	and.w	r2, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	429a      	cmp	r2, r3
 8003490:	d103      	bne.n	800349a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
       ||
 8003496:	2b00      	cmp	r3, #0
 8003498:	d142      	bne.n	8003520 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	73fb      	strb	r3, [r7, #15]
 800349e:	e03f      	b.n	8003520 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b03      	cmp	r3, #3
 80034a6:	d018      	beq.n	80034da <RCCEx_PLLSAI1_Config+0x72>
 80034a8:	2b03      	cmp	r3, #3
 80034aa:	d825      	bhi.n	80034f8 <RCCEx_PLLSAI1_Config+0x90>
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d002      	beq.n	80034b6 <RCCEx_PLLSAI1_Config+0x4e>
 80034b0:	2b02      	cmp	r3, #2
 80034b2:	d009      	beq.n	80034c8 <RCCEx_PLLSAI1_Config+0x60>
 80034b4:	e020      	b.n	80034f8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80034b6:	4b62      	ldr	r3, [pc, #392]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d11d      	bne.n	80034fe <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034c6:	e01a      	b.n	80034fe <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80034c8:	4b5d      	ldr	r3, [pc, #372]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d116      	bne.n	8003502 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034d8:	e013      	b.n	8003502 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80034da:	4b59      	ldr	r3, [pc, #356]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d10f      	bne.n	8003506 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80034e6:	4b56      	ldr	r3, [pc, #344]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d109      	bne.n	8003506 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80034f6:	e006      	b.n	8003506 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	73fb      	strb	r3, [r7, #15]
      break;
 80034fc:	e004      	b.n	8003508 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80034fe:	bf00      	nop
 8003500:	e002      	b.n	8003508 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003502:	bf00      	nop
 8003504:	e000      	b.n	8003508 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003506:	bf00      	nop
    }

    if(status == HAL_OK)
 8003508:	7bfb      	ldrb	r3, [r7, #15]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d108      	bne.n	8003520 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800350e:	4b4c      	ldr	r3, [pc, #304]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	f023 0203 	bic.w	r2, r3, #3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4949      	ldr	r1, [pc, #292]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 800351c:	4313      	orrs	r3, r2
 800351e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003520:	7bfb      	ldrb	r3, [r7, #15]
 8003522:	2b00      	cmp	r3, #0
 8003524:	f040 8086 	bne.w	8003634 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003528:	4b45      	ldr	r3, [pc, #276]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a44      	ldr	r2, [pc, #272]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 800352e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003532:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003534:	f7fd f996 	bl	8000864 <HAL_GetTick>
 8003538:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800353a:	e009      	b.n	8003550 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800353c:	f7fd f992 	bl	8000864 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d902      	bls.n	8003550 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	73fb      	strb	r3, [r7, #15]
        break;
 800354e:	e005      	b.n	800355c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003550:	4b3b      	ldr	r3, [pc, #236]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003558:	2b00      	cmp	r3, #0
 800355a:	d1ef      	bne.n	800353c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800355c:	7bfb      	ldrb	r3, [r7, #15]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d168      	bne.n	8003634 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d113      	bne.n	8003590 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003568:	4b35      	ldr	r3, [pc, #212]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 800356a:	691a      	ldr	r2, [r3, #16]
 800356c:	4b35      	ldr	r3, [pc, #212]	@ (8003644 <RCCEx_PLLSAI1_Config+0x1dc>)
 800356e:	4013      	ands	r3, r2
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	6892      	ldr	r2, [r2, #8]
 8003574:	0211      	lsls	r1, r2, #8
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	68d2      	ldr	r2, [r2, #12]
 800357a:	06d2      	lsls	r2, r2, #27
 800357c:	4311      	orrs	r1, r2
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6852      	ldr	r2, [r2, #4]
 8003582:	3a01      	subs	r2, #1
 8003584:	0112      	lsls	r2, r2, #4
 8003586:	430a      	orrs	r2, r1
 8003588:	492d      	ldr	r1, [pc, #180]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 800358a:	4313      	orrs	r3, r2
 800358c:	610b      	str	r3, [r1, #16]
 800358e:	e02d      	b.n	80035ec <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	2b01      	cmp	r3, #1
 8003594:	d115      	bne.n	80035c2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003596:	4b2a      	ldr	r3, [pc, #168]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003598:	691a      	ldr	r2, [r3, #16]
 800359a:	4b2b      	ldr	r3, [pc, #172]	@ (8003648 <RCCEx_PLLSAI1_Config+0x1e0>)
 800359c:	4013      	ands	r3, r2
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	6892      	ldr	r2, [r2, #8]
 80035a2:	0211      	lsls	r1, r2, #8
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	6912      	ldr	r2, [r2, #16]
 80035a8:	0852      	lsrs	r2, r2, #1
 80035aa:	3a01      	subs	r2, #1
 80035ac:	0552      	lsls	r2, r2, #21
 80035ae:	4311      	orrs	r1, r2
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	6852      	ldr	r2, [r2, #4]
 80035b4:	3a01      	subs	r2, #1
 80035b6:	0112      	lsls	r2, r2, #4
 80035b8:	430a      	orrs	r2, r1
 80035ba:	4921      	ldr	r1, [pc, #132]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	610b      	str	r3, [r1, #16]
 80035c0:	e014      	b.n	80035ec <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80035c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80035c4:	691a      	ldr	r2, [r3, #16]
 80035c6:	4b21      	ldr	r3, [pc, #132]	@ (800364c <RCCEx_PLLSAI1_Config+0x1e4>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6892      	ldr	r2, [r2, #8]
 80035ce:	0211      	lsls	r1, r2, #8
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	6952      	ldr	r2, [r2, #20]
 80035d4:	0852      	lsrs	r2, r2, #1
 80035d6:	3a01      	subs	r2, #1
 80035d8:	0652      	lsls	r2, r2, #25
 80035da:	4311      	orrs	r1, r2
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	6852      	ldr	r2, [r2, #4]
 80035e0:	3a01      	subs	r2, #1
 80035e2:	0112      	lsls	r2, r2, #4
 80035e4:	430a      	orrs	r2, r1
 80035e6:	4916      	ldr	r1, [pc, #88]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80035ec:	4b14      	ldr	r3, [pc, #80]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a13      	ldr	r2, [pc, #76]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 80035f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80035f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035f8:	f7fd f934 	bl	8000864 <HAL_GetTick>
 80035fc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80035fe:	e009      	b.n	8003614 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003600:	f7fd f930 	bl	8000864 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	2b02      	cmp	r3, #2
 800360c:	d902      	bls.n	8003614 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800360e:	2303      	movs	r3, #3
 8003610:	73fb      	strb	r3, [r7, #15]
          break;
 8003612:	e005      	b.n	8003620 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003614:	4b0a      	ldr	r3, [pc, #40]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d0ef      	beq.n	8003600 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003620:	7bfb      	ldrb	r3, [r7, #15]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d106      	bne.n	8003634 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003626:	4b06      	ldr	r3, [pc, #24]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003628:	691a      	ldr	r2, [r3, #16]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	4904      	ldr	r1, [pc, #16]	@ (8003640 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003630:	4313      	orrs	r3, r2
 8003632:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003634:	7bfb      	ldrb	r3, [r7, #15]
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40021000 	.word	0x40021000
 8003644:	07ff800f 	.word	0x07ff800f
 8003648:	ff9f800f 	.word	0xff9f800f
 800364c:	f9ff800f 	.word	0xf9ff800f

08003650 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800365e:	4b72      	ldr	r3, [pc, #456]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	f003 0303 	and.w	r3, r3, #3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00e      	beq.n	8003688 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800366a:	4b6f      	ldr	r3, [pc, #444]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	f003 0203 	and.w	r2, r3, #3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d103      	bne.n	8003682 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
       ||
 800367e:	2b00      	cmp	r3, #0
 8003680:	d142      	bne.n	8003708 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	73fb      	strb	r3, [r7, #15]
 8003686:	e03f      	b.n	8003708 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2b03      	cmp	r3, #3
 800368e:	d018      	beq.n	80036c2 <RCCEx_PLLSAI2_Config+0x72>
 8003690:	2b03      	cmp	r3, #3
 8003692:	d825      	bhi.n	80036e0 <RCCEx_PLLSAI2_Config+0x90>
 8003694:	2b01      	cmp	r3, #1
 8003696:	d002      	beq.n	800369e <RCCEx_PLLSAI2_Config+0x4e>
 8003698:	2b02      	cmp	r3, #2
 800369a:	d009      	beq.n	80036b0 <RCCEx_PLLSAI2_Config+0x60>
 800369c:	e020      	b.n	80036e0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800369e:	4b62      	ldr	r3, [pc, #392]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d11d      	bne.n	80036e6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036ae:	e01a      	b.n	80036e6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80036b0:	4b5d      	ldr	r3, [pc, #372]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d116      	bne.n	80036ea <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80036c0:	e013      	b.n	80036ea <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80036c2:	4b59      	ldr	r3, [pc, #356]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10f      	bne.n	80036ee <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80036ce:	4b56      	ldr	r3, [pc, #344]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d109      	bne.n	80036ee <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80036de:	e006      	b.n	80036ee <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	73fb      	strb	r3, [r7, #15]
      break;
 80036e4:	e004      	b.n	80036f0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80036e6:	bf00      	nop
 80036e8:	e002      	b.n	80036f0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80036ea:	bf00      	nop
 80036ec:	e000      	b.n	80036f0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80036ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80036f0:	7bfb      	ldrb	r3, [r7, #15]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d108      	bne.n	8003708 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80036f6:	4b4c      	ldr	r3, [pc, #304]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	f023 0203 	bic.w	r2, r3, #3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4949      	ldr	r1, [pc, #292]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003704:	4313      	orrs	r3, r2
 8003706:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003708:	7bfb      	ldrb	r3, [r7, #15]
 800370a:	2b00      	cmp	r3, #0
 800370c:	f040 8086 	bne.w	800381c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003710:	4b45      	ldr	r3, [pc, #276]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a44      	ldr	r2, [pc, #272]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003716:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800371a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800371c:	f7fd f8a2 	bl	8000864 <HAL_GetTick>
 8003720:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003722:	e009      	b.n	8003738 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003724:	f7fd f89e 	bl	8000864 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	2b02      	cmp	r3, #2
 8003730:	d902      	bls.n	8003738 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003732:	2303      	movs	r3, #3
 8003734:	73fb      	strb	r3, [r7, #15]
        break;
 8003736:	e005      	b.n	8003744 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003738:	4b3b      	ldr	r3, [pc, #236]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1ef      	bne.n	8003724 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d168      	bne.n	800381c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d113      	bne.n	8003778 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003750:	4b35      	ldr	r3, [pc, #212]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003752:	695a      	ldr	r2, [r3, #20]
 8003754:	4b35      	ldr	r3, [pc, #212]	@ (800382c <RCCEx_PLLSAI2_Config+0x1dc>)
 8003756:	4013      	ands	r3, r2
 8003758:	687a      	ldr	r2, [r7, #4]
 800375a:	6892      	ldr	r2, [r2, #8]
 800375c:	0211      	lsls	r1, r2, #8
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	68d2      	ldr	r2, [r2, #12]
 8003762:	06d2      	lsls	r2, r2, #27
 8003764:	4311      	orrs	r1, r2
 8003766:	687a      	ldr	r2, [r7, #4]
 8003768:	6852      	ldr	r2, [r2, #4]
 800376a:	3a01      	subs	r2, #1
 800376c:	0112      	lsls	r2, r2, #4
 800376e:	430a      	orrs	r2, r1
 8003770:	492d      	ldr	r1, [pc, #180]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003772:	4313      	orrs	r3, r2
 8003774:	614b      	str	r3, [r1, #20]
 8003776:	e02d      	b.n	80037d4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	2b01      	cmp	r3, #1
 800377c:	d115      	bne.n	80037aa <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800377e:	4b2a      	ldr	r3, [pc, #168]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003780:	695a      	ldr	r2, [r3, #20]
 8003782:	4b2b      	ldr	r3, [pc, #172]	@ (8003830 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003784:	4013      	ands	r3, r2
 8003786:	687a      	ldr	r2, [r7, #4]
 8003788:	6892      	ldr	r2, [r2, #8]
 800378a:	0211      	lsls	r1, r2, #8
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	6912      	ldr	r2, [r2, #16]
 8003790:	0852      	lsrs	r2, r2, #1
 8003792:	3a01      	subs	r2, #1
 8003794:	0552      	lsls	r2, r2, #21
 8003796:	4311      	orrs	r1, r2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6852      	ldr	r2, [r2, #4]
 800379c:	3a01      	subs	r2, #1
 800379e:	0112      	lsls	r2, r2, #4
 80037a0:	430a      	orrs	r2, r1
 80037a2:	4921      	ldr	r1, [pc, #132]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	614b      	str	r3, [r1, #20]
 80037a8:	e014      	b.n	80037d4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80037aa:	4b1f      	ldr	r3, [pc, #124]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037ac:	695a      	ldr	r2, [r3, #20]
 80037ae:	4b21      	ldr	r3, [pc, #132]	@ (8003834 <RCCEx_PLLSAI2_Config+0x1e4>)
 80037b0:	4013      	ands	r3, r2
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	6892      	ldr	r2, [r2, #8]
 80037b6:	0211      	lsls	r1, r2, #8
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6952      	ldr	r2, [r2, #20]
 80037bc:	0852      	lsrs	r2, r2, #1
 80037be:	3a01      	subs	r2, #1
 80037c0:	0652      	lsls	r2, r2, #25
 80037c2:	4311      	orrs	r1, r2
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	6852      	ldr	r2, [r2, #4]
 80037c8:	3a01      	subs	r2, #1
 80037ca:	0112      	lsls	r2, r2, #4
 80037cc:	430a      	orrs	r2, r1
 80037ce:	4916      	ldr	r1, [pc, #88]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80037d4:	4b14      	ldr	r3, [pc, #80]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a13      	ldr	r2, [pc, #76]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037e0:	f7fd f840 	bl	8000864 <HAL_GetTick>
 80037e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037e6:	e009      	b.n	80037fc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80037e8:	f7fd f83c 	bl	8000864 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d902      	bls.n	80037fc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	73fb      	strb	r3, [r7, #15]
          break;
 80037fa:	e005      	b.n	8003808 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80037fc:	4b0a      	ldr	r3, [pc, #40]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0ef      	beq.n	80037e8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003808:	7bfb      	ldrb	r3, [r7, #15]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800380e:	4b06      	ldr	r3, [pc, #24]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003810:	695a      	ldr	r2, [r3, #20]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	4904      	ldr	r1, [pc, #16]	@ (8003828 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003818:	4313      	orrs	r3, r2
 800381a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800381c:	7bfb      	ldrb	r3, [r7, #15]
}
 800381e:	4618      	mov	r0, r3
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40021000 	.word	0x40021000
 800382c:	07ff800f 	.word	0x07ff800f
 8003830:	ff9f800f 	.word	0xff9f800f
 8003834:	f9ff800f 	.word	0xf9ff800f

08003838 <memset>:
 8003838:	4402      	add	r2, r0
 800383a:	4603      	mov	r3, r0
 800383c:	4293      	cmp	r3, r2
 800383e:	d100      	bne.n	8003842 <memset+0xa>
 8003840:	4770      	bx	lr
 8003842:	f803 1b01 	strb.w	r1, [r3], #1
 8003846:	e7f9      	b.n	800383c <memset+0x4>

08003848 <__libc_init_array>:
 8003848:	b570      	push	{r4, r5, r6, lr}
 800384a:	4d0d      	ldr	r5, [pc, #52]	@ (8003880 <__libc_init_array+0x38>)
 800384c:	4c0d      	ldr	r4, [pc, #52]	@ (8003884 <__libc_init_array+0x3c>)
 800384e:	1b64      	subs	r4, r4, r5
 8003850:	10a4      	asrs	r4, r4, #2
 8003852:	2600      	movs	r6, #0
 8003854:	42a6      	cmp	r6, r4
 8003856:	d109      	bne.n	800386c <__libc_init_array+0x24>
 8003858:	4d0b      	ldr	r5, [pc, #44]	@ (8003888 <__libc_init_array+0x40>)
 800385a:	4c0c      	ldr	r4, [pc, #48]	@ (800388c <__libc_init_array+0x44>)
 800385c:	f000 f818 	bl	8003890 <_init>
 8003860:	1b64      	subs	r4, r4, r5
 8003862:	10a4      	asrs	r4, r4, #2
 8003864:	2600      	movs	r6, #0
 8003866:	42a6      	cmp	r6, r4
 8003868:	d105      	bne.n	8003876 <__libc_init_array+0x2e>
 800386a:	bd70      	pop	{r4, r5, r6, pc}
 800386c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003870:	4798      	blx	r3
 8003872:	3601      	adds	r6, #1
 8003874:	e7ee      	b.n	8003854 <__libc_init_array+0xc>
 8003876:	f855 3b04 	ldr.w	r3, [r5], #4
 800387a:	4798      	blx	r3
 800387c:	3601      	adds	r6, #1
 800387e:	e7f2      	b.n	8003866 <__libc_init_array+0x1e>
 8003880:	080038e8 	.word	0x080038e8
 8003884:	080038e8 	.word	0x080038e8
 8003888:	080038e8 	.word	0x080038e8
 800388c:	080038ec 	.word	0x080038ec

08003890 <_init>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	bf00      	nop
 8003894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003896:	bc08      	pop	{r3}
 8003898:	469e      	mov	lr, r3
 800389a:	4770      	bx	lr

0800389c <_fini>:
 800389c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800389e:	bf00      	nop
 80038a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038a2:	bc08      	pop	{r3}
 80038a4:	469e      	mov	lr, r3
 80038a6:	4770      	bx	lr
