// Seed: 1458690895
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_14 = id_12;
  wire id_15;
  always
    if (1 + 1) id_12 = 1;
    else id_2 = 1;
  assign module_1.id_10 = 0;
  assign id_12 = id_13 - 1'd0 << 1;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output supply0 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wire id_7,
    output wire id_8,
    input supply0 id_9,
    output uwire id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_12,
      id_14,
      id_14,
      id_12,
      id_12,
      id_13,
      id_12,
      id_14,
      id_14
  );
endmodule
