<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='hdlc.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: hdlc
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Dec 24, 2013
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - 8 bit parallel backend interface
     <br/>
     - use external RX and TX clocks
     <br/>
     - Start and end of frame pattern generation
     <br/>
     - Start and end of frame pattern checking
     <br/>
     - Idle pattern generation and detection (all ones)
     <br/>
     - Idle pattern is assumed only after the end of a frame which is signaled by an abort signal
     <br/>
     - Zero insertion
     <br/>
     - Abort pattern generation and checking
     <br/>
     - Address insertion and detection by software
     <br/>
     - CRC generation and checking (Optional, external, since CRC-16 or CRC-32 can be used)
     <br/>
     - FIFO buffers and synchronization (External)
     <br/>
     - Byte aligned data (if data is not aligned to 8-bits extra random bits are inserted)
     <br/>
     - Q.921, LAPB and LAPD compliant.
     <br/>
     - For complete specifications refer to spec document
    </p>
   </div>
   <div id="d_IMAGE: HDLC_top.jpg">
    <h2>
     
     
     IMAGE: HDLC_top.jpg
    </h2>
    <p id="p_IMAGE: HDLC_top.jpg">
     FILE: HDLC_top.jpg
     <br/>
     DESCRIPTION: Core top block diagram
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     The VHDL code is ready in the opencores CVS. The code needs verification contact me if you are intrested in helping me.
     <br/>
     - also see Download section
     <br/>
    </p>
   </div>
   <div id="d_Resource usage">
    <h2>
     
     
     Resource usage
    </h2>
    <p id="p_Resource usage">
     <br/>
     <b>
      Rx Channel Block
     </b>
     : which includes HDLC Framing extraction, zero removal and conversion from serial to parallel.
     <table border="BORDER">
      <tr>
       <td>
        <b>
         Vendor
        </b>
       </td>
       <td>
        <b>
         Device
        </b>
       </td>
       <td>
        <b>
         Size
        </b>
       </td>
       <td>
        <b>
         Frequency&#160;
        </b>
       </td>
       <td>
        <b>
         Board Tested
        </b>
       </td>
       <td>
        <b>
         Functional Test
        </b>
       </td>
       <td>
        <b>
         Notes
        </b>
       </td>
      </tr>
      <tr>
       <td>
        Altera
       </td>
       <td>
        EP20K100BC356-3
       </td>
       <td>
        108 LCs
       </td>
       <td>
        91.48MHz
       </td>
       <td>
        -
       </td>
       <td>
        -
       </td>
       <td>
        No optimization was peroformed, using Quartus II
       </td>
      </tr>
      <tr>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
      <tr>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
     </table>
     <br/>
     <b>
      Tx Channel Block
     </b>
     : which includes HDLC Frame generation, zero insertion and conversion from parallel to serial.
     <table border="BORDER">
      <tr>
       <td>
        <b>
         Vendor
        </b>
       </td>
       <td>
        <b>
         Device
        </b>
       </td>
       <td>
        <b>
         Size
        </b>
       </td>
       <td>
        <b>
         Frequency&#160;
        </b>
       </td>
       <td>
        <b>
         Board Tested
        </b>
       </td>
       <td>
        <b>
         Functional Test
        </b>
       </td>
       <td>
        <b>
         Notes
        </b>
       </td>
      </tr>
      <tr>
       <td>
        Altera
       </td>
       <td>
        EP20K100BC356-3
       </td>
       <td>
        100 LCs
       </td>
       <td>
        112.42MHz
       </td>
       <td>
        -
       </td>
       <td>
        -
       </td>
       <td>
        No optimization was peroformed, using Quartus II
       </td>
      </tr>
      <tr>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
      <tr>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
     </table>
     <br/>
     <b>
      HDLC controller Block
     </b>
     : which includes both the Rx and Tx channels, FCS-16 generation and checking, 128 byte buffering for each direction and Wishbon SOC bus interface and controller registers.
     <table border="BORDER">
      <tr>
       <td>
        <b>
         Vendor
        </b>
       </td>
       <td>
        <b>
         Device
        </b>
       </td>
       <td>
        <b>
         Size
        </b>
       </td>
       <td>
        <b>
         Frequencies (MHz)
        </b>
       </td>
       <td>
        <b>
         Board Tested
        </b>
       </td>
       <td>
        <b>
         Functional Test
        </b>
       </td>
       <td>
        <b>
         Notes
        </b>
       </td>
      </tr>
      <tr>
       <td>
        Altera
       </td>
       <td>
        EP20K100BC356-3
       </td>
       <td>
        630 LCs, 2 ESBs
       </td>
       <td>
        CLK_I=74.02, RxClk=101.86, TxClk=106.42
       </td>
       <td>
        -
       </td>
       <td>
        -
       </td>
       <td>
        No optimization was peroformed, using Quartus II
       </td>
      </tr>
      <tr>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
      <tr>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
       <td>
       </td>
      </tr>
     </table>
    </p>
   </div>
   <div id="d_Links">
    <h2>
     
     
     Links
    </h2>
    <p id="p_Links">
     <ul>
      <li>
       
        http://www.rad.com/networks/1994/hdlc/hdlc.htm
       
      </li>
      <li>
       
        http://www.erg.abdn.ac.uk/users/gorry/course/dl-pages/hdlc-framing.html
       
      </li>
      <li>
       
        http://members.tripod.com/~vkalra/hdlc.html
       
      </li>
      <li>
       
        http://goanna.cs.rmit.edu.au/~ivan/cs361/lec/lec5.pdf
       
      </li>
      <li>
       
        http://www.inicore.com/____pdf/inihdlc.pdf
       
      </li>
      <li>
       
        http://www.mentorg.com/inventra/netlist_program/actel/ds/hdlccoreA1_pd.pdf
       
      </li>
     </ul>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
