Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o Z:/ECE 272/section4/section4_isim_beh.exe -prj Z:/ECE 272/section4/section4_beh.prj work.section4 work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/ECE 272/section4/section4.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND4B2
Compiling module AND3B2
Compiling module AND2B1
Compiling module AND2
Compiling module AND3B3
Compiling module AND3B1
Compiling module AND2B2
Compiling module AND4B1
Compiling module AND4B4
Compiling module AND3
Compiling module INV
Compiling module OR4
Compiling module OR7_MXILINX_section4
Compiling module OR5
Compiling module OR3
Compiling module OR6_MXILINX_section4
Compiling module OBUF
Compiling module section4
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 19 Verilog Units
Built simulation executable Z:/ECE 272/section4/section4_isim_beh.exe
Fuse Memory Usage: 28376 KB
Fuse CPU Usage: 374 ms
