INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Downloads/MSD_coursework/Stage1_clkdiv/coursework.sim/sim_1/synth/timing/xsim/clkdiv_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-311] analyzing module glbl
