//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Fri Jan 18 13:49:15 2013 (1358513355)
// Driver 
//

.version 3.0
.target sm_30, texmode_independent
.address_size 32

.visible .const .align 4 .b8 K[348] = {152, 47, 138, 66, 145, 68, 55, 113, 207, 251, 192, 181, 165, 219, 181, 233, 91, 194, 86, 57, 241, 17, 241, 89, 164, 130, 63, 146, 213, 94, 28, 171, 152, 170, 7, 216, 1, 91, 131, 18, 190, 133, 49, 36, 195, 125, 12, 85, 116, 93, 190, 114, 254, 177, 222, 128, 167, 6, 220, 155, 116, 241, 155, 193, 193, 105, 155, 228, 134, 71, 190, 239, 198, 157, 193, 15, 204, 161, 12, 36, 111, 44, 233, 45, 170, 132, 116, 74, 220, 169, 176, 92, 218, 136, 249, 118, 82, 81, 62, 152, 109, 198, 49, 168, 200, 39, 3, 176, 199, 127, 89, 191, 243, 11, 224, 198, 71, 145, 167, 213, 81, 99, 202, 6, 103, 41, 41, 20, 133, 10, 183, 39, 56, 33, 27, 46, 252, 109, 44, 77, 19, 13, 56, 83, 84, 115, 10, 101, 187, 10, 106, 118, 46, 201, 194, 129, 133, 44, 114, 146, 161, 232, 191, 162, 75, 102, 26, 168, 112, 139, 75, 194, 163, 81, 108, 199, 25, 232, 146, 209, 36, 6, 153, 214, 133, 53, 14, 244, 112, 160, 106, 16, 22, 193, 164, 25, 8, 108, 55, 30, 76, 119, 72, 39, 181, 188, 176, 52, 179, 12, 28, 57, 74, 170, 216, 78, 79, 202, 156, 91, 243, 111, 46, 104, 238, 130, 143, 116, 111, 99, 165, 120, 20, 120, 200, 132, 8, 2, 199, 140, 250, 255, 190, 144, 235, 108, 80, 164, 247, 163, 249, 190, 242, 120, 113, 198, 244, 243, 155, 193, 0, 0, 0, 128, 128, 2, 0, 0, 85, 0, 160, 0, 104, 237, 119, 243, 58, 245, 79, 165, 229, 154, 144, 8, 60, 30, 187, 144, 140, 104, 5, 155, 243, 58, 11, 202, 114, 243, 110, 60, 133, 174, 103, 187, 103, 230, 9, 106, 91, 100, 198, 80, 127, 82, 14, 81, 36, 46, 196, 58, 152, 170, 7, 88, 116, 242, 155, 193, 0, 0, 160, 0, 0, 1, 0, 0, 0, 32, 0, 17, 34, 0, 64, 0, 237, 50, 96, 19};

.entry search(
	.param .u32 search_param_0,
	.param .u32 search_param_1,
	.param .u32 search_param_2,
	.param .u32 search_param_3,
	.param .u32 search_param_4,
	.param .u32 search_param_5,
	.param .u32 search_param_6,
	.param .u32 search_param_7,
	.param .u32 search_param_8,
	.param .u32 search_param_9,
	.param .u32 search_param_10,
	.param .u32 search_param_11,
	.param .u32 search_param_12,
	.param .u32 search_param_13,
	.param .u32 search_param_14,
	.param .u32 search_param_15,
	.param .u32 search_param_16,
	.param .u32 search_param_17,
	.param .u32 search_param_18,
	.param .u32 search_param_19,
	.param .u32 search_param_20,
	.param .u32 search_param_21,
	.param .u32 search_param_22,
	.param .u32 search_param_23,
	.param .u32 search_param_24,
	.param .u32 search_param_25,
	.param .u32 .ptr .global .align 4 search_param_26
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<4181>;


	ld.param.u32 	%r7, [search_param_0];
	ld.param.u32 	%r8, [search_param_1];
	ld.param.u32 	%r9, [search_param_2];
	ld.param.u32 	%r10, [search_param_3];
	ld.param.u32 	%r11, [search_param_4];
	ld.param.u32 	%r12, [search_param_5];
	ld.param.u32 	%r13, [search_param_6];
	ld.param.u32 	%r14, [search_param_7];
	ld.param.u32 	%r15, [search_param_8];
	ld.param.u32 	%r16, [search_param_9];
	ld.param.u32 	%r17, [search_param_10];
	ld.param.u32 	%r18, [search_param_11];
	ld.param.u32 	%r19, [search_param_12];
	ld.param.u32 	%r20, [search_param_13];
	ld.param.u32 	%r21, [search_param_14];
	ld.param.u32 	%r22, [search_param_15];
	ld.param.u32 	%r23, [search_param_16];
	ld.param.u32 	%r24, [search_param_17];
	ld.param.u32 	%r25, [search_param_18];
	ld.param.u32 	%r26, [search_param_19];
	ld.param.u32 	%r27, [search_param_20];
	ld.param.u32 	%r28, [search_param_21];
	ld.param.u32 	%r29, [search_param_22];
	ld.param.u32 	%r30, [search_param_23];
	ld.param.u32 	%r31, [search_param_24];
	ld.param.u32 	%r32, [search_param_25];
	// inline asm
	mov.u32 	%r3, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r4, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r5, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r6, %tid.x;
	// inline asm
	add.s32 	%r33, %r6, %r3;
	mad.lo.s32 	%r2, %r5, %r4, %r33;
	add.s32 	%r34, %r2, %r32;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r34, 26;
	shr.b32 	%rhs, %r34, 6;
	add.u32 	%r35, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r34, 21;
	shr.b32 	%rhs, %r34, 11;
	add.u32 	%r36, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r34, 7;
	shr.b32 	%rhs, %r34, 25;
	add.u32 	%r37, %lhs, %rhs;
	}
	xor.b32  	%r38, %r36, %r37;
	xor.b32  	%r39, %r38, %r35;
	and.b32  	%r40, %r34, %r15;
	not.b32 	%r41, %r34;
	and.b32  	%r42, %r41, %r16;
	or.b32  	%r43, %r42, %r40;
	add.s32 	%r44, %r43, %r26;
	add.s32 	%r45, %r44, %r39;
	add.s32 	%r46, %r45, %r19;
	add.s32 	%r47, %r2, %r31;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 30;
	shr.b32 	%rhs, %r47, 2;
	add.u32 	%r48, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 19;
	shr.b32 	%rhs, %r47, 13;
	add.u32 	%r49, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r47, 10;
	shr.b32 	%rhs, %r47, 22;
	add.u32 	%r50, %lhs, %rhs;
	}
	xor.b32  	%r51, %r49, %r50;
	xor.b32  	%r52, %r51, %r48;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r46, 26;
	shr.b32 	%rhs, %r46, 6;
	add.u32 	%r53, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r46, 21;
	shr.b32 	%rhs, %r46, 11;
	add.u32 	%r54, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r46, 7;
	shr.b32 	%rhs, %r46, 25;
	add.u32 	%r55, %lhs, %rhs;
	}
	xor.b32  	%r56, %r54, %r55;
	xor.b32  	%r57, %r56, %r53;
	and.b32  	%r58, %r46, %r34;
	not.b32 	%r59, %r46;
	and.b32  	%r60, %r59, %r15;
	or.b32  	%r61, %r60, %r58;
	add.s32 	%r62, %r61, %r27;
	add.s32 	%r63, %r62, %r57;
	add.s32 	%r64, %r63, %r18;
	xor.b32  	%r65, %r18, %r17;
	and.b32  	%r66, %r47, %r65;
	not.b32 	%r67, %r65;
	and.b32  	%r68, %r67, %r18;
	or.b32  	%r69, %r66, %r68;
	add.s32 	%r70, %r52, %r69;
	add.s32 	%r71, %r70, %r45;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 30;
	shr.b32 	%rhs, %r71, 2;
	add.u32 	%r72, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 19;
	shr.b32 	%rhs, %r71, 13;
	add.u32 	%r73, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r71, 10;
	shr.b32 	%rhs, %r71, 22;
	add.u32 	%r74, %lhs, %rhs;
	}
	xor.b32  	%r75, %r73, %r74;
	xor.b32  	%r76, %r75, %r72;
	xor.b32  	%r77, %r47, %r17;
	and.b32  	%r78, %r71, %r77;
	not.b32 	%r79, %r77;
	and.b32  	%r80, %r79, %r17;
	or.b32  	%r81, %r78, %r80;
	add.s32 	%r82, %r76, %r81;
	add.s32 	%r83, %r82, %r63;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 26;
	shr.b32 	%rhs, %r64, 6;
	add.u32 	%r84, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 21;
	shr.b32 	%rhs, %r64, 11;
	add.u32 	%r85, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r64, 7;
	shr.b32 	%rhs, %r64, 25;
	add.u32 	%r86, %lhs, %rhs;
	}
	xor.b32  	%r87, %r85, %r86;
	xor.b32  	%r88, %r87, %r84;
	and.b32  	%r89, %r64, %r46;
	not.b32 	%r90, %r64;
	and.b32  	%r91, %r34, %r90;
	or.b32  	%r92, %r91, %r89;
	add.s32 	%r93, %r92, %r28;
	add.s32 	%r94, %r93, %r88;
	add.s32 	%r95, %r94, %r17;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 30;
	shr.b32 	%rhs, %r83, 2;
	add.u32 	%r96, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 19;
	shr.b32 	%rhs, %r83, 13;
	add.u32 	%r97, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r83, 10;
	shr.b32 	%rhs, %r83, 22;
	add.u32 	%r98, %lhs, %rhs;
	}
	xor.b32  	%r99, %r97, %r98;
	xor.b32  	%r100, %r99, %r96;
	xor.b32  	%r101, %r71, %r47;
	and.b32  	%r102, %r83, %r101;
	not.b32 	%r103, %r101;
	and.b32  	%r104, %r47, %r103;
	or.b32  	%r105, %r102, %r104;
	add.s32 	%r106, %r100, %r105;
	add.s32 	%r107, %r106, %r94;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r95, 26;
	shr.b32 	%rhs, %r95, 6;
	add.u32 	%r108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r95, 21;
	shr.b32 	%rhs, %r95, 11;
	add.u32 	%r109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r95, 7;
	shr.b32 	%rhs, %r95, 25;
	add.u32 	%r110, %lhs, %rhs;
	}
	xor.b32  	%r111, %r109, %r110;
	xor.b32  	%r112, %r111, %r108;
	and.b32  	%r113, %r95, %r64;
	not.b32 	%r114, %r95;
	and.b32  	%r115, %r46, %r114;
	or.b32  	%r116, %r115, %r113;
	ld.const.u32 	%r117, [K+28];
	add.s32 	%r118, %r34, %r117;
	add.s32 	%r119, %r118, %r116;
	add.s32 	%r120, %r119, %r112;
	add.s32 	%r121, %r120, %r47;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r107, 30;
	shr.b32 	%rhs, %r107, 2;
	add.u32 	%r122, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r107, 19;
	shr.b32 	%rhs, %r107, 13;
	add.u32 	%r123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r107, 10;
	shr.b32 	%rhs, %r107, 22;
	add.u32 	%r124, %lhs, %rhs;
	}
	xor.b32  	%r125, %r123, %r124;
	xor.b32  	%r126, %r125, %r122;
	xor.b32  	%r127, %r83, %r71;
	and.b32  	%r128, %r107, %r127;
	not.b32 	%r129, %r127;
	and.b32  	%r130, %r71, %r129;
	or.b32  	%r131, %r128, %r130;
	add.s32 	%r132, %r126, %r131;
	add.s32 	%r133, %r132, %r120;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r121, 26;
	shr.b32 	%rhs, %r121, 6;
	add.u32 	%r134, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r121, 21;
	shr.b32 	%rhs, %r121, 11;
	add.u32 	%r135, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r121, 7;
	shr.b32 	%rhs, %r121, 25;
	add.u32 	%r136, %lhs, %rhs;
	}
	xor.b32  	%r137, %r135, %r136;
	xor.b32  	%r138, %r137, %r134;
	and.b32  	%r139, %r121, %r95;
	not.b32 	%r140, %r121;
	and.b32  	%r141, %r64, %r140;
	or.b32  	%r142, %r141, %r139;
	ld.const.u32 	%r143, [K+32];
	add.s32 	%r144, %r46, %r143;
	add.s32 	%r145, %r144, %r142;
	add.s32 	%r146, %r145, %r138;
	add.s32 	%r147, %r146, %r71;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r133, 30;
	shr.b32 	%rhs, %r133, 2;
	add.u32 	%r148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r133, 19;
	shr.b32 	%rhs, %r133, 13;
	add.u32 	%r149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r133, 10;
	shr.b32 	%rhs, %r133, 22;
	add.u32 	%r150, %lhs, %rhs;
	}
	xor.b32  	%r151, %r149, %r150;
	xor.b32  	%r152, %r151, %r148;
	xor.b32  	%r153, %r107, %r83;
	and.b32  	%r154, %r133, %r153;
	not.b32 	%r155, %r153;
	and.b32  	%r156, %r83, %r155;
	or.b32  	%r157, %r154, %r156;
	add.s32 	%r158, %r152, %r157;
	add.s32 	%r159, %r158, %r146;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r147, 26;
	shr.b32 	%rhs, %r147, 6;
	add.u32 	%r160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r147, 21;
	shr.b32 	%rhs, %r147, 11;
	add.u32 	%r161, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r147, 7;
	shr.b32 	%rhs, %r147, 25;
	add.u32 	%r162, %lhs, %rhs;
	}
	xor.b32  	%r163, %r161, %r162;
	xor.b32  	%r164, %r163, %r160;
	and.b32  	%r165, %r147, %r121;
	not.b32 	%r166, %r147;
	and.b32  	%r167, %r95, %r166;
	or.b32  	%r168, %r167, %r165;
	ld.const.u32 	%r169, [K+36];
	add.s32 	%r170, %r64, %r169;
	add.s32 	%r171, %r170, %r168;
	add.s32 	%r172, %r171, %r164;
	add.s32 	%r173, %r172, %r83;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r159, 30;
	shr.b32 	%rhs, %r159, 2;
	add.u32 	%r174, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r159, 19;
	shr.b32 	%rhs, %r159, 13;
	add.u32 	%r175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r159, 10;
	shr.b32 	%rhs, %r159, 22;
	add.u32 	%r176, %lhs, %rhs;
	}
	xor.b32  	%r177, %r175, %r176;
	xor.b32  	%r178, %r177, %r174;
	xor.b32  	%r179, %r133, %r107;
	and.b32  	%r180, %r159, %r179;
	not.b32 	%r181, %r179;
	and.b32  	%r182, %r107, %r181;
	or.b32  	%r183, %r180, %r182;
	add.s32 	%r184, %r178, %r183;
	add.s32 	%r185, %r184, %r172;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r173, 26;
	shr.b32 	%rhs, %r173, 6;
	add.u32 	%r186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r173, 21;
	shr.b32 	%rhs, %r173, 11;
	add.u32 	%r187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r173, 7;
	shr.b32 	%rhs, %r173, 25;
	add.u32 	%r188, %lhs, %rhs;
	}
	xor.b32  	%r189, %r187, %r188;
	xor.b32  	%r190, %r189, %r186;
	and.b32  	%r191, %r173, %r147;
	not.b32 	%r192, %r173;
	and.b32  	%r193, %r121, %r192;
	or.b32  	%r194, %r193, %r191;
	ld.const.u32 	%r195, [K+40];
	add.s32 	%r196, %r95, %r195;
	add.s32 	%r197, %r196, %r194;
	add.s32 	%r198, %r197, %r190;
	add.s32 	%r199, %r198, %r107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 30;
	shr.b32 	%rhs, %r185, 2;
	add.u32 	%r200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 19;
	shr.b32 	%rhs, %r185, 13;
	add.u32 	%r201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 10;
	shr.b32 	%rhs, %r185, 22;
	add.u32 	%r202, %lhs, %rhs;
	}
	xor.b32  	%r203, %r201, %r202;
	xor.b32  	%r204, %r203, %r200;
	xor.b32  	%r205, %r159, %r133;
	and.b32  	%r206, %r185, %r205;
	not.b32 	%r207, %r205;
	and.b32  	%r208, %r133, %r207;
	or.b32  	%r209, %r206, %r208;
	add.s32 	%r210, %r204, %r209;
	add.s32 	%r211, %r210, %r198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 26;
	shr.b32 	%rhs, %r199, 6;
	add.u32 	%r212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 21;
	shr.b32 	%rhs, %r199, 11;
	add.u32 	%r213, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 7;
	shr.b32 	%rhs, %r199, 25;
	add.u32 	%r214, %lhs, %rhs;
	}
	xor.b32  	%r215, %r213, %r214;
	xor.b32  	%r216, %r215, %r212;
	and.b32  	%r217, %r199, %r173;
	not.b32 	%r218, %r199;
	and.b32  	%r219, %r147, %r218;
	or.b32  	%r220, %r219, %r217;
	ld.const.u32 	%r221, [K+44];
	add.s32 	%r222, %r121, %r221;
	add.s32 	%r223, %r222, %r220;
	add.s32 	%r224, %r223, %r216;
	add.s32 	%r225, %r224, %r133;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 30;
	shr.b32 	%rhs, %r211, 2;
	add.u32 	%r226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 19;
	shr.b32 	%rhs, %r211, 13;
	add.u32 	%r227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r211, 10;
	shr.b32 	%rhs, %r211, 22;
	add.u32 	%r228, %lhs, %rhs;
	}
	xor.b32  	%r229, %r227, %r228;
	xor.b32  	%r230, %r229, %r226;
	xor.b32  	%r231, %r185, %r159;
	and.b32  	%r232, %r211, %r231;
	not.b32 	%r233, %r231;
	and.b32  	%r234, %r159, %r233;
	or.b32  	%r235, %r232, %r234;
	add.s32 	%r236, %r230, %r235;
	add.s32 	%r237, %r236, %r224;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 26;
	shr.b32 	%rhs, %r225, 6;
	add.u32 	%r238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 21;
	shr.b32 	%rhs, %r225, 11;
	add.u32 	%r239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r225, 7;
	shr.b32 	%rhs, %r225, 25;
	add.u32 	%r240, %lhs, %rhs;
	}
	xor.b32  	%r241, %r239, %r240;
	xor.b32  	%r242, %r241, %r238;
	and.b32  	%r243, %r225, %r199;
	not.b32 	%r244, %r225;
	and.b32  	%r245, %r173, %r244;
	or.b32  	%r246, %r245, %r243;
	ld.const.u32 	%r247, [K+48];
	add.s32 	%r248, %r147, %r247;
	add.s32 	%r249, %r248, %r246;
	add.s32 	%r250, %r249, %r242;
	add.s32 	%r251, %r250, %r159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r237, 30;
	shr.b32 	%rhs, %r237, 2;
	add.u32 	%r252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r237, 19;
	shr.b32 	%rhs, %r237, 13;
	add.u32 	%r253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r237, 10;
	shr.b32 	%rhs, %r237, 22;
	add.u32 	%r254, %lhs, %rhs;
	}
	xor.b32  	%r255, %r253, %r254;
	xor.b32  	%r256, %r255, %r252;
	xor.b32  	%r257, %r211, %r185;
	and.b32  	%r258, %r237, %r257;
	not.b32 	%r259, %r257;
	and.b32  	%r260, %r185, %r259;
	or.b32  	%r261, %r258, %r260;
	add.s32 	%r262, %r256, %r261;
	add.s32 	%r263, %r262, %r250;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 26;
	shr.b32 	%rhs, %r251, 6;
	add.u32 	%r264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 21;
	shr.b32 	%rhs, %r251, 11;
	add.u32 	%r265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r251, 7;
	shr.b32 	%rhs, %r251, 25;
	add.u32 	%r266, %lhs, %rhs;
	}
	xor.b32  	%r267, %r265, %r266;
	xor.b32  	%r268, %r267, %r264;
	and.b32  	%r269, %r251, %r225;
	not.b32 	%r270, %r251;
	and.b32  	%r271, %r199, %r270;
	or.b32  	%r272, %r271, %r269;
	ld.const.u32 	%r273, [K+52];
	add.s32 	%r274, %r173, %r273;
	add.s32 	%r275, %r274, %r272;
	add.s32 	%r276, %r275, %r268;
	add.s32 	%r277, %r276, %r185;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 30;
	shr.b32 	%rhs, %r263, 2;
	add.u32 	%r278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 19;
	shr.b32 	%rhs, %r263, 13;
	add.u32 	%r279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r263, 10;
	shr.b32 	%rhs, %r263, 22;
	add.u32 	%r280, %lhs, %rhs;
	}
	xor.b32  	%r281, %r279, %r280;
	xor.b32  	%r282, %r281, %r278;
	xor.b32  	%r283, %r237, %r211;
	and.b32  	%r284, %r263, %r283;
	not.b32 	%r285, %r283;
	and.b32  	%r286, %r211, %r285;
	or.b32  	%r287, %r284, %r286;
	add.s32 	%r288, %r282, %r287;
	add.s32 	%r289, %r288, %r276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r277, 26;
	shr.b32 	%rhs, %r277, 6;
	add.u32 	%r290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r277, 21;
	shr.b32 	%rhs, %r277, 11;
	add.u32 	%r291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r277, 7;
	shr.b32 	%rhs, %r277, 25;
	add.u32 	%r292, %lhs, %rhs;
	}
	xor.b32  	%r293, %r291, %r292;
	xor.b32  	%r294, %r293, %r290;
	and.b32  	%r295, %r277, %r251;
	not.b32 	%r296, %r277;
	and.b32  	%r297, %r225, %r296;
	or.b32  	%r298, %r297, %r295;
	ld.const.u32 	%r299, [K+56];
	add.s32 	%r300, %r199, %r299;
	add.s32 	%r301, %r300, %r298;
	add.s32 	%r302, %r301, %r294;
	add.s32 	%r303, %r302, %r211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 30;
	shr.b32 	%rhs, %r289, 2;
	add.u32 	%r304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 19;
	shr.b32 	%rhs, %r289, 13;
	add.u32 	%r305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 10;
	shr.b32 	%rhs, %r289, 22;
	add.u32 	%r306, %lhs, %rhs;
	}
	xor.b32  	%r307, %r305, %r306;
	xor.b32  	%r308, %r307, %r304;
	xor.b32  	%r309, %r263, %r237;
	and.b32  	%r310, %r289, %r309;
	not.b32 	%r311, %r309;
	and.b32  	%r312, %r237, %r311;
	or.b32  	%r313, %r310, %r312;
	add.s32 	%r314, %r308, %r313;
	add.s32 	%r315, %r314, %r302;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 26;
	shr.b32 	%rhs, %r303, 6;
	add.u32 	%r316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 21;
	shr.b32 	%rhs, %r303, 11;
	add.u32 	%r317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r303, 7;
	shr.b32 	%rhs, %r303, 25;
	add.u32 	%r318, %lhs, %rhs;
	}
	xor.b32  	%r319, %r317, %r318;
	xor.b32  	%r320, %r319, %r316;
	and.b32  	%r321, %r303, %r277;
	not.b32 	%r322, %r303;
	and.b32  	%r323, %r251, %r322;
	or.b32  	%r324, %r323, %r321;
	ld.const.u32 	%r325, [K+256];
	add.s32 	%r326, %r225, %r325;
	add.s32 	%r327, %r326, %r324;
	add.s32 	%r328, %r327, %r320;
	add.s32 	%r329, %r328, %r237;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 30;
	shr.b32 	%rhs, %r315, 2;
	add.u32 	%r330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 19;
	shr.b32 	%rhs, %r315, 13;
	add.u32 	%r331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 10;
	shr.b32 	%rhs, %r315, 22;
	add.u32 	%r332, %lhs, %rhs;
	}
	xor.b32  	%r333, %r331, %r332;
	xor.b32  	%r334, %r333, %r330;
	xor.b32  	%r335, %r289, %r263;
	and.b32  	%r336, %r315, %r335;
	not.b32 	%r337, %r335;
	and.b32  	%r338, %r263, %r337;
	or.b32  	%r339, %r336, %r338;
	add.s32 	%r340, %r334, %r339;
	add.s32 	%r341, %r340, %r328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 26;
	shr.b32 	%rhs, %r329, 6;
	add.u32 	%r342, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 21;
	shr.b32 	%rhs, %r329, 11;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r329, 7;
	shr.b32 	%rhs, %r329, 25;
	add.u32 	%r344, %lhs, %rhs;
	}
	xor.b32  	%r345, %r343, %r344;
	xor.b32  	%r346, %r345, %r342;
	and.b32  	%r347, %r329, %r303;
	not.b32 	%r348, %r329;
	and.b32  	%r349, %r277, %r348;
	or.b32  	%r350, %r349, %r347;
	add.s32 	%r351, %r251, %r29;
	add.s32 	%r352, %r351, %r350;
	add.s32 	%r353, %r352, %r346;
	add.s32 	%r354, %r353, %r263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 30;
	shr.b32 	%rhs, %r341, 2;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 19;
	shr.b32 	%rhs, %r341, 13;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 10;
	shr.b32 	%rhs, %r341, 22;
	add.u32 	%r357, %lhs, %rhs;
	}
	xor.b32  	%r358, %r356, %r357;
	xor.b32  	%r359, %r358, %r355;
	xor.b32  	%r360, %r315, %r289;
	and.b32  	%r361, %r341, %r360;
	not.b32 	%r362, %r360;
	and.b32  	%r363, %r289, %r362;
	or.b32  	%r364, %r361, %r363;
	add.s32 	%r365, %r359, %r364;
	add.s32 	%r366, %r365, %r353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 26;
	shr.b32 	%rhs, %r354, 6;
	add.u32 	%r367, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 21;
	shr.b32 	%rhs, %r354, 11;
	add.u32 	%r368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 7;
	shr.b32 	%rhs, %r354, 25;
	add.u32 	%r369, %lhs, %rhs;
	}
	xor.b32  	%r370, %r368, %r369;
	xor.b32  	%r371, %r370, %r367;
	and.b32  	%r372, %r354, %r329;
	not.b32 	%r373, %r354;
	and.b32  	%r374, %r303, %r373;
	or.b32  	%r375, %r374, %r372;
	add.s32 	%r376, %r277, %r30;
	add.s32 	%r377, %r376, %r375;
	add.s32 	%r378, %r377, %r371;
	add.s32 	%r379, %r378, %r289;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r366, 30;
	shr.b32 	%rhs, %r366, 2;
	add.u32 	%r380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r366, 19;
	shr.b32 	%rhs, %r366, 13;
	add.u32 	%r381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r366, 10;
	shr.b32 	%rhs, %r366, 22;
	add.u32 	%r382, %lhs, %rhs;
	}
	xor.b32  	%r383, %r381, %r382;
	xor.b32  	%r384, %r383, %r380;
	xor.b32  	%r385, %r341, %r315;
	and.b32  	%r386, %r366, %r385;
	not.b32 	%r387, %r385;
	and.b32  	%r388, %r315, %r387;
	or.b32  	%r389, %r386, %r388;
	add.s32 	%r390, %r384, %r389;
	add.s32 	%r391, %r390, %r378;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 25;
	shr.b32 	%rhs, %r2, 7;
	add.u32 	%r392, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 14;
	shr.b32 	%rhs, %r2, 18;
	add.u32 	%r393, %lhs, %rhs;
	}
	shr.u32 	%r394, %r2, 3;
	xor.b32  	%r395, %r393, %r394;
	xor.b32  	%r396, %r395, %r392;
	add.s32 	%r397, %r396, %r22;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 26;
	shr.b32 	%rhs, %r379, 6;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 21;
	shr.b32 	%rhs, %r379, 11;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 7;
	shr.b32 	%rhs, %r379, 25;
	add.u32 	%r400, %lhs, %rhs;
	}
	xor.b32  	%r401, %r399, %r400;
	xor.b32  	%r402, %r401, %r398;
	and.b32  	%r403, %r379, %r354;
	not.b32 	%r404, %r379;
	and.b32  	%r405, %r329, %r404;
	or.b32  	%r406, %r405, %r403;
	ld.const.u32 	%r407, [K+72];
	add.s32 	%r408, %r407, %r397;
	add.s32 	%r409, %r408, %r303;
	add.s32 	%r410, %r409, %r406;
	add.s32 	%r411, %r410, %r402;
	add.s32 	%r412, %r411, %r315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r391, 30;
	shr.b32 	%rhs, %r391, 2;
	add.u32 	%r413, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r391, 19;
	shr.b32 	%rhs, %r391, 13;
	add.u32 	%r414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r391, 10;
	shr.b32 	%rhs, %r391, 22;
	add.u32 	%r415, %lhs, %rhs;
	}
	xor.b32  	%r416, %r414, %r415;
	xor.b32  	%r417, %r416, %r413;
	xor.b32  	%r418, %r366, %r341;
	and.b32  	%r419, %r391, %r418;
	not.b32 	%r420, %r418;
	and.b32  	%r421, %r341, %r420;
	or.b32  	%r422, %r419, %r421;
	add.s32 	%r423, %r417, %r422;
	add.s32 	%r424, %r423, %r411;
	add.s32 	%r425, %r2, %r23;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 26;
	shr.b32 	%rhs, %r412, 6;
	add.u32 	%r426, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 21;
	shr.b32 	%rhs, %r412, 11;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 7;
	shr.b32 	%rhs, %r412, 25;
	add.u32 	%r428, %lhs, %rhs;
	}
	xor.b32  	%r429, %r427, %r428;
	xor.b32  	%r430, %r429, %r426;
	and.b32  	%r431, %r412, %r379;
	not.b32 	%r432, %r412;
	and.b32  	%r433, %r354, %r432;
	or.b32  	%r434, %r433, %r431;
	ld.const.u32 	%r435, [K+76];
	add.s32 	%r436, %r435, %r425;
	add.s32 	%r437, %r436, %r329;
	add.s32 	%r438, %r437, %r434;
	add.s32 	%r439, %r438, %r430;
	add.s32 	%r440, %r439, %r341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 30;
	shr.b32 	%rhs, %r424, 2;
	add.u32 	%r441, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 19;
	shr.b32 	%rhs, %r424, 13;
	add.u32 	%r442, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 10;
	shr.b32 	%rhs, %r424, 22;
	add.u32 	%r443, %lhs, %rhs;
	}
	xor.b32  	%r444, %r442, %r443;
	xor.b32  	%r445, %r444, %r441;
	xor.b32  	%r446, %r391, %r366;
	and.b32  	%r447, %r424, %r446;
	not.b32 	%r448, %r446;
	and.b32  	%r449, %r366, %r448;
	or.b32  	%r450, %r447, %r449;
	add.s32 	%r451, %r445, %r450;
	add.s32 	%r452, %r451, %r439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 15;
	shr.b32 	%rhs, %r397, 17;
	add.u32 	%r453, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 13;
	shr.b32 	%rhs, %r397, 19;
	add.u32 	%r454, %lhs, %rhs;
	}
	shr.u32 	%r455, %r397, 10;
	xor.b32  	%r456, %r454, %r455;
	xor.b32  	%r457, %r456, %r453;
	ld.const.u32 	%r458, [K+260];
	add.s32 	%r459, %r458, %r457;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 26;
	shr.b32 	%rhs, %r440, 6;
	add.u32 	%r460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 21;
	shr.b32 	%rhs, %r440, 11;
	add.u32 	%r461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 7;
	shr.b32 	%rhs, %r440, 25;
	add.u32 	%r462, %lhs, %rhs;
	}
	xor.b32  	%r463, %r461, %r462;
	xor.b32  	%r464, %r463, %r460;
	and.b32  	%r465, %r440, %r412;
	not.b32 	%r466, %r440;
	and.b32  	%r467, %r379, %r466;
	or.b32  	%r468, %r467, %r465;
	ld.const.u32 	%r469, [K+80];
	add.s32 	%r470, %r459, %r469;
	add.s32 	%r471, %r470, %r354;
	add.s32 	%r472, %r471, %r468;
	add.s32 	%r473, %r472, %r464;
	add.s32 	%r474, %r473, %r366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 30;
	shr.b32 	%rhs, %r452, 2;
	add.u32 	%r475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 19;
	shr.b32 	%rhs, %r452, 13;
	add.u32 	%r476, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r452, 10;
	shr.b32 	%rhs, %r452, 22;
	add.u32 	%r477, %lhs, %rhs;
	}
	xor.b32  	%r478, %r476, %r477;
	xor.b32  	%r479, %r478, %r475;
	xor.b32  	%r480, %r424, %r391;
	and.b32  	%r481, %r452, %r480;
	not.b32 	%r482, %r480;
	and.b32  	%r483, %r391, %r482;
	or.b32  	%r484, %r481, %r483;
	add.s32 	%r485, %r479, %r484;
	add.s32 	%r486, %r485, %r473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 15;
	shr.b32 	%rhs, %r425, 17;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 13;
	shr.b32 	%rhs, %r425, 19;
	add.u32 	%r488, %lhs, %rhs;
	}
	shr.u32 	%r489, %r425, 10;
	xor.b32  	%r490, %r488, %r489;
	xor.b32  	%r491, %r490, %r487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 26;
	shr.b32 	%rhs, %r474, 6;
	add.u32 	%r492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 21;
	shr.b32 	%rhs, %r474, 11;
	add.u32 	%r493, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 7;
	shr.b32 	%rhs, %r474, 25;
	add.u32 	%r494, %lhs, %rhs;
	}
	xor.b32  	%r495, %r493, %r494;
	xor.b32  	%r496, %r495, %r492;
	and.b32  	%r497, %r474, %r440;
	not.b32 	%r498, %r474;
	and.b32  	%r499, %r412, %r498;
	or.b32  	%r500, %r499, %r497;
	ld.const.u32 	%r501, [K+84];
	add.s32 	%r502, %r501, %r491;
	add.s32 	%r503, %r502, %r379;
	add.s32 	%r504, %r503, %r500;
	add.s32 	%r505, %r504, %r496;
	add.s32 	%r506, %r505, %r391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 30;
	shr.b32 	%rhs, %r486, 2;
	add.u32 	%r507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 19;
	shr.b32 	%rhs, %r486, 13;
	add.u32 	%r508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 10;
	shr.b32 	%rhs, %r486, 22;
	add.u32 	%r509, %lhs, %rhs;
	}
	xor.b32  	%r510, %r508, %r509;
	xor.b32  	%r511, %r510, %r507;
	xor.b32  	%r512, %r452, %r424;
	and.b32  	%r513, %r486, %r512;
	not.b32 	%r514, %r512;
	and.b32  	%r515, %r424, %r514;
	or.b32  	%r516, %r513, %r515;
	add.s32 	%r517, %r511, %r516;
	add.s32 	%r518, %r517, %r505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 15;
	shr.b32 	%rhs, %r459, 17;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 13;
	shr.b32 	%rhs, %r459, 19;
	add.u32 	%r520, %lhs, %rhs;
	}
	shr.u32 	%r521, %r459, 10;
	xor.b32  	%r522, %r520, %r521;
	xor.b32  	%r523, %r522, %r519;
	ld.const.u32 	%r524, [K+264];
	add.s32 	%r525, %r523, %r524;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 26;
	shr.b32 	%rhs, %r506, 6;
	add.u32 	%r526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 21;
	shr.b32 	%rhs, %r506, 11;
	add.u32 	%r527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 7;
	shr.b32 	%rhs, %r506, 25;
	add.u32 	%r528, %lhs, %rhs;
	}
	xor.b32  	%r529, %r527, %r528;
	xor.b32  	%r530, %r529, %r526;
	and.b32  	%r531, %r506, %r474;
	not.b32 	%r532, %r506;
	and.b32  	%r533, %r440, %r532;
	or.b32  	%r534, %r533, %r531;
	ld.const.u32 	%r535, [K+88];
	add.s32 	%r536, %r525, %r535;
	add.s32 	%r537, %r536, %r412;
	add.s32 	%r538, %r537, %r534;
	add.s32 	%r539, %r538, %r530;
	add.s32 	%r540, %r539, %r424;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 30;
	shr.b32 	%rhs, %r518, 2;
	add.u32 	%r541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 19;
	shr.b32 	%rhs, %r518, 13;
	add.u32 	%r542, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 10;
	shr.b32 	%rhs, %r518, 22;
	add.u32 	%r543, %lhs, %rhs;
	}
	xor.b32  	%r544, %r542, %r543;
	xor.b32  	%r545, %r544, %r541;
	xor.b32  	%r546, %r486, %r452;
	and.b32  	%r547, %r518, %r546;
	not.b32 	%r548, %r546;
	and.b32  	%r549, %r452, %r548;
	or.b32  	%r550, %r547, %r549;
	add.s32 	%r551, %r545, %r550;
	add.s32 	%r552, %r551, %r539;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 15;
	shr.b32 	%rhs, %r491, 17;
	add.u32 	%r553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 13;
	shr.b32 	%rhs, %r491, 19;
	add.u32 	%r554, %lhs, %rhs;
	}
	shr.u32 	%r555, %r491, 10;
	xor.b32  	%r556, %r554, %r555;
	xor.b32  	%r557, %r556, %r553;
	add.s32 	%r558, %r557, %r20;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r540, 26;
	shr.b32 	%rhs, %r540, 6;
	add.u32 	%r559, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r540, 21;
	shr.b32 	%rhs, %r540, 11;
	add.u32 	%r560, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r540, 7;
	shr.b32 	%rhs, %r540, 25;
	add.u32 	%r561, %lhs, %rhs;
	}
	xor.b32  	%r562, %r560, %r561;
	xor.b32  	%r563, %r562, %r559;
	and.b32  	%r564, %r540, %r506;
	not.b32 	%r565, %r540;
	and.b32  	%r566, %r474, %r565;
	or.b32  	%r567, %r566, %r564;
	ld.const.u32 	%r568, [K+92];
	add.s32 	%r569, %r568, %r558;
	add.s32 	%r570, %r569, %r440;
	add.s32 	%r571, %r570, %r567;
	add.s32 	%r572, %r571, %r563;
	add.s32 	%r573, %r572, %r452;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r552, 30;
	shr.b32 	%rhs, %r552, 2;
	add.u32 	%r574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r552, 19;
	shr.b32 	%rhs, %r552, 13;
	add.u32 	%r575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r552, 10;
	shr.b32 	%rhs, %r552, 22;
	add.u32 	%r576, %lhs, %rhs;
	}
	xor.b32  	%r577, %r575, %r576;
	xor.b32  	%r578, %r577, %r574;
	xor.b32  	%r579, %r518, %r486;
	and.b32  	%r580, %r552, %r579;
	not.b32 	%r581, %r579;
	and.b32  	%r582, %r486, %r581;
	or.b32  	%r583, %r580, %r582;
	add.s32 	%r584, %r578, %r583;
	add.s32 	%r585, %r584, %r572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 15;
	shr.b32 	%rhs, %r525, 17;
	add.u32 	%r586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 13;
	shr.b32 	%rhs, %r525, 19;
	add.u32 	%r587, %lhs, %rhs;
	}
	shr.u32 	%r588, %r525, 10;
	xor.b32  	%r589, %r587, %r588;
	xor.b32  	%r590, %r589, %r586;
	add.s32 	%r591, %r590, %r21;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 26;
	shr.b32 	%rhs, %r573, 6;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 21;
	shr.b32 	%rhs, %r573, 11;
	add.u32 	%r593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 7;
	shr.b32 	%rhs, %r573, 25;
	add.u32 	%r594, %lhs, %rhs;
	}
	xor.b32  	%r595, %r593, %r594;
	xor.b32  	%r596, %r595, %r592;
	and.b32  	%r597, %r573, %r540;
	not.b32 	%r598, %r573;
	and.b32  	%r599, %r506, %r598;
	or.b32  	%r600, %r599, %r597;
	ld.const.u32 	%r601, [K+96];
	add.s32 	%r602, %r591, %r601;
	add.s32 	%r603, %r602, %r474;
	add.s32 	%r604, %r603, %r600;
	add.s32 	%r605, %r604, %r596;
	add.s32 	%r606, %r605, %r486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 30;
	shr.b32 	%rhs, %r585, 2;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 19;
	shr.b32 	%rhs, %r585, 13;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 10;
	shr.b32 	%rhs, %r585, 22;
	add.u32 	%r609, %lhs, %rhs;
	}
	xor.b32  	%r610, %r608, %r609;
	xor.b32  	%r611, %r610, %r607;
	xor.b32  	%r612, %r552, %r518;
	and.b32  	%r613, %r585, %r612;
	not.b32 	%r614, %r612;
	and.b32  	%r615, %r518, %r614;
	or.b32  	%r616, %r613, %r615;
	add.s32 	%r617, %r611, %r616;
	add.s32 	%r618, %r617, %r605;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 15;
	shr.b32 	%rhs, %r558, 17;
	add.u32 	%r619, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 13;
	shr.b32 	%rhs, %r558, 19;
	add.u32 	%r620, %lhs, %rhs;
	}
	shr.u32 	%r621, %r558, 10;
	xor.b32  	%r622, %r620, %r621;
	xor.b32  	%r623, %r622, %r619;
	add.s32 	%r624, %r623, %r397;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r606, 26;
	shr.b32 	%rhs, %r606, 6;
	add.u32 	%r625, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r606, 21;
	shr.b32 	%rhs, %r606, 11;
	add.u32 	%r626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r606, 7;
	shr.b32 	%rhs, %r606, 25;
	add.u32 	%r627, %lhs, %rhs;
	}
	xor.b32  	%r628, %r626, %r627;
	xor.b32  	%r629, %r628, %r625;
	and.b32  	%r630, %r606, %r573;
	not.b32 	%r631, %r606;
	and.b32  	%r632, %r540, %r631;
	or.b32  	%r633, %r632, %r630;
	ld.const.u32 	%r634, [K+100];
	add.s32 	%r635, %r634, %r624;
	add.s32 	%r636, %r635, %r506;
	add.s32 	%r637, %r636, %r633;
	add.s32 	%r638, %r637, %r629;
	add.s32 	%r639, %r638, %r518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 30;
	shr.b32 	%rhs, %r618, 2;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 19;
	shr.b32 	%rhs, %r618, 13;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r618, 10;
	shr.b32 	%rhs, %r618, 22;
	add.u32 	%r642, %lhs, %rhs;
	}
	xor.b32  	%r643, %r641, %r642;
	xor.b32  	%r644, %r643, %r640;
	xor.b32  	%r645, %r585, %r552;
	and.b32  	%r646, %r618, %r645;
	not.b32 	%r647, %r645;
	and.b32  	%r648, %r552, %r647;
	or.b32  	%r649, %r646, %r648;
	add.s32 	%r650, %r644, %r649;
	add.s32 	%r651, %r650, %r638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 15;
	shr.b32 	%rhs, %r591, 17;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 13;
	shr.b32 	%rhs, %r591, 19;
	add.u32 	%r653, %lhs, %rhs;
	}
	shr.u32 	%r654, %r591, 10;
	xor.b32  	%r655, %r653, %r654;
	xor.b32  	%r656, %r655, %r652;
	add.s32 	%r657, %r656, %r425;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r639, 26;
	shr.b32 	%rhs, %r639, 6;
	add.u32 	%r658, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r639, 21;
	shr.b32 	%rhs, %r639, 11;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r639, 7;
	shr.b32 	%rhs, %r639, 25;
	add.u32 	%r660, %lhs, %rhs;
	}
	xor.b32  	%r661, %r659, %r660;
	xor.b32  	%r662, %r661, %r658;
	and.b32  	%r663, %r639, %r606;
	not.b32 	%r664, %r639;
	and.b32  	%r665, %r573, %r664;
	or.b32  	%r666, %r665, %r663;
	ld.const.u32 	%r667, [K+104];
	add.s32 	%r668, %r657, %r667;
	add.s32 	%r669, %r668, %r540;
	add.s32 	%r670, %r669, %r666;
	add.s32 	%r671, %r670, %r662;
	add.s32 	%r672, %r671, %r552;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 30;
	shr.b32 	%rhs, %r651, 2;
	add.u32 	%r673, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 19;
	shr.b32 	%rhs, %r651, 13;
	add.u32 	%r674, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 10;
	shr.b32 	%rhs, %r651, 22;
	add.u32 	%r675, %lhs, %rhs;
	}
	xor.b32  	%r676, %r674, %r675;
	xor.b32  	%r677, %r676, %r673;
	xor.b32  	%r678, %r618, %r585;
	and.b32  	%r679, %r651, %r678;
	not.b32 	%r680, %r678;
	and.b32  	%r681, %r585, %r680;
	or.b32  	%r682, %r679, %r681;
	add.s32 	%r683, %r677, %r682;
	add.s32 	%r684, %r683, %r671;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 15;
	shr.b32 	%rhs, %r624, 17;
	add.u32 	%r685, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 13;
	shr.b32 	%rhs, %r624, 19;
	add.u32 	%r686, %lhs, %rhs;
	}
	shr.u32 	%r687, %r624, 10;
	xor.b32  	%r688, %r686, %r687;
	xor.b32  	%r689, %r688, %r685;
	add.s32 	%r690, %r689, %r459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 26;
	shr.b32 	%rhs, %r672, 6;
	add.u32 	%r691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 21;
	shr.b32 	%rhs, %r672, 11;
	add.u32 	%r692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 7;
	shr.b32 	%rhs, %r672, 25;
	add.u32 	%r693, %lhs, %rhs;
	}
	xor.b32  	%r694, %r692, %r693;
	xor.b32  	%r695, %r694, %r691;
	and.b32  	%r696, %r672, %r639;
	not.b32 	%r697, %r672;
	and.b32  	%r698, %r606, %r697;
	or.b32  	%r699, %r698, %r696;
	ld.const.u32 	%r700, [K+108];
	add.s32 	%r701, %r690, %r700;
	add.s32 	%r702, %r701, %r573;
	add.s32 	%r703, %r702, %r699;
	add.s32 	%r704, %r703, %r695;
	add.s32 	%r705, %r704, %r585;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 30;
	shr.b32 	%rhs, %r684, 2;
	add.u32 	%r706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 19;
	shr.b32 	%rhs, %r684, 13;
	add.u32 	%r707, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 10;
	shr.b32 	%rhs, %r684, 22;
	add.u32 	%r708, %lhs, %rhs;
	}
	xor.b32  	%r709, %r707, %r708;
	xor.b32  	%r710, %r709, %r706;
	xor.b32  	%r711, %r651, %r618;
	and.b32  	%r712, %r684, %r711;
	not.b32 	%r713, %r711;
	and.b32  	%r714, %r618, %r713;
	or.b32  	%r715, %r712, %r714;
	add.s32 	%r716, %r710, %r715;
	add.s32 	%r717, %r716, %r704;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 15;
	shr.b32 	%rhs, %r657, 17;
	add.u32 	%r718, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 13;
	shr.b32 	%rhs, %r657, 19;
	add.u32 	%r719, %lhs, %rhs;
	}
	shr.u32 	%r720, %r657, 10;
	xor.b32  	%r721, %r719, %r720;
	xor.b32  	%r722, %r721, %r718;
	add.s32 	%r723, %r722, %r491;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 26;
	shr.b32 	%rhs, %r705, 6;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 21;
	shr.b32 	%rhs, %r705, 11;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r705, 7;
	shr.b32 	%rhs, %r705, 25;
	add.u32 	%r726, %lhs, %rhs;
	}
	xor.b32  	%r727, %r725, %r726;
	xor.b32  	%r728, %r727, %r724;
	and.b32  	%r729, %r705, %r672;
	not.b32 	%r730, %r705;
	and.b32  	%r731, %r639, %r730;
	or.b32  	%r732, %r731, %r729;
	ld.const.u32 	%r733, [K+112];
	add.s32 	%r734, %r723, %r733;
	add.s32 	%r735, %r734, %r606;
	add.s32 	%r736, %r735, %r732;
	add.s32 	%r737, %r736, %r728;
	add.s32 	%r738, %r737, %r618;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 30;
	shr.b32 	%rhs, %r717, 2;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 19;
	shr.b32 	%rhs, %r717, 13;
	add.u32 	%r740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r717, 10;
	shr.b32 	%rhs, %r717, 22;
	add.u32 	%r741, %lhs, %rhs;
	}
	xor.b32  	%r742, %r740, %r741;
	xor.b32  	%r743, %r742, %r739;
	xor.b32  	%r744, %r684, %r651;
	and.b32  	%r745, %r717, %r744;
	not.b32 	%r746, %r744;
	and.b32  	%r747, %r651, %r746;
	or.b32  	%r748, %r745, %r747;
	add.s32 	%r749, %r743, %r748;
	add.s32 	%r750, %r749, %r737;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 15;
	shr.b32 	%rhs, %r690, 17;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 13;
	shr.b32 	%rhs, %r690, 19;
	add.u32 	%r752, %lhs, %rhs;
	}
	shr.u32 	%r753, %r690, 10;
	xor.b32  	%r754, %r752, %r753;
	xor.b32  	%r755, %r754, %r751;
	add.s32 	%r756, %r755, %r525;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 26;
	shr.b32 	%rhs, %r738, 6;
	add.u32 	%r757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 21;
	shr.b32 	%rhs, %r738, 11;
	add.u32 	%r758, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r738, 7;
	shr.b32 	%rhs, %r738, 25;
	add.u32 	%r759, %lhs, %rhs;
	}
	xor.b32  	%r760, %r758, %r759;
	xor.b32  	%r761, %r760, %r757;
	and.b32  	%r762, %r738, %r705;
	not.b32 	%r763, %r738;
	and.b32  	%r764, %r672, %r763;
	or.b32  	%r765, %r764, %r762;
	ld.const.u32 	%r766, [K+116];
	add.s32 	%r767, %r756, %r766;
	add.s32 	%r768, %r767, %r639;
	add.s32 	%r769, %r768, %r765;
	add.s32 	%r770, %r769, %r761;
	add.s32 	%r771, %r770, %r651;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 30;
	shr.b32 	%rhs, %r750, 2;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 19;
	shr.b32 	%rhs, %r750, 13;
	add.u32 	%r773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 10;
	shr.b32 	%rhs, %r750, 22;
	add.u32 	%r774, %lhs, %rhs;
	}
	xor.b32  	%r775, %r773, %r774;
	xor.b32  	%r776, %r775, %r772;
	xor.b32  	%r777, %r717, %r684;
	and.b32  	%r778, %r750, %r777;
	not.b32 	%r779, %r777;
	and.b32  	%r780, %r684, %r779;
	or.b32  	%r781, %r778, %r780;
	add.s32 	%r782, %r776, %r781;
	add.s32 	%r783, %r782, %r770;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 15;
	shr.b32 	%rhs, %r723, 17;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 13;
	shr.b32 	%rhs, %r723, 19;
	add.u32 	%r785, %lhs, %rhs;
	}
	shr.u32 	%r786, %r723, 10;
	xor.b32  	%r787, %r785, %r786;
	xor.b32  	%r788, %r787, %r784;
	ld.const.u32 	%r789, [K+268];
	add.s32 	%r790, %r789, %r558;
	add.s32 	%r791, %r790, %r788;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 26;
	shr.b32 	%rhs, %r771, 6;
	add.u32 	%r792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 21;
	shr.b32 	%rhs, %r771, 11;
	add.u32 	%r793, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 7;
	shr.b32 	%rhs, %r771, 25;
	add.u32 	%r794, %lhs, %rhs;
	}
	xor.b32  	%r795, %r793, %r794;
	xor.b32  	%r796, %r795, %r792;
	and.b32  	%r797, %r771, %r738;
	not.b32 	%r798, %r771;
	and.b32  	%r799, %r705, %r798;
	or.b32  	%r800, %r799, %r797;
	ld.const.u32 	%r801, [K+120];
	add.s32 	%r802, %r791, %r801;
	add.s32 	%r803, %r802, %r672;
	add.s32 	%r804, %r803, %r800;
	add.s32 	%r805, %r804, %r796;
	add.s32 	%r806, %r805, %r684;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 30;
	shr.b32 	%rhs, %r783, 2;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 19;
	shr.b32 	%rhs, %r783, 13;
	add.u32 	%r808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r783, 10;
	shr.b32 	%rhs, %r783, 22;
	add.u32 	%r809, %lhs, %rhs;
	}
	xor.b32  	%r810, %r808, %r809;
	xor.b32  	%r811, %r810, %r807;
	xor.b32  	%r812, %r750, %r717;
	and.b32  	%r813, %r783, %r812;
	not.b32 	%r814, %r812;
	and.b32  	%r815, %r717, %r814;
	or.b32  	%r816, %r813, %r815;
	add.s32 	%r817, %r811, %r816;
	add.s32 	%r818, %r817, %r805;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 15;
	shr.b32 	%rhs, %r756, 17;
	add.u32 	%r819, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 13;
	shr.b32 	%rhs, %r756, 19;
	add.u32 	%r820, %lhs, %rhs;
	}
	shr.u32 	%r821, %r756, 10;
	xor.b32  	%r822, %r820, %r821;
	xor.b32  	%r823, %r822, %r819;
	add.s32 	%r824, %r591, %r24;
	add.s32 	%r825, %r824, %r823;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 26;
	shr.b32 	%rhs, %r806, 6;
	add.u32 	%r826, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 21;
	shr.b32 	%rhs, %r806, 11;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 7;
	shr.b32 	%rhs, %r806, 25;
	add.u32 	%r828, %lhs, %rhs;
	}
	xor.b32  	%r829, %r827, %r828;
	xor.b32  	%r830, %r829, %r826;
	and.b32  	%r831, %r806, %r771;
	not.b32 	%r832, %r806;
	and.b32  	%r833, %r738, %r832;
	or.b32  	%r834, %r833, %r831;
	ld.const.u32 	%r835, [K+124];
	add.s32 	%r836, %r825, %r835;
	add.s32 	%r837, %r836, %r705;
	add.s32 	%r838, %r837, %r834;
	add.s32 	%r839, %r838, %r830;
	add.s32 	%r840, %r839, %r717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 30;
	shr.b32 	%rhs, %r818, 2;
	add.u32 	%r841, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 19;
	shr.b32 	%rhs, %r818, 13;
	add.u32 	%r842, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 10;
	shr.b32 	%rhs, %r818, 22;
	add.u32 	%r843, %lhs, %rhs;
	}
	xor.b32  	%r844, %r842, %r843;
	xor.b32  	%r845, %r844, %r841;
	xor.b32  	%r846, %r783, %r750;
	and.b32  	%r847, %r818, %r846;
	not.b32 	%r848, %r846;
	and.b32  	%r849, %r750, %r848;
	or.b32  	%r850, %r847, %r849;
	add.s32 	%r851, %r845, %r850;
	add.s32 	%r852, %r851, %r839;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 15;
	shr.b32 	%rhs, %r791, 17;
	add.u32 	%r853, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 13;
	shr.b32 	%rhs, %r791, 19;
	add.u32 	%r854, %lhs, %rhs;
	}
	shr.u32 	%r855, %r791, 10;
	xor.b32  	%r856, %r854, %r855;
	xor.b32  	%r857, %r856, %r853;
	add.s32 	%r858, %r624, %r25;
	add.s32 	%r859, %r858, %r857;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r840, 26;
	shr.b32 	%rhs, %r840, 6;
	add.u32 	%r860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r840, 21;
	shr.b32 	%rhs, %r840, 11;
	add.u32 	%r861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r840, 7;
	shr.b32 	%rhs, %r840, 25;
	add.u32 	%r862, %lhs, %rhs;
	}
	xor.b32  	%r863, %r861, %r862;
	xor.b32  	%r864, %r863, %r860;
	and.b32  	%r865, %r840, %r806;
	not.b32 	%r866, %r840;
	and.b32  	%r867, %r771, %r866;
	or.b32  	%r868, %r867, %r865;
	ld.const.u32 	%r869, [K+128];
	add.s32 	%r870, %r859, %r869;
	add.s32 	%r871, %r870, %r738;
	add.s32 	%r872, %r871, %r868;
	add.s32 	%r873, %r872, %r864;
	add.s32 	%r874, %r873, %r750;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 30;
	shr.b32 	%rhs, %r852, 2;
	add.u32 	%r875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 19;
	shr.b32 	%rhs, %r852, 13;
	add.u32 	%r876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 10;
	shr.b32 	%rhs, %r852, 22;
	add.u32 	%r877, %lhs, %rhs;
	}
	xor.b32  	%r878, %r876, %r877;
	xor.b32  	%r879, %r878, %r875;
	xor.b32  	%r880, %r818, %r783;
	and.b32  	%r881, %r852, %r880;
	not.b32 	%r882, %r880;
	and.b32  	%r883, %r783, %r882;
	or.b32  	%r884, %r881, %r883;
	add.s32 	%r885, %r879, %r884;
	add.s32 	%r886, %r885, %r873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 25;
	shr.b32 	%rhs, %r397, 7;
	add.u32 	%r887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 14;
	shr.b32 	%rhs, %r397, 18;
	add.u32 	%r888, %lhs, %rhs;
	}
	shr.u32 	%r889, %r397, 3;
	xor.b32  	%r890, %r888, %r889;
	xor.b32  	%r891, %r890, %r887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 15;
	shr.b32 	%rhs, %r825, 17;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 13;
	shr.b32 	%rhs, %r825, 19;
	add.u32 	%r893, %lhs, %rhs;
	}
	shr.u32 	%r894, %r825, 10;
	xor.b32  	%r895, %r893, %r894;
	xor.b32  	%r896, %r895, %r892;
	add.s32 	%r897, %r891, %r21;
	add.s32 	%r898, %r897, %r657;
	add.s32 	%r899, %r898, %r896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 26;
	shr.b32 	%rhs, %r874, 6;
	add.u32 	%r900, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 21;
	shr.b32 	%rhs, %r874, 11;
	add.u32 	%r901, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 7;
	shr.b32 	%rhs, %r874, 25;
	add.u32 	%r902, %lhs, %rhs;
	}
	xor.b32  	%r903, %r901, %r902;
	xor.b32  	%r904, %r903, %r900;
	and.b32  	%r905, %r874, %r840;
	not.b32 	%r906, %r874;
	and.b32  	%r907, %r806, %r906;
	or.b32  	%r908, %r907, %r905;
	ld.const.u32 	%r909, [K+132];
	add.s32 	%r910, %r899, %r909;
	add.s32 	%r911, %r910, %r771;
	add.s32 	%r912, %r911, %r908;
	add.s32 	%r913, %r912, %r904;
	add.s32 	%r914, %r913, %r783;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 30;
	shr.b32 	%rhs, %r886, 2;
	add.u32 	%r915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 19;
	shr.b32 	%rhs, %r886, 13;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 10;
	shr.b32 	%rhs, %r886, 22;
	add.u32 	%r917, %lhs, %rhs;
	}
	xor.b32  	%r918, %r916, %r917;
	xor.b32  	%r919, %r918, %r915;
	xor.b32  	%r920, %r852, %r818;
	and.b32  	%r921, %r886, %r920;
	not.b32 	%r922, %r920;
	and.b32  	%r923, %r818, %r922;
	or.b32  	%r924, %r921, %r923;
	add.s32 	%r925, %r919, %r924;
	add.s32 	%r926, %r925, %r913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 25;
	shr.b32 	%rhs, %r425, 7;
	add.u32 	%r927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 14;
	shr.b32 	%rhs, %r425, 18;
	add.u32 	%r928, %lhs, %rhs;
	}
	shr.u32 	%r929, %r425, 3;
	xor.b32  	%r930, %r928, %r929;
	xor.b32  	%r931, %r930, %r927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 15;
	shr.b32 	%rhs, %r859, 17;
	add.u32 	%r932, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 13;
	shr.b32 	%rhs, %r859, 19;
	add.u32 	%r933, %lhs, %rhs;
	}
	shr.u32 	%r934, %r859, 10;
	xor.b32  	%r935, %r933, %r934;
	xor.b32  	%r936, %r935, %r932;
	add.s32 	%r937, %r397, %r931;
	add.s32 	%r938, %r937, %r690;
	add.s32 	%r939, %r938, %r936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 26;
	shr.b32 	%rhs, %r914, 6;
	add.u32 	%r940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 21;
	shr.b32 	%rhs, %r914, 11;
	add.u32 	%r941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 7;
	shr.b32 	%rhs, %r914, 25;
	add.u32 	%r942, %lhs, %rhs;
	}
	xor.b32  	%r943, %r941, %r942;
	xor.b32  	%r944, %r943, %r940;
	and.b32  	%r945, %r914, %r874;
	not.b32 	%r946, %r914;
	and.b32  	%r947, %r840, %r946;
	or.b32  	%r948, %r947, %r945;
	ld.const.u32 	%r949, [K+136];
	add.s32 	%r950, %r939, %r949;
	add.s32 	%r951, %r950, %r806;
	add.s32 	%r952, %r951, %r948;
	add.s32 	%r953, %r952, %r944;
	add.s32 	%r954, %r953, %r818;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 30;
	shr.b32 	%rhs, %r926, 2;
	add.u32 	%r955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 19;
	shr.b32 	%rhs, %r926, 13;
	add.u32 	%r956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r926, 10;
	shr.b32 	%rhs, %r926, 22;
	add.u32 	%r957, %lhs, %rhs;
	}
	xor.b32  	%r958, %r956, %r957;
	xor.b32  	%r959, %r958, %r955;
	xor.b32  	%r960, %r886, %r852;
	and.b32  	%r961, %r926, %r960;
	not.b32 	%r962, %r960;
	and.b32  	%r963, %r852, %r962;
	or.b32  	%r964, %r961, %r963;
	add.s32 	%r965, %r959, %r964;
	add.s32 	%r966, %r965, %r953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 25;
	shr.b32 	%rhs, %r459, 7;
	add.u32 	%r967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 14;
	shr.b32 	%rhs, %r459, 18;
	add.u32 	%r968, %lhs, %rhs;
	}
	shr.u32 	%r969, %r459, 3;
	xor.b32  	%r970, %r968, %r969;
	xor.b32  	%r971, %r970, %r967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 15;
	shr.b32 	%rhs, %r899, 17;
	add.u32 	%r972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 13;
	shr.b32 	%rhs, %r899, 19;
	add.u32 	%r973, %lhs, %rhs;
	}
	shr.u32 	%r974, %r899, 10;
	xor.b32  	%r975, %r973, %r974;
	xor.b32  	%r976, %r975, %r972;
	add.s32 	%r977, %r971, %r425;
	add.s32 	%r978, %r977, %r723;
	add.s32 	%r979, %r978, %r976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 26;
	shr.b32 	%rhs, %r954, 6;
	add.u32 	%r980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 21;
	shr.b32 	%rhs, %r954, 11;
	add.u32 	%r981, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 7;
	shr.b32 	%rhs, %r954, 25;
	add.u32 	%r982, %lhs, %rhs;
	}
	xor.b32  	%r983, %r981, %r982;
	xor.b32  	%r984, %r983, %r980;
	and.b32  	%r985, %r954, %r914;
	not.b32 	%r986, %r954;
	and.b32  	%r987, %r874, %r986;
	or.b32  	%r988, %r987, %r985;
	ld.const.u32 	%r989, [K+140];
	add.s32 	%r990, %r979, %r989;
	add.s32 	%r991, %r990, %r840;
	add.s32 	%r992, %r991, %r988;
	add.s32 	%r993, %r992, %r984;
	add.s32 	%r994, %r993, %r852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r966, 30;
	shr.b32 	%rhs, %r966, 2;
	add.u32 	%r995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r966, 19;
	shr.b32 	%rhs, %r966, 13;
	add.u32 	%r996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r966, 10;
	shr.b32 	%rhs, %r966, 22;
	add.u32 	%r997, %lhs, %rhs;
	}
	xor.b32  	%r998, %r996, %r997;
	xor.b32  	%r999, %r998, %r995;
	xor.b32  	%r1000, %r926, %r886;
	and.b32  	%r1001, %r966, %r1000;
	not.b32 	%r1002, %r1000;
	and.b32  	%r1003, %r886, %r1002;
	or.b32  	%r1004, %r1001, %r1003;
	add.s32 	%r1005, %r999, %r1004;
	add.s32 	%r1006, %r1005, %r993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 25;
	shr.b32 	%rhs, %r491, 7;
	add.u32 	%r1007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 14;
	shr.b32 	%rhs, %r491, 18;
	add.u32 	%r1008, %lhs, %rhs;
	}
	shr.u32 	%r1009, %r491, 3;
	xor.b32  	%r1010, %r1008, %r1009;
	xor.b32  	%r1011, %r1010, %r1007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 15;
	shr.b32 	%rhs, %r939, 17;
	add.u32 	%r1012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 13;
	shr.b32 	%rhs, %r939, 19;
	add.u32 	%r1013, %lhs, %rhs;
	}
	shr.u32 	%r1014, %r939, 10;
	xor.b32  	%r1015, %r1013, %r1014;
	xor.b32  	%r1016, %r1015, %r1012;
	add.s32 	%r1017, %r459, %r1011;
	add.s32 	%r1018, %r1017, %r756;
	add.s32 	%r1019, %r1018, %r1016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 26;
	shr.b32 	%rhs, %r994, 6;
	add.u32 	%r1020, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 21;
	shr.b32 	%rhs, %r994, 11;
	add.u32 	%r1021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r994, 7;
	shr.b32 	%rhs, %r994, 25;
	add.u32 	%r1022, %lhs, %rhs;
	}
	xor.b32  	%r1023, %r1021, %r1022;
	xor.b32  	%r1024, %r1023, %r1020;
	and.b32  	%r1025, %r994, %r954;
	not.b32 	%r1026, %r994;
	and.b32  	%r1027, %r914, %r1026;
	or.b32  	%r1028, %r1027, %r1025;
	ld.const.u32 	%r1029, [K+144];
	add.s32 	%r1030, %r1019, %r1029;
	add.s32 	%r1031, %r1030, %r874;
	add.s32 	%r1032, %r1031, %r1028;
	add.s32 	%r1033, %r1032, %r1024;
	add.s32 	%r1034, %r1033, %r886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1006, 30;
	shr.b32 	%rhs, %r1006, 2;
	add.u32 	%r1035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1006, 19;
	shr.b32 	%rhs, %r1006, 13;
	add.u32 	%r1036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1006, 10;
	shr.b32 	%rhs, %r1006, 22;
	add.u32 	%r1037, %lhs, %rhs;
	}
	xor.b32  	%r1038, %r1036, %r1037;
	xor.b32  	%r1039, %r1038, %r1035;
	xor.b32  	%r1040, %r966, %r926;
	and.b32  	%r1041, %r1006, %r1040;
	not.b32 	%r1042, %r1040;
	and.b32  	%r1043, %r926, %r1042;
	or.b32  	%r1044, %r1041, %r1043;
	add.s32 	%r1045, %r1039, %r1044;
	add.s32 	%r1046, %r1045, %r1033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 25;
	shr.b32 	%rhs, %r525, 7;
	add.u32 	%r1047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 14;
	shr.b32 	%rhs, %r525, 18;
	add.u32 	%r1048, %lhs, %rhs;
	}
	shr.u32 	%r1049, %r525, 3;
	xor.b32  	%r1050, %r1048, %r1049;
	xor.b32  	%r1051, %r1050, %r1047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 15;
	shr.b32 	%rhs, %r979, 17;
	add.u32 	%r1052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 13;
	shr.b32 	%rhs, %r979, 19;
	add.u32 	%r1053, %lhs, %rhs;
	}
	shr.u32 	%r1054, %r979, 10;
	xor.b32  	%r1055, %r1053, %r1054;
	xor.b32  	%r1056, %r1055, %r1052;
	add.s32 	%r1057, %r1051, %r491;
	add.s32 	%r1058, %r1057, %r791;
	add.s32 	%r1059, %r1058, %r1056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 26;
	shr.b32 	%rhs, %r1034, 6;
	add.u32 	%r1060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 21;
	shr.b32 	%rhs, %r1034, 11;
	add.u32 	%r1061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 7;
	shr.b32 	%rhs, %r1034, 25;
	add.u32 	%r1062, %lhs, %rhs;
	}
	xor.b32  	%r1063, %r1061, %r1062;
	xor.b32  	%r1064, %r1063, %r1060;
	and.b32  	%r1065, %r1034, %r994;
	not.b32 	%r1066, %r1034;
	and.b32  	%r1067, %r954, %r1066;
	or.b32  	%r1068, %r1067, %r1065;
	ld.const.u32 	%r1069, [K+148];
	add.s32 	%r1070, %r1059, %r1069;
	add.s32 	%r1071, %r1070, %r914;
	add.s32 	%r1072, %r1071, %r1068;
	add.s32 	%r1073, %r1072, %r1064;
	add.s32 	%r1074, %r1073, %r926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 30;
	shr.b32 	%rhs, %r1046, 2;
	add.u32 	%r1075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 19;
	shr.b32 	%rhs, %r1046, 13;
	add.u32 	%r1076, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 10;
	shr.b32 	%rhs, %r1046, 22;
	add.u32 	%r1077, %lhs, %rhs;
	}
	xor.b32  	%r1078, %r1076, %r1077;
	xor.b32  	%r1079, %r1078, %r1075;
	xor.b32  	%r1080, %r1006, %r966;
	and.b32  	%r1081, %r1046, %r1080;
	not.b32 	%r1082, %r1080;
	and.b32  	%r1083, %r966, %r1082;
	or.b32  	%r1084, %r1081, %r1083;
	add.s32 	%r1085, %r1079, %r1084;
	add.s32 	%r1086, %r1085, %r1073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 25;
	shr.b32 	%rhs, %r558, 7;
	add.u32 	%r1087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 14;
	shr.b32 	%rhs, %r558, 18;
	add.u32 	%r1088, %lhs, %rhs;
	}
	shr.u32 	%r1089, %r558, 3;
	xor.b32  	%r1090, %r1088, %r1089;
	xor.b32  	%r1091, %r1090, %r1087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 15;
	shr.b32 	%rhs, %r1019, 17;
	add.u32 	%r1092, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 13;
	shr.b32 	%rhs, %r1019, 19;
	add.u32 	%r1093, %lhs, %rhs;
	}
	shr.u32 	%r1094, %r1019, 10;
	xor.b32  	%r1095, %r1093, %r1094;
	xor.b32  	%r1096, %r1095, %r1092;
	add.s32 	%r1097, %r525, %r1091;
	add.s32 	%r1098, %r1097, %r825;
	add.s32 	%r1099, %r1098, %r1096;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 26;
	shr.b32 	%rhs, %r1074, 6;
	add.u32 	%r1100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 21;
	shr.b32 	%rhs, %r1074, 11;
	add.u32 	%r1101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 7;
	shr.b32 	%rhs, %r1074, 25;
	add.u32 	%r1102, %lhs, %rhs;
	}
	xor.b32  	%r1103, %r1101, %r1102;
	xor.b32  	%r1104, %r1103, %r1100;
	and.b32  	%r1105, %r1074, %r1034;
	not.b32 	%r1106, %r1074;
	and.b32  	%r1107, %r994, %r1106;
	or.b32  	%r1108, %r1107, %r1105;
	ld.const.u32 	%r1109, [K+152];
	add.s32 	%r1110, %r1099, %r1109;
	add.s32 	%r1111, %r1110, %r954;
	add.s32 	%r1112, %r1111, %r1108;
	add.s32 	%r1113, %r1112, %r1104;
	add.s32 	%r1114, %r1113, %r966;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1086, 30;
	shr.b32 	%rhs, %r1086, 2;
	add.u32 	%r1115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1086, 19;
	shr.b32 	%rhs, %r1086, 13;
	add.u32 	%r1116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1086, 10;
	shr.b32 	%rhs, %r1086, 22;
	add.u32 	%r1117, %lhs, %rhs;
	}
	xor.b32  	%r1118, %r1116, %r1117;
	xor.b32  	%r1119, %r1118, %r1115;
	xor.b32  	%r1120, %r1046, %r1006;
	and.b32  	%r1121, %r1086, %r1120;
	not.b32 	%r1122, %r1120;
	and.b32  	%r1123, %r1006, %r1122;
	or.b32  	%r1124, %r1121, %r1123;
	add.s32 	%r1125, %r1119, %r1124;
	add.s32 	%r1126, %r1125, %r1113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 25;
	shr.b32 	%rhs, %r591, 7;
	add.u32 	%r1127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r591, 14;
	shr.b32 	%rhs, %r591, 18;
	add.u32 	%r1128, %lhs, %rhs;
	}
	shr.u32 	%r1129, %r591, 3;
	xor.b32  	%r1130, %r1128, %r1129;
	xor.b32  	%r1131, %r1130, %r1127;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 15;
	shr.b32 	%rhs, %r1059, 17;
	add.u32 	%r1132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 13;
	shr.b32 	%rhs, %r1059, 19;
	add.u32 	%r1133, %lhs, %rhs;
	}
	shr.u32 	%r1134, %r1059, 10;
	xor.b32  	%r1135, %r1133, %r1134;
	xor.b32  	%r1136, %r1135, %r1132;
	add.s32 	%r1137, %r1131, %r558;
	add.s32 	%r1138, %r1137, %r859;
	add.s32 	%r1139, %r1138, %r1136;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 26;
	shr.b32 	%rhs, %r1114, 6;
	add.u32 	%r1140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 21;
	shr.b32 	%rhs, %r1114, 11;
	add.u32 	%r1141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 7;
	shr.b32 	%rhs, %r1114, 25;
	add.u32 	%r1142, %lhs, %rhs;
	}
	xor.b32  	%r1143, %r1141, %r1142;
	xor.b32  	%r1144, %r1143, %r1140;
	and.b32  	%r1145, %r1114, %r1074;
	not.b32 	%r1146, %r1114;
	and.b32  	%r1147, %r1034, %r1146;
	or.b32  	%r1148, %r1147, %r1145;
	ld.const.u32 	%r1149, [K+156];
	add.s32 	%r1150, %r1139, %r1149;
	add.s32 	%r1151, %r1150, %r994;
	add.s32 	%r1152, %r1151, %r1148;
	add.s32 	%r1153, %r1152, %r1144;
	add.s32 	%r1154, %r1153, %r1006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 30;
	shr.b32 	%rhs, %r1126, 2;
	add.u32 	%r1155, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 19;
	shr.b32 	%rhs, %r1126, 13;
	add.u32 	%r1156, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 10;
	shr.b32 	%rhs, %r1126, 22;
	add.u32 	%r1157, %lhs, %rhs;
	}
	xor.b32  	%r1158, %r1156, %r1157;
	xor.b32  	%r1159, %r1158, %r1155;
	xor.b32  	%r1160, %r1086, %r1046;
	and.b32  	%r1161, %r1126, %r1160;
	not.b32 	%r1162, %r1160;
	and.b32  	%r1163, %r1046, %r1162;
	or.b32  	%r1164, %r1161, %r1163;
	add.s32 	%r1165, %r1159, %r1164;
	add.s32 	%r1166, %r1165, %r1153;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 25;
	shr.b32 	%rhs, %r624, 7;
	add.u32 	%r1167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 14;
	shr.b32 	%rhs, %r624, 18;
	add.u32 	%r1168, %lhs, %rhs;
	}
	shr.u32 	%r1169, %r624, 3;
	xor.b32  	%r1170, %r1168, %r1169;
	xor.b32  	%r1171, %r1170, %r1167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 15;
	shr.b32 	%rhs, %r1099, 17;
	add.u32 	%r1172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 13;
	shr.b32 	%rhs, %r1099, 19;
	add.u32 	%r1173, %lhs, %rhs;
	}
	shr.u32 	%r1174, %r1099, 10;
	xor.b32  	%r1175, %r1173, %r1174;
	xor.b32  	%r1176, %r1175, %r1172;
	add.s32 	%r1177, %r591, %r1171;
	add.s32 	%r1178, %r1177, %r899;
	add.s32 	%r1179, %r1178, %r1176;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 26;
	shr.b32 	%rhs, %r1154, 6;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 21;
	shr.b32 	%rhs, %r1154, 11;
	add.u32 	%r1181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 7;
	shr.b32 	%rhs, %r1154, 25;
	add.u32 	%r1182, %lhs, %rhs;
	}
	xor.b32  	%r1183, %r1181, %r1182;
	xor.b32  	%r1184, %r1183, %r1180;
	and.b32  	%r1185, %r1154, %r1114;
	not.b32 	%r1186, %r1154;
	and.b32  	%r1187, %r1074, %r1186;
	or.b32  	%r1188, %r1187, %r1185;
	ld.const.u32 	%r1189, [K+160];
	add.s32 	%r1190, %r1179, %r1189;
	add.s32 	%r1191, %r1190, %r1034;
	add.s32 	%r1192, %r1191, %r1188;
	add.s32 	%r1193, %r1192, %r1184;
	add.s32 	%r1194, %r1193, %r1046;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1166, 30;
	shr.b32 	%rhs, %r1166, 2;
	add.u32 	%r1195, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1166, 19;
	shr.b32 	%rhs, %r1166, 13;
	add.u32 	%r1196, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1166, 10;
	shr.b32 	%rhs, %r1166, 22;
	add.u32 	%r1197, %lhs, %rhs;
	}
	xor.b32  	%r1198, %r1196, %r1197;
	xor.b32  	%r1199, %r1198, %r1195;
	xor.b32  	%r1200, %r1126, %r1086;
	and.b32  	%r1201, %r1166, %r1200;
	not.b32 	%r1202, %r1200;
	and.b32  	%r1203, %r1086, %r1202;
	or.b32  	%r1204, %r1201, %r1203;
	add.s32 	%r1205, %r1199, %r1204;
	add.s32 	%r1206, %r1205, %r1193;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 25;
	shr.b32 	%rhs, %r657, 7;
	add.u32 	%r1207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 14;
	shr.b32 	%rhs, %r657, 18;
	add.u32 	%r1208, %lhs, %rhs;
	}
	shr.u32 	%r1209, %r657, 3;
	xor.b32  	%r1210, %r1208, %r1209;
	xor.b32  	%r1211, %r1210, %r1207;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 15;
	shr.b32 	%rhs, %r1139, 17;
	add.u32 	%r1212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 13;
	shr.b32 	%rhs, %r1139, 19;
	add.u32 	%r1213, %lhs, %rhs;
	}
	shr.u32 	%r1214, %r1139, 10;
	xor.b32  	%r1215, %r1213, %r1214;
	xor.b32  	%r1216, %r1215, %r1212;
	add.s32 	%r1217, %r1211, %r624;
	add.s32 	%r1218, %r1217, %r939;
	add.s32 	%r1219, %r1218, %r1216;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 26;
	shr.b32 	%rhs, %r1194, 6;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 21;
	shr.b32 	%rhs, %r1194, 11;
	add.u32 	%r1221, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 7;
	shr.b32 	%rhs, %r1194, 25;
	add.u32 	%r1222, %lhs, %rhs;
	}
	xor.b32  	%r1223, %r1221, %r1222;
	xor.b32  	%r1224, %r1223, %r1220;
	and.b32  	%r1225, %r1194, %r1154;
	not.b32 	%r1226, %r1194;
	and.b32  	%r1227, %r1114, %r1226;
	or.b32  	%r1228, %r1227, %r1225;
	ld.const.u32 	%r1229, [K+164];
	add.s32 	%r1230, %r1219, %r1229;
	add.s32 	%r1231, %r1230, %r1074;
	add.s32 	%r1232, %r1231, %r1228;
	add.s32 	%r1233, %r1232, %r1224;
	add.s32 	%r1234, %r1233, %r1086;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 30;
	shr.b32 	%rhs, %r1206, 2;
	add.u32 	%r1235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 19;
	shr.b32 	%rhs, %r1206, 13;
	add.u32 	%r1236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 10;
	shr.b32 	%rhs, %r1206, 22;
	add.u32 	%r1237, %lhs, %rhs;
	}
	xor.b32  	%r1238, %r1236, %r1237;
	xor.b32  	%r1239, %r1238, %r1235;
	xor.b32  	%r1240, %r1166, %r1126;
	and.b32  	%r1241, %r1206, %r1240;
	not.b32 	%r1242, %r1240;
	and.b32  	%r1243, %r1126, %r1242;
	or.b32  	%r1244, %r1241, %r1243;
	add.s32 	%r1245, %r1239, %r1244;
	add.s32 	%r1246, %r1245, %r1233;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 25;
	shr.b32 	%rhs, %r690, 7;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r690, 14;
	shr.b32 	%rhs, %r690, 18;
	add.u32 	%r1248, %lhs, %rhs;
	}
	shr.u32 	%r1249, %r690, 3;
	xor.b32  	%r1250, %r1248, %r1249;
	xor.b32  	%r1251, %r1250, %r1247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 15;
	shr.b32 	%rhs, %r1179, 17;
	add.u32 	%r1252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 13;
	shr.b32 	%rhs, %r1179, 19;
	add.u32 	%r1253, %lhs, %rhs;
	}
	shr.u32 	%r1254, %r1179, 10;
	xor.b32  	%r1255, %r1253, %r1254;
	xor.b32  	%r1256, %r1255, %r1252;
	add.s32 	%r1257, %r657, %r1251;
	add.s32 	%r1258, %r1257, %r979;
	add.s32 	%r1259, %r1258, %r1256;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 26;
	shr.b32 	%rhs, %r1234, 6;
	add.u32 	%r1260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 21;
	shr.b32 	%rhs, %r1234, 11;
	add.u32 	%r1261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 7;
	shr.b32 	%rhs, %r1234, 25;
	add.u32 	%r1262, %lhs, %rhs;
	}
	xor.b32  	%r1263, %r1261, %r1262;
	xor.b32  	%r1264, %r1263, %r1260;
	and.b32  	%r1265, %r1234, %r1194;
	not.b32 	%r1266, %r1234;
	and.b32  	%r1267, %r1154, %r1266;
	or.b32  	%r1268, %r1267, %r1265;
	ld.const.u32 	%r1269, [K+168];
	add.s32 	%r1270, %r1259, %r1269;
	add.s32 	%r1271, %r1270, %r1114;
	add.s32 	%r1272, %r1271, %r1268;
	add.s32 	%r1273, %r1272, %r1264;
	add.s32 	%r1274, %r1273, %r1126;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 30;
	shr.b32 	%rhs, %r1246, 2;
	add.u32 	%r1275, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 19;
	shr.b32 	%rhs, %r1246, 13;
	add.u32 	%r1276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 10;
	shr.b32 	%rhs, %r1246, 22;
	add.u32 	%r1277, %lhs, %rhs;
	}
	xor.b32  	%r1278, %r1276, %r1277;
	xor.b32  	%r1279, %r1278, %r1275;
	xor.b32  	%r1280, %r1206, %r1166;
	and.b32  	%r1281, %r1246, %r1280;
	not.b32 	%r1282, %r1280;
	and.b32  	%r1283, %r1166, %r1282;
	or.b32  	%r1284, %r1281, %r1283;
	add.s32 	%r1285, %r1279, %r1284;
	add.s32 	%r1286, %r1285, %r1273;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 25;
	shr.b32 	%rhs, %r723, 7;
	add.u32 	%r1287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 14;
	shr.b32 	%rhs, %r723, 18;
	add.u32 	%r1288, %lhs, %rhs;
	}
	shr.u32 	%r1289, %r723, 3;
	xor.b32  	%r1290, %r1288, %r1289;
	xor.b32  	%r1291, %r1290, %r1287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 15;
	shr.b32 	%rhs, %r1219, 17;
	add.u32 	%r1292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 13;
	shr.b32 	%rhs, %r1219, 19;
	add.u32 	%r1293, %lhs, %rhs;
	}
	shr.u32 	%r1294, %r1219, 10;
	xor.b32  	%r1295, %r1293, %r1294;
	xor.b32  	%r1296, %r1295, %r1292;
	add.s32 	%r1297, %r1291, %r690;
	add.s32 	%r1298, %r1297, %r1019;
	add.s32 	%r1299, %r1298, %r1296;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 26;
	shr.b32 	%rhs, %r1274, 6;
	add.u32 	%r1300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 21;
	shr.b32 	%rhs, %r1274, 11;
	add.u32 	%r1301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 7;
	shr.b32 	%rhs, %r1274, 25;
	add.u32 	%r1302, %lhs, %rhs;
	}
	xor.b32  	%r1303, %r1301, %r1302;
	xor.b32  	%r1304, %r1303, %r1300;
	and.b32  	%r1305, %r1274, %r1234;
	not.b32 	%r1306, %r1274;
	and.b32  	%r1307, %r1194, %r1306;
	or.b32  	%r1308, %r1307, %r1305;
	ld.const.u32 	%r1309, [K+172];
	add.s32 	%r1310, %r1299, %r1309;
	add.s32 	%r1311, %r1310, %r1154;
	add.s32 	%r1312, %r1311, %r1308;
	add.s32 	%r1313, %r1312, %r1304;
	add.s32 	%r1314, %r1313, %r1166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1286, 30;
	shr.b32 	%rhs, %r1286, 2;
	add.u32 	%r1315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1286, 19;
	shr.b32 	%rhs, %r1286, 13;
	add.u32 	%r1316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1286, 10;
	shr.b32 	%rhs, %r1286, 22;
	add.u32 	%r1317, %lhs, %rhs;
	}
	xor.b32  	%r1318, %r1316, %r1317;
	xor.b32  	%r1319, %r1318, %r1315;
	xor.b32  	%r1320, %r1246, %r1206;
	and.b32  	%r1321, %r1286, %r1320;
	not.b32 	%r1322, %r1320;
	and.b32  	%r1323, %r1206, %r1322;
	or.b32  	%r1324, %r1321, %r1323;
	add.s32 	%r1325, %r1319, %r1324;
	add.s32 	%r1326, %r1325, %r1313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 25;
	shr.b32 	%rhs, %r756, 7;
	add.u32 	%r1327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r756, 14;
	shr.b32 	%rhs, %r756, 18;
	add.u32 	%r1328, %lhs, %rhs;
	}
	shr.u32 	%r1329, %r756, 3;
	xor.b32  	%r1330, %r1328, %r1329;
	xor.b32  	%r1331, %r1330, %r1327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 15;
	shr.b32 	%rhs, %r1259, 17;
	add.u32 	%r1332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 13;
	shr.b32 	%rhs, %r1259, 19;
	add.u32 	%r1333, %lhs, %rhs;
	}
	shr.u32 	%r1334, %r1259, 10;
	xor.b32  	%r1335, %r1333, %r1334;
	xor.b32  	%r1336, %r1335, %r1332;
	add.s32 	%r1337, %r723, %r1331;
	add.s32 	%r1338, %r1337, %r1059;
	add.s32 	%r1339, %r1338, %r1336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 26;
	shr.b32 	%rhs, %r1314, 6;
	add.u32 	%r1340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 21;
	shr.b32 	%rhs, %r1314, 11;
	add.u32 	%r1341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 7;
	shr.b32 	%rhs, %r1314, 25;
	add.u32 	%r1342, %lhs, %rhs;
	}
	xor.b32  	%r1343, %r1341, %r1342;
	xor.b32  	%r1344, %r1343, %r1340;
	and.b32  	%r1345, %r1314, %r1274;
	not.b32 	%r1346, %r1314;
	and.b32  	%r1347, %r1234, %r1346;
	or.b32  	%r1348, %r1347, %r1345;
	ld.const.u32 	%r1349, [K+176];
	add.s32 	%r1350, %r1339, %r1349;
	add.s32 	%r1351, %r1350, %r1194;
	add.s32 	%r1352, %r1351, %r1348;
	add.s32 	%r1353, %r1352, %r1344;
	add.s32 	%r1354, %r1353, %r1206;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1326, 30;
	shr.b32 	%rhs, %r1326, 2;
	add.u32 	%r1355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1326, 19;
	shr.b32 	%rhs, %r1326, 13;
	add.u32 	%r1356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1326, 10;
	shr.b32 	%rhs, %r1326, 22;
	add.u32 	%r1357, %lhs, %rhs;
	}
	xor.b32  	%r1358, %r1356, %r1357;
	xor.b32  	%r1359, %r1358, %r1355;
	xor.b32  	%r1360, %r1286, %r1246;
	and.b32  	%r1361, %r1326, %r1360;
	not.b32 	%r1362, %r1360;
	and.b32  	%r1363, %r1246, %r1362;
	or.b32  	%r1364, %r1361, %r1363;
	add.s32 	%r1365, %r1359, %r1364;
	add.s32 	%r1366, %r1365, %r1353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 25;
	shr.b32 	%rhs, %r791, 7;
	add.u32 	%r1367, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 14;
	shr.b32 	%rhs, %r791, 18;
	add.u32 	%r1368, %lhs, %rhs;
	}
	shr.u32 	%r1369, %r791, 3;
	xor.b32  	%r1370, %r1368, %r1369;
	xor.b32  	%r1371, %r1370, %r1367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1299, 15;
	shr.b32 	%rhs, %r1299, 17;
	add.u32 	%r1372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1299, 13;
	shr.b32 	%rhs, %r1299, 19;
	add.u32 	%r1373, %lhs, %rhs;
	}
	shr.u32 	%r1374, %r1299, 10;
	xor.b32  	%r1375, %r1373, %r1374;
	xor.b32  	%r1376, %r1375, %r1372;
	add.s32 	%r1377, %r1371, %r756;
	add.s32 	%r1378, %r1377, %r1099;
	add.s32 	%r1379, %r1378, %r1376;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 26;
	shr.b32 	%rhs, %r1354, 6;
	add.u32 	%r1380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 21;
	shr.b32 	%rhs, %r1354, 11;
	add.u32 	%r1381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1354, 7;
	shr.b32 	%rhs, %r1354, 25;
	add.u32 	%r1382, %lhs, %rhs;
	}
	xor.b32  	%r1383, %r1381, %r1382;
	xor.b32  	%r1384, %r1383, %r1380;
	and.b32  	%r1385, %r1354, %r1314;
	not.b32 	%r1386, %r1354;
	and.b32  	%r1387, %r1274, %r1386;
	or.b32  	%r1388, %r1387, %r1385;
	ld.const.u32 	%r1389, [K+180];
	add.s32 	%r1390, %r1379, %r1389;
	add.s32 	%r1391, %r1390, %r1234;
	add.s32 	%r1392, %r1391, %r1388;
	add.s32 	%r1393, %r1392, %r1384;
	add.s32 	%r1394, %r1393, %r1246;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 30;
	shr.b32 	%rhs, %r1366, 2;
	add.u32 	%r1395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 19;
	shr.b32 	%rhs, %r1366, 13;
	add.u32 	%r1396, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 10;
	shr.b32 	%rhs, %r1366, 22;
	add.u32 	%r1397, %lhs, %rhs;
	}
	xor.b32  	%r1398, %r1396, %r1397;
	xor.b32  	%r1399, %r1398, %r1395;
	xor.b32  	%r1400, %r1326, %r1286;
	and.b32  	%r1401, %r1366, %r1400;
	not.b32 	%r1402, %r1400;
	and.b32  	%r1403, %r1286, %r1402;
	or.b32  	%r1404, %r1401, %r1403;
	add.s32 	%r1405, %r1399, %r1404;
	add.s32 	%r1406, %r1405, %r1393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 25;
	shr.b32 	%rhs, %r825, 7;
	add.u32 	%r1407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 14;
	shr.b32 	%rhs, %r825, 18;
	add.u32 	%r1408, %lhs, %rhs;
	}
	shr.u32 	%r1409, %r825, 3;
	xor.b32  	%r1410, %r1408, %r1409;
	xor.b32  	%r1411, %r1410, %r1407;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 15;
	shr.b32 	%rhs, %r1339, 17;
	add.u32 	%r1412, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 13;
	shr.b32 	%rhs, %r1339, 19;
	add.u32 	%r1413, %lhs, %rhs;
	}
	shr.u32 	%r1414, %r1339, 10;
	xor.b32  	%r1415, %r1413, %r1414;
	xor.b32  	%r1416, %r1415, %r1412;
	add.s32 	%r1417, %r791, %r1411;
	add.s32 	%r1418, %r1417, %r1139;
	add.s32 	%r1419, %r1418, %r1416;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 26;
	shr.b32 	%rhs, %r1394, 6;
	add.u32 	%r1420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 21;
	shr.b32 	%rhs, %r1394, 11;
	add.u32 	%r1421, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 7;
	shr.b32 	%rhs, %r1394, 25;
	add.u32 	%r1422, %lhs, %rhs;
	}
	xor.b32  	%r1423, %r1421, %r1422;
	xor.b32  	%r1424, %r1423, %r1420;
	and.b32  	%r1425, %r1394, %r1354;
	not.b32 	%r1426, %r1394;
	and.b32  	%r1427, %r1314, %r1426;
	or.b32  	%r1428, %r1427, %r1425;
	ld.const.u32 	%r1429, [K+184];
	add.s32 	%r1430, %r1419, %r1429;
	add.s32 	%r1431, %r1430, %r1274;
	add.s32 	%r1432, %r1431, %r1428;
	add.s32 	%r1433, %r1432, %r1424;
	add.s32 	%r1434, %r1433, %r1286;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 30;
	shr.b32 	%rhs, %r1406, 2;
	add.u32 	%r1435, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 19;
	shr.b32 	%rhs, %r1406, 13;
	add.u32 	%r1436, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 10;
	shr.b32 	%rhs, %r1406, 22;
	add.u32 	%r1437, %lhs, %rhs;
	}
	xor.b32  	%r1438, %r1436, %r1437;
	xor.b32  	%r1439, %r1438, %r1435;
	xor.b32  	%r1440, %r1366, %r1326;
	and.b32  	%r1441, %r1406, %r1440;
	not.b32 	%r1442, %r1440;
	and.b32  	%r1443, %r1326, %r1442;
	or.b32  	%r1444, %r1441, %r1443;
	add.s32 	%r1445, %r1439, %r1444;
	add.s32 	%r1446, %r1445, %r1433;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 25;
	shr.b32 	%rhs, %r859, 7;
	add.u32 	%r1447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 14;
	shr.b32 	%rhs, %r859, 18;
	add.u32 	%r1448, %lhs, %rhs;
	}
	shr.u32 	%r1449, %r859, 3;
	xor.b32  	%r1450, %r1448, %r1449;
	xor.b32  	%r1451, %r1450, %r1447;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 15;
	shr.b32 	%rhs, %r1379, 17;
	add.u32 	%r1452, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 13;
	shr.b32 	%rhs, %r1379, 19;
	add.u32 	%r1453, %lhs, %rhs;
	}
	shr.u32 	%r1454, %r1379, 10;
	xor.b32  	%r1455, %r1453, %r1454;
	xor.b32  	%r1456, %r1455, %r1452;
	add.s32 	%r1457, %r1451, %r825;
	add.s32 	%r1458, %r1457, %r1179;
	add.s32 	%r1459, %r1458, %r1456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1434, 26;
	shr.b32 	%rhs, %r1434, 6;
	add.u32 	%r1460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1434, 21;
	shr.b32 	%rhs, %r1434, 11;
	add.u32 	%r1461, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1434, 7;
	shr.b32 	%rhs, %r1434, 25;
	add.u32 	%r1462, %lhs, %rhs;
	}
	xor.b32  	%r1463, %r1461, %r1462;
	xor.b32  	%r1464, %r1463, %r1460;
	and.b32  	%r1465, %r1434, %r1394;
	not.b32 	%r1466, %r1434;
	and.b32  	%r1467, %r1354, %r1466;
	or.b32  	%r1468, %r1467, %r1465;
	ld.const.u32 	%r1469, [K+188];
	add.s32 	%r1470, %r1459, %r1469;
	add.s32 	%r1471, %r1470, %r1314;
	add.s32 	%r1472, %r1471, %r1468;
	add.s32 	%r1473, %r1472, %r1464;
	add.s32 	%r1474, %r1473, %r1326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 30;
	shr.b32 	%rhs, %r1446, 2;
	add.u32 	%r1475, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 19;
	shr.b32 	%rhs, %r1446, 13;
	add.u32 	%r1476, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 10;
	shr.b32 	%rhs, %r1446, 22;
	add.u32 	%r1477, %lhs, %rhs;
	}
	xor.b32  	%r1478, %r1476, %r1477;
	xor.b32  	%r1479, %r1478, %r1475;
	xor.b32  	%r1480, %r1406, %r1366;
	and.b32  	%r1481, %r1446, %r1480;
	not.b32 	%r1482, %r1480;
	and.b32  	%r1483, %r1366, %r1482;
	or.b32  	%r1484, %r1481, %r1483;
	add.s32 	%r1485, %r1479, %r1484;
	add.s32 	%r1486, %r1485, %r1473;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 25;
	shr.b32 	%rhs, %r899, 7;
	add.u32 	%r1487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 14;
	shr.b32 	%rhs, %r899, 18;
	add.u32 	%r1488, %lhs, %rhs;
	}
	shr.u32 	%r1489, %r899, 3;
	xor.b32  	%r1490, %r1488, %r1489;
	xor.b32  	%r1491, %r1490, %r1487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 15;
	shr.b32 	%rhs, %r1419, 17;
	add.u32 	%r1492, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 13;
	shr.b32 	%rhs, %r1419, 19;
	add.u32 	%r1493, %lhs, %rhs;
	}
	shr.u32 	%r1494, %r1419, 10;
	xor.b32  	%r1495, %r1493, %r1494;
	xor.b32  	%r1496, %r1495, %r1492;
	add.s32 	%r1497, %r859, %r1491;
	add.s32 	%r1498, %r1497, %r1219;
	add.s32 	%r1499, %r1498, %r1496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1474, 26;
	shr.b32 	%rhs, %r1474, 6;
	add.u32 	%r1500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1474, 21;
	shr.b32 	%rhs, %r1474, 11;
	add.u32 	%r1501, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1474, 7;
	shr.b32 	%rhs, %r1474, 25;
	add.u32 	%r1502, %lhs, %rhs;
	}
	xor.b32  	%r1503, %r1501, %r1502;
	xor.b32  	%r1504, %r1503, %r1500;
	and.b32  	%r1505, %r1474, %r1434;
	not.b32 	%r1506, %r1474;
	and.b32  	%r1507, %r1394, %r1506;
	or.b32  	%r1508, %r1507, %r1505;
	ld.const.u32 	%r1509, [K+192];
	add.s32 	%r1510, %r1499, %r1509;
	add.s32 	%r1511, %r1510, %r1354;
	add.s32 	%r1512, %r1511, %r1508;
	add.s32 	%r1513, %r1512, %r1504;
	add.s32 	%r1514, %r1513, %r1366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1486, 30;
	shr.b32 	%rhs, %r1486, 2;
	add.u32 	%r1515, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1486, 19;
	shr.b32 	%rhs, %r1486, 13;
	add.u32 	%r1516, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1486, 10;
	shr.b32 	%rhs, %r1486, 22;
	add.u32 	%r1517, %lhs, %rhs;
	}
	xor.b32  	%r1518, %r1516, %r1517;
	xor.b32  	%r1519, %r1518, %r1515;
	xor.b32  	%r1520, %r1446, %r1406;
	and.b32  	%r1521, %r1486, %r1520;
	not.b32 	%r1522, %r1520;
	and.b32  	%r1523, %r1406, %r1522;
	or.b32  	%r1524, %r1521, %r1523;
	add.s32 	%r1525, %r1519, %r1524;
	add.s32 	%r1526, %r1525, %r1513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 25;
	shr.b32 	%rhs, %r939, 7;
	add.u32 	%r1527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r939, 14;
	shr.b32 	%rhs, %r939, 18;
	add.u32 	%r1528, %lhs, %rhs;
	}
	shr.u32 	%r1529, %r939, 3;
	xor.b32  	%r1530, %r1528, %r1529;
	xor.b32  	%r1531, %r1530, %r1527;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1459, 15;
	shr.b32 	%rhs, %r1459, 17;
	add.u32 	%r1532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1459, 13;
	shr.b32 	%rhs, %r1459, 19;
	add.u32 	%r1533, %lhs, %rhs;
	}
	shr.u32 	%r1534, %r1459, 10;
	xor.b32  	%r1535, %r1533, %r1534;
	xor.b32  	%r1536, %r1535, %r1532;
	add.s32 	%r1537, %r1531, %r899;
	add.s32 	%r1538, %r1537, %r1259;
	add.s32 	%r1539, %r1538, %r1536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1514, 26;
	shr.b32 	%rhs, %r1514, 6;
	add.u32 	%r1540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1514, 21;
	shr.b32 	%rhs, %r1514, 11;
	add.u32 	%r1541, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1514, 7;
	shr.b32 	%rhs, %r1514, 25;
	add.u32 	%r1542, %lhs, %rhs;
	}
	xor.b32  	%r1543, %r1541, %r1542;
	xor.b32  	%r1544, %r1543, %r1540;
	and.b32  	%r1545, %r1514, %r1474;
	not.b32 	%r1546, %r1514;
	and.b32  	%r1547, %r1434, %r1546;
	or.b32  	%r1548, %r1547, %r1545;
	ld.const.u32 	%r1549, [K+196];
	add.s32 	%r1550, %r1539, %r1549;
	add.s32 	%r1551, %r1550, %r1394;
	add.s32 	%r1552, %r1551, %r1548;
	add.s32 	%r1553, %r1552, %r1544;
	add.s32 	%r1554, %r1553, %r1406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 30;
	shr.b32 	%rhs, %r1526, 2;
	add.u32 	%r1555, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 19;
	shr.b32 	%rhs, %r1526, 13;
	add.u32 	%r1556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1526, 10;
	shr.b32 	%rhs, %r1526, 22;
	add.u32 	%r1557, %lhs, %rhs;
	}
	xor.b32  	%r1558, %r1556, %r1557;
	xor.b32  	%r1559, %r1558, %r1555;
	xor.b32  	%r1560, %r1486, %r1446;
	and.b32  	%r1561, %r1526, %r1560;
	not.b32 	%r1562, %r1560;
	and.b32  	%r1563, %r1446, %r1562;
	or.b32  	%r1564, %r1561, %r1563;
	add.s32 	%r1565, %r1559, %r1564;
	add.s32 	%r1566, %r1565, %r1553;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 25;
	shr.b32 	%rhs, %r979, 7;
	add.u32 	%r1567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 14;
	shr.b32 	%rhs, %r979, 18;
	add.u32 	%r1568, %lhs, %rhs;
	}
	shr.u32 	%r1569, %r979, 3;
	xor.b32  	%r1570, %r1568, %r1569;
	xor.b32  	%r1571, %r1570, %r1567;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 15;
	shr.b32 	%rhs, %r1499, 17;
	add.u32 	%r1572, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 13;
	shr.b32 	%rhs, %r1499, 19;
	add.u32 	%r1573, %lhs, %rhs;
	}
	shr.u32 	%r1574, %r1499, 10;
	xor.b32  	%r1575, %r1573, %r1574;
	xor.b32  	%r1576, %r1575, %r1572;
	add.s32 	%r1577, %r939, %r1571;
	add.s32 	%r1578, %r1577, %r1299;
	add.s32 	%r1579, %r1578, %r1576;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1554, 26;
	shr.b32 	%rhs, %r1554, 6;
	add.u32 	%r1580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1554, 21;
	shr.b32 	%rhs, %r1554, 11;
	add.u32 	%r1581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1554, 7;
	shr.b32 	%rhs, %r1554, 25;
	add.u32 	%r1582, %lhs, %rhs;
	}
	xor.b32  	%r1583, %r1581, %r1582;
	xor.b32  	%r1584, %r1583, %r1580;
	and.b32  	%r1585, %r1554, %r1514;
	not.b32 	%r1586, %r1554;
	and.b32  	%r1587, %r1474, %r1586;
	or.b32  	%r1588, %r1587, %r1585;
	ld.const.u32 	%r1589, [K+200];
	add.s32 	%r1590, %r1579, %r1589;
	add.s32 	%r1591, %r1590, %r1434;
	add.s32 	%r1592, %r1591, %r1588;
	add.s32 	%r1593, %r1592, %r1584;
	add.s32 	%r1594, %r1593, %r1446;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 30;
	shr.b32 	%rhs, %r1566, 2;
	add.u32 	%r1595, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 19;
	shr.b32 	%rhs, %r1566, 13;
	add.u32 	%r1596, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1566, 10;
	shr.b32 	%rhs, %r1566, 22;
	add.u32 	%r1597, %lhs, %rhs;
	}
	xor.b32  	%r1598, %r1596, %r1597;
	xor.b32  	%r1599, %r1598, %r1595;
	xor.b32  	%r1600, %r1526, %r1486;
	and.b32  	%r1601, %r1566, %r1600;
	not.b32 	%r1602, %r1600;
	and.b32  	%r1603, %r1486, %r1602;
	or.b32  	%r1604, %r1601, %r1603;
	add.s32 	%r1605, %r1599, %r1604;
	add.s32 	%r1606, %r1605, %r1593;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 25;
	shr.b32 	%rhs, %r1019, 7;
	add.u32 	%r1607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 14;
	shr.b32 	%rhs, %r1019, 18;
	add.u32 	%r1608, %lhs, %rhs;
	}
	shr.u32 	%r1609, %r1019, 3;
	xor.b32  	%r1610, %r1608, %r1609;
	xor.b32  	%r1611, %r1610, %r1607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 15;
	shr.b32 	%rhs, %r1539, 17;
	add.u32 	%r1612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1539, 13;
	shr.b32 	%rhs, %r1539, 19;
	add.u32 	%r1613, %lhs, %rhs;
	}
	shr.u32 	%r1614, %r1539, 10;
	xor.b32  	%r1615, %r1613, %r1614;
	xor.b32  	%r1616, %r1615, %r1612;
	add.s32 	%r1617, %r1611, %r979;
	add.s32 	%r1618, %r1617, %r1339;
	add.s32 	%r1619, %r1618, %r1616;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1594, 26;
	shr.b32 	%rhs, %r1594, 6;
	add.u32 	%r1620, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1594, 21;
	shr.b32 	%rhs, %r1594, 11;
	add.u32 	%r1621, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1594, 7;
	shr.b32 	%rhs, %r1594, 25;
	add.u32 	%r1622, %lhs, %rhs;
	}
	xor.b32  	%r1623, %r1621, %r1622;
	xor.b32  	%r1624, %r1623, %r1620;
	and.b32  	%r1625, %r1594, %r1554;
	not.b32 	%r1626, %r1594;
	and.b32  	%r1627, %r1514, %r1626;
	or.b32  	%r1628, %r1627, %r1625;
	ld.const.u32 	%r1629, [K+204];
	add.s32 	%r1630, %r1619, %r1629;
	add.s32 	%r1631, %r1630, %r1474;
	add.s32 	%r1632, %r1631, %r1628;
	add.s32 	%r1633, %r1632, %r1624;
	add.s32 	%r1634, %r1633, %r1486;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 30;
	shr.b32 	%rhs, %r1606, 2;
	add.u32 	%r1635, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 19;
	shr.b32 	%rhs, %r1606, 13;
	add.u32 	%r1636, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1606, 10;
	shr.b32 	%rhs, %r1606, 22;
	add.u32 	%r1637, %lhs, %rhs;
	}
	xor.b32  	%r1638, %r1636, %r1637;
	xor.b32  	%r1639, %r1638, %r1635;
	xor.b32  	%r1640, %r1566, %r1526;
	and.b32  	%r1641, %r1606, %r1640;
	not.b32 	%r1642, %r1640;
	and.b32  	%r1643, %r1526, %r1642;
	or.b32  	%r1644, %r1641, %r1643;
	add.s32 	%r1645, %r1639, %r1644;
	add.s32 	%r1646, %r1645, %r1633;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 25;
	shr.b32 	%rhs, %r1059, 7;
	add.u32 	%r1647, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 14;
	shr.b32 	%rhs, %r1059, 18;
	add.u32 	%r1648, %lhs, %rhs;
	}
	shr.u32 	%r1649, %r1059, 3;
	xor.b32  	%r1650, %r1648, %r1649;
	xor.b32  	%r1651, %r1650, %r1647;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 15;
	shr.b32 	%rhs, %r1579, 17;
	add.u32 	%r1652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1579, 13;
	shr.b32 	%rhs, %r1579, 19;
	add.u32 	%r1653, %lhs, %rhs;
	}
	shr.u32 	%r1654, %r1579, 10;
	xor.b32  	%r1655, %r1653, %r1654;
	xor.b32  	%r1656, %r1655, %r1652;
	add.s32 	%r1657, %r1019, %r1651;
	add.s32 	%r1658, %r1657, %r1379;
	add.s32 	%r1659, %r1658, %r1656;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 26;
	shr.b32 	%rhs, %r1634, 6;
	add.u32 	%r1660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 21;
	shr.b32 	%rhs, %r1634, 11;
	add.u32 	%r1661, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1634, 7;
	shr.b32 	%rhs, %r1634, 25;
	add.u32 	%r1662, %lhs, %rhs;
	}
	xor.b32  	%r1663, %r1661, %r1662;
	xor.b32  	%r1664, %r1663, %r1660;
	and.b32  	%r1665, %r1634, %r1594;
	not.b32 	%r1666, %r1634;
	and.b32  	%r1667, %r1554, %r1666;
	or.b32  	%r1668, %r1667, %r1665;
	ld.const.u32 	%r1669, [K+208];
	add.s32 	%r1670, %r1659, %r1669;
	add.s32 	%r1671, %r1670, %r1514;
	add.s32 	%r1672, %r1671, %r1668;
	add.s32 	%r1673, %r1672, %r1664;
	add.s32 	%r1674, %r1673, %r1526;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1646, 30;
	shr.b32 	%rhs, %r1646, 2;
	add.u32 	%r1675, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1646, 19;
	shr.b32 	%rhs, %r1646, 13;
	add.u32 	%r1676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1646, 10;
	shr.b32 	%rhs, %r1646, 22;
	add.u32 	%r1677, %lhs, %rhs;
	}
	xor.b32  	%r1678, %r1676, %r1677;
	xor.b32  	%r1679, %r1678, %r1675;
	xor.b32  	%r1680, %r1606, %r1566;
	and.b32  	%r1681, %r1646, %r1680;
	not.b32 	%r1682, %r1680;
	and.b32  	%r1683, %r1566, %r1682;
	or.b32  	%r1684, %r1681, %r1683;
	add.s32 	%r1685, %r1679, %r1684;
	add.s32 	%r1686, %r1685, %r1673;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 25;
	shr.b32 	%rhs, %r1099, 7;
	add.u32 	%r1687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 14;
	shr.b32 	%rhs, %r1099, 18;
	add.u32 	%r1688, %lhs, %rhs;
	}
	shr.u32 	%r1689, %r1099, 3;
	xor.b32  	%r1690, %r1688, %r1689;
	xor.b32  	%r1691, %r1690, %r1687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1619, 15;
	shr.b32 	%rhs, %r1619, 17;
	add.u32 	%r1692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1619, 13;
	shr.b32 	%rhs, %r1619, 19;
	add.u32 	%r1693, %lhs, %rhs;
	}
	shr.u32 	%r1694, %r1619, 10;
	xor.b32  	%r1695, %r1693, %r1694;
	xor.b32  	%r1696, %r1695, %r1692;
	add.s32 	%r1697, %r1691, %r1059;
	add.s32 	%r1698, %r1697, %r1419;
	add.s32 	%r1699, %r1698, %r1696;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 26;
	shr.b32 	%rhs, %r1674, 6;
	add.u32 	%r1700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 21;
	shr.b32 	%rhs, %r1674, 11;
	add.u32 	%r1701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1674, 7;
	shr.b32 	%rhs, %r1674, 25;
	add.u32 	%r1702, %lhs, %rhs;
	}
	xor.b32  	%r1703, %r1701, %r1702;
	xor.b32  	%r1704, %r1703, %r1700;
	and.b32  	%r1705, %r1674, %r1634;
	not.b32 	%r1706, %r1674;
	and.b32  	%r1707, %r1594, %r1706;
	or.b32  	%r1708, %r1707, %r1705;
	ld.const.u32 	%r1709, [K+212];
	add.s32 	%r1710, %r1699, %r1709;
	add.s32 	%r1711, %r1710, %r1554;
	add.s32 	%r1712, %r1711, %r1708;
	add.s32 	%r1713, %r1712, %r1704;
	add.s32 	%r1714, %r1713, %r1566;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1686, 30;
	shr.b32 	%rhs, %r1686, 2;
	add.u32 	%r1715, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1686, 19;
	shr.b32 	%rhs, %r1686, 13;
	add.u32 	%r1716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1686, 10;
	shr.b32 	%rhs, %r1686, 22;
	add.u32 	%r1717, %lhs, %rhs;
	}
	xor.b32  	%r1718, %r1716, %r1717;
	xor.b32  	%r1719, %r1718, %r1715;
	xor.b32  	%r1720, %r1646, %r1606;
	and.b32  	%r1721, %r1686, %r1720;
	not.b32 	%r1722, %r1720;
	and.b32  	%r1723, %r1606, %r1722;
	or.b32  	%r1724, %r1721, %r1723;
	add.s32 	%r1725, %r1719, %r1724;
	add.s32 	%r1726, %r1725, %r1713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 25;
	shr.b32 	%rhs, %r1139, 7;
	add.u32 	%r1727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 14;
	shr.b32 	%rhs, %r1139, 18;
	add.u32 	%r1728, %lhs, %rhs;
	}
	shr.u32 	%r1729, %r1139, 3;
	xor.b32  	%r1730, %r1728, %r1729;
	xor.b32  	%r1731, %r1730, %r1727;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1659, 15;
	shr.b32 	%rhs, %r1659, 17;
	add.u32 	%r1732, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1659, 13;
	shr.b32 	%rhs, %r1659, 19;
	add.u32 	%r1733, %lhs, %rhs;
	}
	shr.u32 	%r1734, %r1659, 10;
	xor.b32  	%r1735, %r1733, %r1734;
	xor.b32  	%r1736, %r1735, %r1732;
	add.s32 	%r1737, %r1099, %r1731;
	add.s32 	%r1738, %r1737, %r1459;
	add.s32 	%r1739, %r1738, %r1736;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1714, 26;
	shr.b32 	%rhs, %r1714, 6;
	add.u32 	%r1740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1714, 21;
	shr.b32 	%rhs, %r1714, 11;
	add.u32 	%r1741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1714, 7;
	shr.b32 	%rhs, %r1714, 25;
	add.u32 	%r1742, %lhs, %rhs;
	}
	xor.b32  	%r1743, %r1741, %r1742;
	xor.b32  	%r1744, %r1743, %r1740;
	and.b32  	%r1745, %r1714, %r1674;
	not.b32 	%r1746, %r1714;
	and.b32  	%r1747, %r1634, %r1746;
	or.b32  	%r1748, %r1747, %r1745;
	ld.const.u32 	%r1749, [K+216];
	add.s32 	%r1750, %r1739, %r1749;
	add.s32 	%r1751, %r1750, %r1594;
	add.s32 	%r1752, %r1751, %r1748;
	add.s32 	%r1753, %r1752, %r1744;
	add.s32 	%r1754, %r1753, %r1606;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 30;
	shr.b32 	%rhs, %r1726, 2;
	add.u32 	%r1755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 19;
	shr.b32 	%rhs, %r1726, 13;
	add.u32 	%r1756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1726, 10;
	shr.b32 	%rhs, %r1726, 22;
	add.u32 	%r1757, %lhs, %rhs;
	}
	xor.b32  	%r1758, %r1756, %r1757;
	xor.b32  	%r1759, %r1758, %r1755;
	xor.b32  	%r1760, %r1686, %r1646;
	and.b32  	%r1761, %r1726, %r1760;
	not.b32 	%r1762, %r1760;
	and.b32  	%r1763, %r1646, %r1762;
	or.b32  	%r1764, %r1761, %r1763;
	add.s32 	%r1765, %r1759, %r1764;
	add.s32 	%r1766, %r1765, %r1753;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 25;
	shr.b32 	%rhs, %r1179, 7;
	add.u32 	%r1767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 14;
	shr.b32 	%rhs, %r1179, 18;
	add.u32 	%r1768, %lhs, %rhs;
	}
	shr.u32 	%r1769, %r1179, 3;
	xor.b32  	%r1770, %r1768, %r1769;
	xor.b32  	%r1771, %r1770, %r1767;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1699, 15;
	shr.b32 	%rhs, %r1699, 17;
	add.u32 	%r1772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1699, 13;
	shr.b32 	%rhs, %r1699, 19;
	add.u32 	%r1773, %lhs, %rhs;
	}
	shr.u32 	%r1774, %r1699, 10;
	xor.b32  	%r1775, %r1773, %r1774;
	xor.b32  	%r1776, %r1775, %r1772;
	add.s32 	%r1777, %r1771, %r1139;
	add.s32 	%r1778, %r1777, %r1499;
	add.s32 	%r1779, %r1778, %r1776;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 26;
	shr.b32 	%rhs, %r1754, 6;
	add.u32 	%r1780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 21;
	shr.b32 	%rhs, %r1754, 11;
	add.u32 	%r1781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1754, 7;
	shr.b32 	%rhs, %r1754, 25;
	add.u32 	%r1782, %lhs, %rhs;
	}
	xor.b32  	%r1783, %r1781, %r1782;
	xor.b32  	%r1784, %r1783, %r1780;
	and.b32  	%r1785, %r1754, %r1714;
	not.b32 	%r1786, %r1754;
	and.b32  	%r1787, %r1674, %r1786;
	or.b32  	%r1788, %r1787, %r1785;
	ld.const.u32 	%r1789, [K+220];
	add.s32 	%r1790, %r1779, %r1789;
	add.s32 	%r1791, %r1790, %r1634;
	add.s32 	%r1792, %r1791, %r1788;
	add.s32 	%r1793, %r1792, %r1784;
	add.s32 	%r1794, %r1793, %r1646;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 30;
	shr.b32 	%rhs, %r1766, 2;
	add.u32 	%r1795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 19;
	shr.b32 	%rhs, %r1766, 13;
	add.u32 	%r1796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1766, 10;
	shr.b32 	%rhs, %r1766, 22;
	add.u32 	%r1797, %lhs, %rhs;
	}
	xor.b32  	%r1798, %r1796, %r1797;
	xor.b32  	%r1799, %r1798, %r1795;
	xor.b32  	%r1800, %r1726, %r1686;
	and.b32  	%r1801, %r1766, %r1800;
	not.b32 	%r1802, %r1800;
	and.b32  	%r1803, %r1686, %r1802;
	or.b32  	%r1804, %r1801, %r1803;
	add.s32 	%r1805, %r1799, %r1804;
	add.s32 	%r1806, %r1805, %r1793;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 25;
	shr.b32 	%rhs, %r1219, 7;
	add.u32 	%r1807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1219, 14;
	shr.b32 	%rhs, %r1219, 18;
	add.u32 	%r1808, %lhs, %rhs;
	}
	shr.u32 	%r1809, %r1219, 3;
	xor.b32  	%r1810, %r1808, %r1809;
	xor.b32  	%r1811, %r1810, %r1807;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 15;
	shr.b32 	%rhs, %r1739, 17;
	add.u32 	%r1812, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1739, 13;
	shr.b32 	%rhs, %r1739, 19;
	add.u32 	%r1813, %lhs, %rhs;
	}
	shr.u32 	%r1814, %r1739, 10;
	xor.b32  	%r1815, %r1813, %r1814;
	xor.b32  	%r1816, %r1815, %r1812;
	add.s32 	%r1817, %r1179, %r1811;
	add.s32 	%r1818, %r1817, %r1539;
	add.s32 	%r1819, %r1818, %r1816;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1794, 26;
	shr.b32 	%rhs, %r1794, 6;
	add.u32 	%r1820, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1794, 21;
	shr.b32 	%rhs, %r1794, 11;
	add.u32 	%r1821, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1794, 7;
	shr.b32 	%rhs, %r1794, 25;
	add.u32 	%r1822, %lhs, %rhs;
	}
	xor.b32  	%r1823, %r1821, %r1822;
	xor.b32  	%r1824, %r1823, %r1820;
	and.b32  	%r1825, %r1794, %r1754;
	not.b32 	%r1826, %r1794;
	and.b32  	%r1827, %r1714, %r1826;
	or.b32  	%r1828, %r1827, %r1825;
	ld.const.u32 	%r1829, [K+224];
	add.s32 	%r1830, %r1819, %r1829;
	add.s32 	%r1831, %r1830, %r1674;
	add.s32 	%r1832, %r1831, %r1828;
	add.s32 	%r1833, %r1832, %r1824;
	add.s32 	%r1834, %r1833, %r1686;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 30;
	shr.b32 	%rhs, %r1806, 2;
	add.u32 	%r1835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 19;
	shr.b32 	%rhs, %r1806, 13;
	add.u32 	%r1836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1806, 10;
	shr.b32 	%rhs, %r1806, 22;
	add.u32 	%r1837, %lhs, %rhs;
	}
	xor.b32  	%r1838, %r1836, %r1837;
	xor.b32  	%r1839, %r1838, %r1835;
	xor.b32  	%r1840, %r1766, %r1726;
	and.b32  	%r1841, %r1806, %r1840;
	not.b32 	%r1842, %r1840;
	and.b32  	%r1843, %r1726, %r1842;
	or.b32  	%r1844, %r1841, %r1843;
	add.s32 	%r1845, %r1839, %r1844;
	add.s32 	%r1846, %r1845, %r1833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 25;
	shr.b32 	%rhs, %r1259, 7;
	add.u32 	%r1847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1259, 14;
	shr.b32 	%rhs, %r1259, 18;
	add.u32 	%r1848, %lhs, %rhs;
	}
	shr.u32 	%r1849, %r1259, 3;
	xor.b32  	%r1850, %r1848, %r1849;
	xor.b32  	%r1851, %r1850, %r1847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 15;
	shr.b32 	%rhs, %r1779, 17;
	add.u32 	%r1852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1779, 13;
	shr.b32 	%rhs, %r1779, 19;
	add.u32 	%r1853, %lhs, %rhs;
	}
	shr.u32 	%r1854, %r1779, 10;
	xor.b32  	%r1855, %r1853, %r1854;
	xor.b32  	%r1856, %r1855, %r1852;
	add.s32 	%r1857, %r1851, %r1219;
	add.s32 	%r1858, %r1857, %r1579;
	add.s32 	%r1859, %r1858, %r1856;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1834, 26;
	shr.b32 	%rhs, %r1834, 6;
	add.u32 	%r1860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1834, 21;
	shr.b32 	%rhs, %r1834, 11;
	add.u32 	%r1861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1834, 7;
	shr.b32 	%rhs, %r1834, 25;
	add.u32 	%r1862, %lhs, %rhs;
	}
	xor.b32  	%r1863, %r1861, %r1862;
	xor.b32  	%r1864, %r1863, %r1860;
	and.b32  	%r1865, %r1834, %r1794;
	not.b32 	%r1866, %r1834;
	and.b32  	%r1867, %r1754, %r1866;
	or.b32  	%r1868, %r1867, %r1865;
	ld.const.u32 	%r1869, [K+228];
	add.s32 	%r1870, %r1859, %r1869;
	add.s32 	%r1871, %r1870, %r1714;
	add.s32 	%r1872, %r1871, %r1868;
	add.s32 	%r1873, %r1872, %r1864;
	add.s32 	%r1874, %r1873, %r1726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 30;
	shr.b32 	%rhs, %r1846, 2;
	add.u32 	%r1875, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 19;
	shr.b32 	%rhs, %r1846, 13;
	add.u32 	%r1876, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1846, 10;
	shr.b32 	%rhs, %r1846, 22;
	add.u32 	%r1877, %lhs, %rhs;
	}
	xor.b32  	%r1878, %r1876, %r1877;
	xor.b32  	%r1879, %r1878, %r1875;
	xor.b32  	%r1880, %r1806, %r1766;
	and.b32  	%r1881, %r1846, %r1880;
	not.b32 	%r1882, %r1880;
	and.b32  	%r1883, %r1766, %r1882;
	or.b32  	%r1884, %r1881, %r1883;
	add.s32 	%r1885, %r1879, %r1884;
	add.s32 	%r1886, %r1885, %r1873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1299, 25;
	shr.b32 	%rhs, %r1299, 7;
	add.u32 	%r1887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1299, 14;
	shr.b32 	%rhs, %r1299, 18;
	add.u32 	%r1888, %lhs, %rhs;
	}
	shr.u32 	%r1889, %r1299, 3;
	xor.b32  	%r1890, %r1888, %r1889;
	xor.b32  	%r1891, %r1890, %r1887;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1819, 15;
	shr.b32 	%rhs, %r1819, 17;
	add.u32 	%r1892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1819, 13;
	shr.b32 	%rhs, %r1819, 19;
	add.u32 	%r1893, %lhs, %rhs;
	}
	shr.u32 	%r1894, %r1819, 10;
	xor.b32  	%r1895, %r1893, %r1894;
	xor.b32  	%r1896, %r1895, %r1892;
	add.s32 	%r1897, %r1259, %r1891;
	add.s32 	%r1898, %r1897, %r1619;
	add.s32 	%r1899, %r1898, %r1896;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 26;
	shr.b32 	%rhs, %r1874, 6;
	add.u32 	%r1900, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 21;
	shr.b32 	%rhs, %r1874, 11;
	add.u32 	%r1901, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1874, 7;
	shr.b32 	%rhs, %r1874, 25;
	add.u32 	%r1902, %lhs, %rhs;
	}
	xor.b32  	%r1903, %r1901, %r1902;
	xor.b32  	%r1904, %r1903, %r1900;
	and.b32  	%r1905, %r1874, %r1834;
	not.b32 	%r1906, %r1874;
	and.b32  	%r1907, %r1794, %r1906;
	or.b32  	%r1908, %r1907, %r1905;
	ld.const.u32 	%r1909, [K+232];
	add.s32 	%r1910, %r1899, %r1909;
	add.s32 	%r1911, %r1910, %r1754;
	add.s32 	%r1912, %r1911, %r1908;
	add.s32 	%r1913, %r1912, %r1904;
	add.s32 	%r1914, %r1913, %r1766;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1886, 30;
	shr.b32 	%rhs, %r1886, 2;
	add.u32 	%r1915, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1886, 19;
	shr.b32 	%rhs, %r1886, 13;
	add.u32 	%r1916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1886, 10;
	shr.b32 	%rhs, %r1886, 22;
	add.u32 	%r1917, %lhs, %rhs;
	}
	xor.b32  	%r1918, %r1916, %r1917;
	xor.b32  	%r1919, %r1918, %r1915;
	xor.b32  	%r1920, %r1846, %r1806;
	and.b32  	%r1921, %r1886, %r1920;
	not.b32 	%r1922, %r1920;
	and.b32  	%r1923, %r1806, %r1922;
	or.b32  	%r1924, %r1921, %r1923;
	add.s32 	%r1925, %r1919, %r1924;
	add.s32 	%r1926, %r1925, %r1913;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 25;
	shr.b32 	%rhs, %r1339, 7;
	add.u32 	%r1927, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1339, 14;
	shr.b32 	%rhs, %r1339, 18;
	add.u32 	%r1928, %lhs, %rhs;
	}
	shr.u32 	%r1929, %r1339, 3;
	xor.b32  	%r1930, %r1928, %r1929;
	xor.b32  	%r1931, %r1930, %r1927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 15;
	shr.b32 	%rhs, %r1859, 17;
	add.u32 	%r1932, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1859, 13;
	shr.b32 	%rhs, %r1859, 19;
	add.u32 	%r1933, %lhs, %rhs;
	}
	shr.u32 	%r1934, %r1859, 10;
	xor.b32  	%r1935, %r1933, %r1934;
	xor.b32  	%r1936, %r1935, %r1932;
	add.s32 	%r1937, %r1931, %r1299;
	add.s32 	%r1938, %r1937, %r1659;
	add.s32 	%r1939, %r1938, %r1936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1914, 26;
	shr.b32 	%rhs, %r1914, 6;
	add.u32 	%r1940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1914, 21;
	shr.b32 	%rhs, %r1914, 11;
	add.u32 	%r1941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1914, 7;
	shr.b32 	%rhs, %r1914, 25;
	add.u32 	%r1942, %lhs, %rhs;
	}
	xor.b32  	%r1943, %r1941, %r1942;
	xor.b32  	%r1944, %r1943, %r1940;
	and.b32  	%r1945, %r1914, %r1874;
	not.b32 	%r1946, %r1914;
	and.b32  	%r1947, %r1834, %r1946;
	or.b32  	%r1948, %r1947, %r1945;
	ld.const.u32 	%r1949, [K+236];
	add.s32 	%r1950, %r1939, %r1949;
	add.s32 	%r1951, %r1950, %r1794;
	add.s32 	%r1952, %r1951, %r1948;
	add.s32 	%r1953, %r1952, %r1944;
	add.s32 	%r1954, %r1953, %r1806;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1926, 30;
	shr.b32 	%rhs, %r1926, 2;
	add.u32 	%r1955, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1926, 19;
	shr.b32 	%rhs, %r1926, 13;
	add.u32 	%r1956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1926, 10;
	shr.b32 	%rhs, %r1926, 22;
	add.u32 	%r1957, %lhs, %rhs;
	}
	xor.b32  	%r1958, %r1956, %r1957;
	xor.b32  	%r1959, %r1958, %r1955;
	xor.b32  	%r1960, %r1886, %r1846;
	and.b32  	%r1961, %r1926, %r1960;
	not.b32 	%r1962, %r1960;
	and.b32  	%r1963, %r1846, %r1962;
	or.b32  	%r1964, %r1961, %r1963;
	add.s32 	%r1965, %r1959, %r1964;
	add.s32 	%r1966, %r1965, %r1953;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 25;
	shr.b32 	%rhs, %r1379, 7;
	add.u32 	%r1967, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 14;
	shr.b32 	%rhs, %r1379, 18;
	add.u32 	%r1968, %lhs, %rhs;
	}
	shr.u32 	%r1969, %r1379, 3;
	xor.b32  	%r1970, %r1968, %r1969;
	xor.b32  	%r1971, %r1970, %r1967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1899, 15;
	shr.b32 	%rhs, %r1899, 17;
	add.u32 	%r1972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1899, 13;
	shr.b32 	%rhs, %r1899, 19;
	add.u32 	%r1973, %lhs, %rhs;
	}
	shr.u32 	%r1974, %r1899, 10;
	xor.b32  	%r1975, %r1973, %r1974;
	xor.b32  	%r1976, %r1975, %r1972;
	add.s32 	%r1977, %r1339, %r1971;
	add.s32 	%r1978, %r1977, %r1699;
	add.s32 	%r1979, %r1978, %r1976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 26;
	shr.b32 	%rhs, %r1954, 6;
	add.u32 	%r1980, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 21;
	shr.b32 	%rhs, %r1954, 11;
	add.u32 	%r1981, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1954, 7;
	shr.b32 	%rhs, %r1954, 25;
	add.u32 	%r1982, %lhs, %rhs;
	}
	xor.b32  	%r1983, %r1981, %r1982;
	xor.b32  	%r1984, %r1983, %r1980;
	and.b32  	%r1985, %r1954, %r1914;
	not.b32 	%r1986, %r1954;
	and.b32  	%r1987, %r1874, %r1986;
	or.b32  	%r1988, %r1987, %r1985;
	ld.const.u32 	%r1989, [K+240];
	add.s32 	%r1990, %r1979, %r1989;
	add.s32 	%r1991, %r1990, %r1834;
	add.s32 	%r1992, %r1991, %r1988;
	add.s32 	%r1993, %r1992, %r1984;
	add.s32 	%r1994, %r1993, %r1846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 30;
	shr.b32 	%rhs, %r1966, 2;
	add.u32 	%r1995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 19;
	shr.b32 	%rhs, %r1966, 13;
	add.u32 	%r1996, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1966, 10;
	shr.b32 	%rhs, %r1966, 22;
	add.u32 	%r1997, %lhs, %rhs;
	}
	xor.b32  	%r1998, %r1996, %r1997;
	xor.b32  	%r1999, %r1998, %r1995;
	xor.b32  	%r2000, %r1926, %r1886;
	and.b32  	%r2001, %r1966, %r2000;
	not.b32 	%r2002, %r2000;
	and.b32  	%r2003, %r1886, %r2002;
	or.b32  	%r2004, %r2001, %r2003;
	add.s32 	%r2005, %r1999, %r2004;
	add.s32 	%r2006, %r2005, %r1993;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 25;
	shr.b32 	%rhs, %r1419, 7;
	add.u32 	%r2007, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1419, 14;
	shr.b32 	%rhs, %r1419, 18;
	add.u32 	%r2008, %lhs, %rhs;
	}
	shr.u32 	%r2009, %r1419, 3;
	xor.b32  	%r2010, %r2008, %r2009;
	xor.b32  	%r2011, %r2010, %r2007;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 15;
	shr.b32 	%rhs, %r1939, 17;
	add.u32 	%r2012, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1939, 13;
	shr.b32 	%rhs, %r1939, 19;
	add.u32 	%r2013, %lhs, %rhs;
	}
	shr.u32 	%r2014, %r1939, 10;
	xor.b32  	%r2015, %r2013, %r2014;
	xor.b32  	%r2016, %r2015, %r2012;
	add.s32 	%r2017, %r2011, %r1379;
	add.s32 	%r2018, %r2017, %r1739;
	add.s32 	%r2019, %r2018, %r2016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1994, 26;
	shr.b32 	%rhs, %r1994, 6;
	add.u32 	%r2020, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1994, 21;
	shr.b32 	%rhs, %r1994, 11;
	add.u32 	%r2021, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1994, 7;
	shr.b32 	%rhs, %r1994, 25;
	add.u32 	%r2022, %lhs, %rhs;
	}
	xor.b32  	%r2023, %r2021, %r2022;
	xor.b32  	%r2024, %r2023, %r2020;
	and.b32  	%r2025, %r1994, %r1954;
	not.b32 	%r2026, %r1994;
	and.b32  	%r2027, %r1914, %r2026;
	or.b32  	%r2028, %r2027, %r2025;
	ld.const.u32 	%r2029, [K+244];
	add.s32 	%r2030, %r2019, %r2029;
	add.s32 	%r2031, %r2030, %r1874;
	add.s32 	%r2032, %r2031, %r2028;
	add.s32 	%r2033, %r2032, %r2024;
	add.s32 	%r2034, %r2033, %r1886;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2006, 30;
	shr.b32 	%rhs, %r2006, 2;
	add.u32 	%r2035, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2006, 19;
	shr.b32 	%rhs, %r2006, 13;
	add.u32 	%r2036, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2006, 10;
	shr.b32 	%rhs, %r2006, 22;
	add.u32 	%r2037, %lhs, %rhs;
	}
	xor.b32  	%r2038, %r2036, %r2037;
	xor.b32  	%r2039, %r2038, %r2035;
	xor.b32  	%r2040, %r1966, %r1926;
	and.b32  	%r2041, %r2006, %r2040;
	not.b32 	%r2042, %r2040;
	and.b32  	%r2043, %r1926, %r2042;
	or.b32  	%r2044, %r2041, %r2043;
	add.s32 	%r2045, %r2039, %r2044;
	add.s32 	%r2046, %r2045, %r2033;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1459, 25;
	shr.b32 	%rhs, %r1459, 7;
	add.u32 	%r2047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1459, 14;
	shr.b32 	%rhs, %r1459, 18;
	add.u32 	%r2048, %lhs, %rhs;
	}
	shr.u32 	%r2049, %r1459, 3;
	xor.b32  	%r2050, %r2048, %r2049;
	xor.b32  	%r2051, %r2050, %r2047;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1979, 15;
	shr.b32 	%rhs, %r1979, 17;
	add.u32 	%r2052, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1979, 13;
	shr.b32 	%rhs, %r1979, 19;
	add.u32 	%r2053, %lhs, %rhs;
	}
	shr.u32 	%r2054, %r1979, 10;
	xor.b32  	%r2055, %r2053, %r2054;
	xor.b32  	%r2056, %r2055, %r2052;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2034, 26;
	shr.b32 	%rhs, %r2034, 6;
	add.u32 	%r2057, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2034, 21;
	shr.b32 	%rhs, %r2034, 11;
	add.u32 	%r2058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2034, 7;
	shr.b32 	%rhs, %r2034, 25;
	add.u32 	%r2059, %lhs, %rhs;
	}
	xor.b32  	%r2060, %r2058, %r2059;
	xor.b32  	%r2061, %r2060, %r2057;
	and.b32  	%r2062, %r2034, %r1994;
	not.b32 	%r2063, %r2034;
	and.b32  	%r2064, %r1954, %r2063;
	or.b32  	%r2065, %r2064, %r2062;
	ld.const.u32 	%r2066, [K+248];
	add.s32 	%r2067, %r2051, %r2066;
	add.s32 	%r2068, %r2067, %r1419;
	add.s32 	%r2069, %r2068, %r1779;
	add.s32 	%r2070, %r2069, %r2056;
	add.s32 	%r2071, %r2070, %r1914;
	add.s32 	%r2072, %r2071, %r2065;
	add.s32 	%r2073, %r2072, %r2061;
	add.s32 	%r2074, %r2073, %r1926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 30;
	shr.b32 	%rhs, %r2046, 2;
	add.u32 	%r2075, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 19;
	shr.b32 	%rhs, %r2046, 13;
	add.u32 	%r2076, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2046, 10;
	shr.b32 	%rhs, %r2046, 22;
	add.u32 	%r2077, %lhs, %rhs;
	}
	xor.b32  	%r2078, %r2076, %r2077;
	xor.b32  	%r2079, %r2078, %r2075;
	xor.b32  	%r2080, %r2006, %r1966;
	and.b32  	%r2081, %r2046, %r2080;
	not.b32 	%r2082, %r2080;
	and.b32  	%r2083, %r1966, %r2082;
	or.b32  	%r2084, %r2081, %r2083;
	add.s32 	%r2085, %r2079, %r2084;
	add.s32 	%r2086, %r2085, %r2073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 25;
	shr.b32 	%rhs, %r1499, 7;
	add.u32 	%r2087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 14;
	shr.b32 	%rhs, %r1499, 18;
	add.u32 	%r2088, %lhs, %rhs;
	}
	shr.u32 	%r2089, %r1499, 3;
	xor.b32  	%r2090, %r2088, %r2089;
	xor.b32  	%r2091, %r2090, %r2087;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2019, 15;
	shr.b32 	%rhs, %r2019, 17;
	add.u32 	%r2092, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2019, 13;
	shr.b32 	%rhs, %r2019, 19;
	add.u32 	%r2093, %lhs, %rhs;
	}
	shr.u32 	%r2094, %r2019, 10;
	xor.b32  	%r2095, %r2093, %r2094;
	xor.b32  	%r2096, %r2095, %r2092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2074, 26;
	shr.b32 	%rhs, %r2074, 6;
	add.u32 	%r2097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2074, 21;
	shr.b32 	%rhs, %r2074, 11;
	add.u32 	%r2098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2074, 7;
	shr.b32 	%rhs, %r2074, 25;
	add.u32 	%r2099, %lhs, %rhs;
	}
	xor.b32  	%r2100, %r2098, %r2099;
	xor.b32  	%r2101, %r2100, %r2097;
	and.b32  	%r2102, %r2074, %r2034;
	not.b32 	%r2103, %r2074;
	and.b32  	%r2104, %r1994, %r2103;
	or.b32  	%r2105, %r2104, %r2102;
	ld.const.u32 	%r2106, [K+252];
	add.s32 	%r2107, %r1459, %r2106;
	add.s32 	%r2108, %r2107, %r2091;
	add.s32 	%r2109, %r2108, %r1819;
	add.s32 	%r2110, %r2109, %r2096;
	add.s32 	%r2111, %r2110, %r1954;
	add.s32 	%r2112, %r2111, %r2105;
	add.s32 	%r2113, %r2112, %r2101;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 30;
	shr.b32 	%rhs, %r2086, 2;
	add.u32 	%r2114, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 19;
	shr.b32 	%rhs, %r2086, 13;
	add.u32 	%r2115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2086, 10;
	shr.b32 	%rhs, %r2086, 22;
	add.u32 	%r2116, %lhs, %rhs;
	}
	xor.b32  	%r2117, %r2115, %r2116;
	xor.b32  	%r2118, %r2117, %r2114;
	xor.b32  	%r2119, %r2046, %r2006;
	and.b32  	%r2120, %r2086, %r2119;
	not.b32 	%r2121, %r2119;
	and.b32  	%r2122, %r2006, %r2121;
	or.b32  	%r2123, %r2120, %r2122;
	add.s32 	%r2124, %r2123, %r7;
	add.s32 	%r2125, %r2124, %r2118;
	add.s32 	%r2126, %r2125, %r2113;
	add.s32 	%r2127, %r1994, %r14;
	ld.const.u32 	%r2128, [K+272];
	add.s32 	%r2129, %r2126, %r2128;
	add.s32 	%r2130, %r2006, %r10;
	ld.const.u32 	%r2131, [K+276];
	add.s32 	%r2132, %r2129, %r2131;
	ld.const.u32 	%r2133, [K+280];
	add.s32 	%r2134, %r2129, %r2133;
	add.s32 	%r2135, %r2034, %r13;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 26;
	shr.b32 	%rhs, %r2132, 6;
	add.u32 	%r2136, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 21;
	shr.b32 	%rhs, %r2132, 11;
	add.u32 	%r2137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2132, 7;
	shr.b32 	%rhs, %r2132, 25;
	add.u32 	%r2138, %lhs, %rhs;
	}
	xor.b32  	%r2139, %r2137, %r2138;
	xor.b32  	%r2140, %r2139, %r2136;
	ld.const.u32 	%r2141, [K+292];
	and.b32  	%r2142, %r2132, %r2141;
	ld.const.u32 	%r2143, [K+288];
	xor.b32  	%r2144, %r2142, %r2143;
	add.s32 	%r2145, %r2086, %r8;
	ld.const.u32 	%r2146, [K+284];
	add.s32 	%r2147, %r2145, %r2146;
	add.s32 	%r2148, %r2147, %r2144;
	add.s32 	%r2149, %r2148, %r2140;
	add.s32 	%r2150, %r2046, %r9;
	ld.const.u32 	%r2151, [K+296];
	add.s32 	%r2152, %r2149, %r2151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2134, 30;
	shr.b32 	%rhs, %r2134, 2;
	add.u32 	%r2153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2134, 19;
	shr.b32 	%rhs, %r2134, 13;
	add.u32 	%r2154, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2134, 10;
	shr.b32 	%rhs, %r2134, 22;
	add.u32 	%r2155, %lhs, %rhs;
	}
	xor.b32  	%r2156, %r2154, %r2155;
	xor.b32  	%r2157, %r2156, %r2153;
	ld.const.u32 	%r2158, [K+300];
	ld.const.u32 	%r2159, [K+304];
	xor.b32  	%r2160, %r2158, %r2159;
	and.b32  	%r2161, %r2134, %r2160;
	not.b32 	%r2162, %r2160;
	and.b32  	%r2163, %r2158, %r2162;
	or.b32  	%r2164, %r2161, %r2163;
	add.s32 	%r2165, %r2157, %r2164;
	add.s32 	%r2166, %r2165, %r2149;
	add.s32 	%r2167, %r2074, %r12;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2152, 26;
	shr.b32 	%rhs, %r2152, 6;
	add.u32 	%r2168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2152, 21;
	shr.b32 	%rhs, %r2152, 11;
	add.u32 	%r2169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2152, 7;
	shr.b32 	%rhs, %r2152, 25;
	add.u32 	%r2170, %lhs, %rhs;
	}
	xor.b32  	%r2171, %r2169, %r2170;
	xor.b32  	%r2172, %r2171, %r2168;
	and.b32  	%r2173, %r2152, %r2132;
	not.b32 	%r2174, %r2152;
	ld.const.u32 	%r2175, [K+312];
	and.b32  	%r2176, %r2175, %r2174;
	or.b32  	%r2177, %r2176, %r2173;
	ld.const.u32 	%r2178, [K+308];
	add.s32 	%r2179, %r2150, %r2178;
	add.s32 	%r2180, %r2179, %r2177;
	add.s32 	%r2181, %r2180, %r2172;
	add.s32 	%r2182, %r2181, %r2158;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2166, 30;
	shr.b32 	%rhs, %r2166, 2;
	add.u32 	%r2183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2166, 19;
	shr.b32 	%rhs, %r2166, 13;
	add.u32 	%r2184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2166, 10;
	shr.b32 	%rhs, %r2166, 22;
	add.u32 	%r2185, %lhs, %rhs;
	}
	xor.b32  	%r2186, %r2184, %r2185;
	xor.b32  	%r2187, %r2186, %r2183;
	xor.b32  	%r2188, %r2134, %r2159;
	and.b32  	%r2189, %r2166, %r2188;
	not.b32 	%r2190, %r2188;
	and.b32  	%r2191, %r2159, %r2190;
	or.b32  	%r2192, %r2189, %r2191;
	add.s32 	%r2193, %r2187, %r2192;
	add.s32 	%r2194, %r2193, %r2181;
	add.s32 	%r2195, %r1966, %r11;
	add.s32 	%r2196, %r2195, %r2113;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2182, 26;
	shr.b32 	%rhs, %r2182, 6;
	add.u32 	%r2197, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2182, 21;
	shr.b32 	%rhs, %r2182, 11;
	add.u32 	%r2198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2182, 7;
	shr.b32 	%rhs, %r2182, 25;
	add.u32 	%r2199, %lhs, %rhs;
	}
	xor.b32  	%r2200, %r2198, %r2199;
	xor.b32  	%r2201, %r2200, %r2197;
	and.b32  	%r2202, %r2182, %r2152;
	not.b32 	%r2203, %r2182;
	and.b32  	%r2204, %r2132, %r2203;
	or.b32  	%r2205, %r2204, %r2202;
	ld.const.u32 	%r2206, [K+316];
	add.s32 	%r2207, %r2130, %r2206;
	add.s32 	%r2208, %r2207, %r2205;
	add.s32 	%r2209, %r2208, %r2201;
	add.s32 	%r2210, %r2209, %r2159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2194, 30;
	shr.b32 	%rhs, %r2194, 2;
	add.u32 	%r2211, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2194, 19;
	shr.b32 	%rhs, %r2194, 13;
	add.u32 	%r2212, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2194, 10;
	shr.b32 	%rhs, %r2194, 22;
	add.u32 	%r2213, %lhs, %rhs;
	}
	xor.b32  	%r2214, %r2212, %r2213;
	xor.b32  	%r2215, %r2214, %r2211;
	xor.b32  	%r2216, %r2166, %r2134;
	and.b32  	%r2217, %r2194, %r2216;
	not.b32 	%r2218, %r2216;
	and.b32  	%r2219, %r2134, %r2218;
	or.b32  	%r2220, %r2217, %r2219;
	add.s32 	%r2221, %r2215, %r2220;
	add.s32 	%r2222, %r2221, %r2209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2210, 26;
	shr.b32 	%rhs, %r2210, 6;
	add.u32 	%r2223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2210, 21;
	shr.b32 	%rhs, %r2210, 11;
	add.u32 	%r2224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2210, 7;
	shr.b32 	%rhs, %r2210, 25;
	add.u32 	%r2225, %lhs, %rhs;
	}
	xor.b32  	%r2226, %r2224, %r2225;
	xor.b32  	%r2227, %r2226, %r2223;
	and.b32  	%r2228, %r2210, %r2182;
	not.b32 	%r2229, %r2210;
	and.b32  	%r2230, %r2152, %r2229;
	or.b32  	%r2231, %r2230, %r2228;
	ld.const.u32 	%r2232, [K+16];
	add.s32 	%r2233, %r2196, %r2232;
	add.s32 	%r2234, %r2233, %r2132;
	add.s32 	%r2235, %r2234, %r2231;
	add.s32 	%r2236, %r2235, %r2227;
	add.s32 	%r2237, %r2236, %r2134;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2222, 30;
	shr.b32 	%rhs, %r2222, 2;
	add.u32 	%r2238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2222, 19;
	shr.b32 	%rhs, %r2222, 13;
	add.u32 	%r2239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2222, 10;
	shr.b32 	%rhs, %r2222, 22;
	add.u32 	%r2240, %lhs, %rhs;
	}
	xor.b32  	%r2241, %r2239, %r2240;
	xor.b32  	%r2242, %r2241, %r2238;
	xor.b32  	%r2243, %r2194, %r2166;
	and.b32  	%r2244, %r2222, %r2243;
	not.b32 	%r2245, %r2243;
	and.b32  	%r2246, %r2166, %r2245;
	or.b32  	%r2247, %r2244, %r2246;
	add.s32 	%r2248, %r2242, %r2247;
	add.s32 	%r2249, %r2248, %r2236;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 26;
	shr.b32 	%rhs, %r2237, 6;
	add.u32 	%r2250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 21;
	shr.b32 	%rhs, %r2237, 11;
	add.u32 	%r2251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2237, 7;
	shr.b32 	%rhs, %r2237, 25;
	add.u32 	%r2252, %lhs, %rhs;
	}
	xor.b32  	%r2253, %r2251, %r2252;
	xor.b32  	%r2254, %r2253, %r2250;
	and.b32  	%r2255, %r2237, %r2210;
	not.b32 	%r2256, %r2237;
	and.b32  	%r2257, %r2182, %r2256;
	or.b32  	%r2258, %r2257, %r2255;
	ld.const.u32 	%r2259, [K+20];
	add.s32 	%r2260, %r2167, %r2259;
	add.s32 	%r2261, %r2260, %r2152;
	add.s32 	%r2262, %r2261, %r2258;
	add.s32 	%r2263, %r2262, %r2254;
	add.s32 	%r2264, %r2263, %r2166;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2249, 30;
	shr.b32 	%rhs, %r2249, 2;
	add.u32 	%r2265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2249, 19;
	shr.b32 	%rhs, %r2249, 13;
	add.u32 	%r2266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2249, 10;
	shr.b32 	%rhs, %r2249, 22;
	add.u32 	%r2267, %lhs, %rhs;
	}
	xor.b32  	%r2268, %r2266, %r2267;
	xor.b32  	%r2269, %r2268, %r2265;
	xor.b32  	%r2270, %r2222, %r2194;
	and.b32  	%r2271, %r2249, %r2270;
	not.b32 	%r2272, %r2270;
	and.b32  	%r2273, %r2194, %r2272;
	or.b32  	%r2274, %r2271, %r2273;
	add.s32 	%r2275, %r2269, %r2274;
	add.s32 	%r2276, %r2275, %r2263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2264, 26;
	shr.b32 	%rhs, %r2264, 6;
	add.u32 	%r2277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2264, 21;
	shr.b32 	%rhs, %r2264, 11;
	add.u32 	%r2278, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2264, 7;
	shr.b32 	%rhs, %r2264, 25;
	add.u32 	%r2279, %lhs, %rhs;
	}
	xor.b32  	%r2280, %r2278, %r2279;
	xor.b32  	%r2281, %r2280, %r2277;
	and.b32  	%r2282, %r2264, %r2237;
	not.b32 	%r2283, %r2264;
	and.b32  	%r2284, %r2210, %r2283;
	or.b32  	%r2285, %r2284, %r2282;
	ld.const.u32 	%r2286, [K+24];
	add.s32 	%r2287, %r2135, %r2286;
	add.s32 	%r2288, %r2287, %r2182;
	add.s32 	%r2289, %r2288, %r2285;
	add.s32 	%r2290, %r2289, %r2281;
	add.s32 	%r2291, %r2290, %r2194;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 30;
	shr.b32 	%rhs, %r2276, 2;
	add.u32 	%r2292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 19;
	shr.b32 	%rhs, %r2276, 13;
	add.u32 	%r2293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2276, 10;
	shr.b32 	%rhs, %r2276, 22;
	add.u32 	%r2294, %lhs, %rhs;
	}
	xor.b32  	%r2295, %r2293, %r2294;
	xor.b32  	%r2296, %r2295, %r2292;
	xor.b32  	%r2297, %r2249, %r2222;
	and.b32  	%r2298, %r2276, %r2297;
	not.b32 	%r2299, %r2297;
	and.b32  	%r2300, %r2222, %r2299;
	or.b32  	%r2301, %r2298, %r2300;
	add.s32 	%r2302, %r2296, %r2301;
	add.s32 	%r2303, %r2302, %r2290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2291, 26;
	shr.b32 	%rhs, %r2291, 6;
	add.u32 	%r2304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2291, 21;
	shr.b32 	%rhs, %r2291, 11;
	add.u32 	%r2305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2291, 7;
	shr.b32 	%rhs, %r2291, 25;
	add.u32 	%r2306, %lhs, %rhs;
	}
	xor.b32  	%r2307, %r2305, %r2306;
	xor.b32  	%r2308, %r2307, %r2304;
	and.b32  	%r2309, %r2291, %r2264;
	not.b32 	%r2310, %r2291;
	and.b32  	%r2311, %r2237, %r2310;
	or.b32  	%r2312, %r2311, %r2309;
	add.s32 	%r2313, %r2127, %r117;
	add.s32 	%r2314, %r2313, %r2210;
	add.s32 	%r2315, %r2314, %r2312;
	add.s32 	%r2316, %r2315, %r2308;
	add.s32 	%r2317, %r2316, %r2222;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2303, 30;
	shr.b32 	%rhs, %r2303, 2;
	add.u32 	%r2318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2303, 19;
	shr.b32 	%rhs, %r2303, 13;
	add.u32 	%r2319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2303, 10;
	shr.b32 	%rhs, %r2303, 22;
	add.u32 	%r2320, %lhs, %rhs;
	}
	xor.b32  	%r2321, %r2319, %r2320;
	xor.b32  	%r2322, %r2321, %r2318;
	xor.b32  	%r2323, %r2276, %r2249;
	and.b32  	%r2324, %r2303, %r2323;
	not.b32 	%r2325, %r2323;
	and.b32  	%r2326, %r2249, %r2325;
	or.b32  	%r2327, %r2324, %r2326;
	add.s32 	%r2328, %r2322, %r2327;
	add.s32 	%r2329, %r2328, %r2316;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2317, 26;
	shr.b32 	%rhs, %r2317, 6;
	add.u32 	%r2330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2317, 21;
	shr.b32 	%rhs, %r2317, 11;
	add.u32 	%r2331, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2317, 7;
	shr.b32 	%rhs, %r2317, 25;
	add.u32 	%r2332, %lhs, %rhs;
	}
	xor.b32  	%r2333, %r2331, %r2332;
	xor.b32  	%r2334, %r2333, %r2330;
	and.b32  	%r2335, %r2317, %r2291;
	not.b32 	%r2336, %r2317;
	and.b32  	%r2337, %r2264, %r2336;
	or.b32  	%r2338, %r2337, %r2335;
	ld.const.u32 	%r2339, [K+320];
	add.s32 	%r2340, %r2237, %r2339;
	add.s32 	%r2341, %r2340, %r2338;
	add.s32 	%r2342, %r2341, %r2334;
	add.s32 	%r2343, %r2342, %r2249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2329, 30;
	shr.b32 	%rhs, %r2329, 2;
	add.u32 	%r2344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2329, 19;
	shr.b32 	%rhs, %r2329, 13;
	add.u32 	%r2345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2329, 10;
	shr.b32 	%rhs, %r2329, 22;
	add.u32 	%r2346, %lhs, %rhs;
	}
	xor.b32  	%r2347, %r2345, %r2346;
	xor.b32  	%r2348, %r2347, %r2344;
	xor.b32  	%r2349, %r2303, %r2276;
	and.b32  	%r2350, %r2329, %r2349;
	not.b32 	%r2351, %r2349;
	and.b32  	%r2352, %r2276, %r2351;
	or.b32  	%r2353, %r2350, %r2352;
	add.s32 	%r2354, %r2348, %r2353;
	add.s32 	%r2355, %r2354, %r2342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2343, 26;
	shr.b32 	%rhs, %r2343, 6;
	add.u32 	%r2356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2343, 21;
	shr.b32 	%rhs, %r2343, 11;
	add.u32 	%r2357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2343, 7;
	shr.b32 	%rhs, %r2343, 25;
	add.u32 	%r2358, %lhs, %rhs;
	}
	xor.b32  	%r2359, %r2357, %r2358;
	xor.b32  	%r2360, %r2359, %r2356;
	and.b32  	%r2361, %r2343, %r2317;
	not.b32 	%r2362, %r2343;
	and.b32  	%r2363, %r2291, %r2362;
	or.b32  	%r2364, %r2363, %r2361;
	add.s32 	%r2365, %r2264, %r169;
	add.s32 	%r2366, %r2365, %r2364;
	add.s32 	%r2367, %r2366, %r2360;
	add.s32 	%r2368, %r2367, %r2276;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2355, 30;
	shr.b32 	%rhs, %r2355, 2;
	add.u32 	%r2369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2355, 19;
	shr.b32 	%rhs, %r2355, 13;
	add.u32 	%r2370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2355, 10;
	shr.b32 	%rhs, %r2355, 22;
	add.u32 	%r2371, %lhs, %rhs;
	}
	xor.b32  	%r2372, %r2370, %r2371;
	xor.b32  	%r2373, %r2372, %r2369;
	xor.b32  	%r2374, %r2329, %r2303;
	and.b32  	%r2375, %r2355, %r2374;
	not.b32 	%r2376, %r2374;
	and.b32  	%r2377, %r2303, %r2376;
	or.b32  	%r2378, %r2375, %r2377;
	add.s32 	%r2379, %r2373, %r2378;
	add.s32 	%r2380, %r2379, %r2367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2368, 26;
	shr.b32 	%rhs, %r2368, 6;
	add.u32 	%r2381, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2368, 21;
	shr.b32 	%rhs, %r2368, 11;
	add.u32 	%r2382, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2368, 7;
	shr.b32 	%rhs, %r2368, 25;
	add.u32 	%r2383, %lhs, %rhs;
	}
	xor.b32  	%r2384, %r2382, %r2383;
	xor.b32  	%r2385, %r2384, %r2381;
	and.b32  	%r2386, %r2368, %r2343;
	not.b32 	%r2387, %r2368;
	and.b32  	%r2388, %r2317, %r2387;
	or.b32  	%r2389, %r2388, %r2386;
	add.s32 	%r2390, %r2291, %r195;
	add.s32 	%r2391, %r2390, %r2389;
	add.s32 	%r2392, %r2391, %r2385;
	add.s32 	%r2393, %r2392, %r2303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2380, 30;
	shr.b32 	%rhs, %r2380, 2;
	add.u32 	%r2394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2380, 19;
	shr.b32 	%rhs, %r2380, 13;
	add.u32 	%r2395, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2380, 10;
	shr.b32 	%rhs, %r2380, 22;
	add.u32 	%r2396, %lhs, %rhs;
	}
	xor.b32  	%r2397, %r2395, %r2396;
	xor.b32  	%r2398, %r2397, %r2394;
	xor.b32  	%r2399, %r2355, %r2329;
	and.b32  	%r2400, %r2380, %r2399;
	not.b32 	%r2401, %r2399;
	and.b32  	%r2402, %r2329, %r2401;
	or.b32  	%r2403, %r2400, %r2402;
	add.s32 	%r2404, %r2398, %r2403;
	add.s32 	%r2405, %r2404, %r2392;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2393, 26;
	shr.b32 	%rhs, %r2393, 6;
	add.u32 	%r2406, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2393, 21;
	shr.b32 	%rhs, %r2393, 11;
	add.u32 	%r2407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2393, 7;
	shr.b32 	%rhs, %r2393, 25;
	add.u32 	%r2408, %lhs, %rhs;
	}
	xor.b32  	%r2409, %r2407, %r2408;
	xor.b32  	%r2410, %r2409, %r2406;
	and.b32  	%r2411, %r2393, %r2368;
	not.b32 	%r2412, %r2393;
	and.b32  	%r2413, %r2343, %r2412;
	or.b32  	%r2414, %r2413, %r2411;
	add.s32 	%r2415, %r2317, %r221;
	add.s32 	%r2416, %r2415, %r2414;
	add.s32 	%r2417, %r2416, %r2410;
	add.s32 	%r2418, %r2417, %r2329;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2405, 30;
	shr.b32 	%rhs, %r2405, 2;
	add.u32 	%r2419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2405, 19;
	shr.b32 	%rhs, %r2405, 13;
	add.u32 	%r2420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2405, 10;
	shr.b32 	%rhs, %r2405, 22;
	add.u32 	%r2421, %lhs, %rhs;
	}
	xor.b32  	%r2422, %r2420, %r2421;
	xor.b32  	%r2423, %r2422, %r2419;
	xor.b32  	%r2424, %r2380, %r2355;
	and.b32  	%r2425, %r2405, %r2424;
	not.b32 	%r2426, %r2424;
	and.b32  	%r2427, %r2355, %r2426;
	or.b32  	%r2428, %r2425, %r2427;
	add.s32 	%r2429, %r2423, %r2428;
	add.s32 	%r2430, %r2429, %r2417;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2418, 26;
	shr.b32 	%rhs, %r2418, 6;
	add.u32 	%r2431, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2418, 21;
	shr.b32 	%rhs, %r2418, 11;
	add.u32 	%r2432, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2418, 7;
	shr.b32 	%rhs, %r2418, 25;
	add.u32 	%r2433, %lhs, %rhs;
	}
	xor.b32  	%r2434, %r2432, %r2433;
	xor.b32  	%r2435, %r2434, %r2431;
	and.b32  	%r2436, %r2418, %r2393;
	not.b32 	%r2437, %r2418;
	and.b32  	%r2438, %r2368, %r2437;
	or.b32  	%r2439, %r2438, %r2436;
	add.s32 	%r2440, %r2343, %r247;
	add.s32 	%r2441, %r2440, %r2439;
	add.s32 	%r2442, %r2441, %r2435;
	add.s32 	%r2443, %r2442, %r2355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2430, 30;
	shr.b32 	%rhs, %r2430, 2;
	add.u32 	%r2444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2430, 19;
	shr.b32 	%rhs, %r2430, 13;
	add.u32 	%r2445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2430, 10;
	shr.b32 	%rhs, %r2430, 22;
	add.u32 	%r2446, %lhs, %rhs;
	}
	xor.b32  	%r2447, %r2445, %r2446;
	xor.b32  	%r2448, %r2447, %r2444;
	xor.b32  	%r2449, %r2405, %r2380;
	and.b32  	%r2450, %r2430, %r2449;
	not.b32 	%r2451, %r2449;
	and.b32  	%r2452, %r2380, %r2451;
	or.b32  	%r2453, %r2450, %r2452;
	add.s32 	%r2454, %r2448, %r2453;
	add.s32 	%r2455, %r2454, %r2442;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 26;
	shr.b32 	%rhs, %r2443, 6;
	add.u32 	%r2456, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 21;
	shr.b32 	%rhs, %r2443, 11;
	add.u32 	%r2457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2443, 7;
	shr.b32 	%rhs, %r2443, 25;
	add.u32 	%r2458, %lhs, %rhs;
	}
	xor.b32  	%r2459, %r2457, %r2458;
	xor.b32  	%r2460, %r2459, %r2456;
	and.b32  	%r2461, %r2443, %r2418;
	not.b32 	%r2462, %r2443;
	and.b32  	%r2463, %r2393, %r2462;
	or.b32  	%r2464, %r2463, %r2461;
	add.s32 	%r2465, %r2368, %r273;
	add.s32 	%r2466, %r2465, %r2464;
	add.s32 	%r2467, %r2466, %r2460;
	add.s32 	%r2468, %r2467, %r2380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2455, 30;
	shr.b32 	%rhs, %r2455, 2;
	add.u32 	%r2469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2455, 19;
	shr.b32 	%rhs, %r2455, 13;
	add.u32 	%r2470, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2455, 10;
	shr.b32 	%rhs, %r2455, 22;
	add.u32 	%r2471, %lhs, %rhs;
	}
	xor.b32  	%r2472, %r2470, %r2471;
	xor.b32  	%r2473, %r2472, %r2469;
	xor.b32  	%r2474, %r2430, %r2405;
	and.b32  	%r2475, %r2455, %r2474;
	not.b32 	%r2476, %r2474;
	and.b32  	%r2477, %r2405, %r2476;
	or.b32  	%r2478, %r2475, %r2477;
	add.s32 	%r2479, %r2473, %r2478;
	add.s32 	%r2480, %r2479, %r2467;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 26;
	shr.b32 	%rhs, %r2468, 6;
	add.u32 	%r2481, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 21;
	shr.b32 	%rhs, %r2468, 11;
	add.u32 	%r2482, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2468, 7;
	shr.b32 	%rhs, %r2468, 25;
	add.u32 	%r2483, %lhs, %rhs;
	}
	xor.b32  	%r2484, %r2482, %r2483;
	xor.b32  	%r2485, %r2484, %r2481;
	and.b32  	%r2486, %r2468, %r2443;
	not.b32 	%r2487, %r2468;
	and.b32  	%r2488, %r2418, %r2487;
	or.b32  	%r2489, %r2488, %r2486;
	add.s32 	%r2490, %r2393, %r299;
	add.s32 	%r2491, %r2490, %r2489;
	add.s32 	%r2492, %r2491, %r2485;
	add.s32 	%r2493, %r2492, %r2405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2480, 30;
	shr.b32 	%rhs, %r2480, 2;
	add.u32 	%r2494, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2480, 19;
	shr.b32 	%rhs, %r2480, 13;
	add.u32 	%r2495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2480, 10;
	shr.b32 	%rhs, %r2480, 22;
	add.u32 	%r2496, %lhs, %rhs;
	}
	xor.b32  	%r2497, %r2495, %r2496;
	xor.b32  	%r2498, %r2497, %r2494;
	xor.b32  	%r2499, %r2455, %r2430;
	and.b32  	%r2500, %r2480, %r2499;
	not.b32 	%r2501, %r2499;
	and.b32  	%r2502, %r2430, %r2501;
	or.b32  	%r2503, %r2500, %r2502;
	add.s32 	%r2504, %r2498, %r2503;
	add.s32 	%r2505, %r2504, %r2492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2493, 26;
	shr.b32 	%rhs, %r2493, 6;
	add.u32 	%r2506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2493, 21;
	shr.b32 	%rhs, %r2493, 11;
	add.u32 	%r2507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2493, 7;
	shr.b32 	%rhs, %r2493, 25;
	add.u32 	%r2508, %lhs, %rhs;
	}
	xor.b32  	%r2509, %r2507, %r2508;
	xor.b32  	%r2510, %r2509, %r2506;
	and.b32  	%r2511, %r2493, %r2468;
	not.b32 	%r2512, %r2493;
	and.b32  	%r2513, %r2443, %r2512;
	or.b32  	%r2514, %r2513, %r2511;
	ld.const.u32 	%r2515, [K+324];
	add.s32 	%r2516, %r2418, %r2515;
	add.s32 	%r2517, %r2516, %r2514;
	add.s32 	%r2518, %r2517, %r2510;
	add.s32 	%r2519, %r2518, %r2430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2505, 30;
	shr.b32 	%rhs, %r2505, 2;
	add.u32 	%r2520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2505, 19;
	shr.b32 	%rhs, %r2505, 13;
	add.u32 	%r2521, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2505, 10;
	shr.b32 	%rhs, %r2505, 22;
	add.u32 	%r2522, %lhs, %rhs;
	}
	xor.b32  	%r2523, %r2521, %r2522;
	xor.b32  	%r2524, %r2523, %r2520;
	xor.b32  	%r2525, %r2480, %r2455;
	and.b32  	%r2526, %r2505, %r2525;
	not.b32 	%r2527, %r2525;
	and.b32  	%r2528, %r2455, %r2527;
	or.b32  	%r2529, %r2526, %r2528;
	add.s32 	%r2530, %r2524, %r2529;
	add.s32 	%r2531, %r2530, %r2518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 25;
	shr.b32 	%rhs, %r2145, 7;
	add.u32 	%r2532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2145, 14;
	shr.b32 	%rhs, %r2145, 18;
	add.u32 	%r2533, %lhs, %rhs;
	}
	shr.u32 	%r2534, %r2145, 3;
	xor.b32  	%r2535, %r2533, %r2534;
	xor.b32  	%r2536, %r2535, %r2532;
	add.s32 	%r2537, %r2126, %r2536;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 26;
	shr.b32 	%rhs, %r2519, 6;
	add.u32 	%r2538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 21;
	shr.b32 	%rhs, %r2519, 11;
	add.u32 	%r2539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2519, 7;
	shr.b32 	%rhs, %r2519, 25;
	add.u32 	%r2540, %lhs, %rhs;
	}
	xor.b32  	%r2541, %r2539, %r2540;
	xor.b32  	%r2542, %r2541, %r2538;
	and.b32  	%r2543, %r2519, %r2493;
	not.b32 	%r2544, %r2519;
	and.b32  	%r2545, %r2468, %r2544;
	or.b32  	%r2546, %r2545, %r2543;
	ld.const.u32 	%r2547, [K+64];
	add.s32 	%r2548, %r2537, %r2547;
	add.s32 	%r2549, %r2548, %r2443;
	add.s32 	%r2550, %r2549, %r2546;
	add.s32 	%r2551, %r2550, %r2542;
	add.s32 	%r2552, %r2551, %r2455;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2531, 30;
	shr.b32 	%rhs, %r2531, 2;
	add.u32 	%r2553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2531, 19;
	shr.b32 	%rhs, %r2531, 13;
	add.u32 	%r2554, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2531, 10;
	shr.b32 	%rhs, %r2531, 22;
	add.u32 	%r2555, %lhs, %rhs;
	}
	xor.b32  	%r2556, %r2554, %r2555;
	xor.b32  	%r2557, %r2556, %r2553;
	xor.b32  	%r2558, %r2505, %r2480;
	and.b32  	%r2559, %r2531, %r2558;
	not.b32 	%r2560, %r2558;
	and.b32  	%r2561, %r2480, %r2560;
	or.b32  	%r2562, %r2559, %r2561;
	add.s32 	%r2563, %r2557, %r2562;
	add.s32 	%r2564, %r2563, %r2551;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2150, 25;
	shr.b32 	%rhs, %r2150, 7;
	add.u32 	%r2565, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2150, 14;
	shr.b32 	%rhs, %r2150, 18;
	add.u32 	%r2566, %lhs, %rhs;
	}
	shr.u32 	%r2567, %r2150, 3;
	xor.b32  	%r2568, %r2566, %r2567;
	xor.b32  	%r2569, %r2568, %r2565;
	ld.const.u32 	%r2570, [K+328];
	add.s32 	%r2571, %r2569, %r2570;
	add.s32 	%r2572, %r2571, %r2145;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2552, 26;
	shr.b32 	%rhs, %r2552, 6;
	add.u32 	%r2573, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2552, 21;
	shr.b32 	%rhs, %r2552, 11;
	add.u32 	%r2574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2552, 7;
	shr.b32 	%rhs, %r2552, 25;
	add.u32 	%r2575, %lhs, %rhs;
	}
	xor.b32  	%r2576, %r2574, %r2575;
	xor.b32  	%r2577, %r2576, %r2573;
	and.b32  	%r2578, %r2552, %r2519;
	not.b32 	%r2579, %r2552;
	and.b32  	%r2580, %r2493, %r2579;
	or.b32  	%r2581, %r2580, %r2578;
	ld.const.u32 	%r2582, [K+68];
	add.s32 	%r2583, %r2572, %r2582;
	add.s32 	%r2584, %r2583, %r2468;
	add.s32 	%r2585, %r2584, %r2581;
	add.s32 	%r2586, %r2585, %r2577;
	add.s32 	%r2587, %r2586, %r2480;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2564, 30;
	shr.b32 	%rhs, %r2564, 2;
	add.u32 	%r2588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2564, 19;
	shr.b32 	%rhs, %r2564, 13;
	add.u32 	%r2589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2564, 10;
	shr.b32 	%rhs, %r2564, 22;
	add.u32 	%r2590, %lhs, %rhs;
	}
	xor.b32  	%r2591, %r2589, %r2590;
	xor.b32  	%r2592, %r2591, %r2588;
	xor.b32  	%r2593, %r2531, %r2505;
	and.b32  	%r2594, %r2564, %r2593;
	not.b32 	%r2595, %r2593;
	and.b32  	%r2596, %r2505, %r2595;
	or.b32  	%r2597, %r2594, %r2596;
	add.s32 	%r2598, %r2592, %r2597;
	add.s32 	%r2599, %r2598, %r2586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2130, 25;
	shr.b32 	%rhs, %r2130, 7;
	add.u32 	%r2600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2130, 14;
	shr.b32 	%rhs, %r2130, 18;
	add.u32 	%r2601, %lhs, %rhs;
	}
	shr.u32 	%r2602, %r2130, 3;
	xor.b32  	%r2603, %r2601, %r2602;
	xor.b32  	%r2604, %r2603, %r2600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2537, 15;
	shr.b32 	%rhs, %r2537, 17;
	add.u32 	%r2605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2537, 13;
	shr.b32 	%rhs, %r2537, 19;
	add.u32 	%r2606, %lhs, %rhs;
	}
	shr.u32 	%r2607, %r2537, 10;
	xor.b32  	%r2608, %r2606, %r2607;
	xor.b32  	%r2609, %r2608, %r2605;
	add.s32 	%r2610, %r2150, %r2604;
	add.s32 	%r2611, %r2610, %r2609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2587, 26;
	shr.b32 	%rhs, %r2587, 6;
	add.u32 	%r2612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2587, 21;
	shr.b32 	%rhs, %r2587, 11;
	add.u32 	%r2613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2587, 7;
	shr.b32 	%rhs, %r2587, 25;
	add.u32 	%r2614, %lhs, %rhs;
	}
	xor.b32  	%r2615, %r2613, %r2614;
	xor.b32  	%r2616, %r2615, %r2612;
	and.b32  	%r2617, %r2587, %r2552;
	not.b32 	%r2618, %r2587;
	and.b32  	%r2619, %r2519, %r2618;
	or.b32  	%r2620, %r2619, %r2617;
	add.s32 	%r2621, %r2611, %r407;
	add.s32 	%r2622, %r2621, %r2493;
	add.s32 	%r2623, %r2622, %r2620;
	add.s32 	%r2624, %r2623, %r2616;
	add.s32 	%r2625, %r2624, %r2505;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2599, 30;
	shr.b32 	%rhs, %r2599, 2;
	add.u32 	%r2626, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2599, 19;
	shr.b32 	%rhs, %r2599, 13;
	add.u32 	%r2627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2599, 10;
	shr.b32 	%rhs, %r2599, 22;
	add.u32 	%r2628, %lhs, %rhs;
	}
	xor.b32  	%r2629, %r2627, %r2628;
	xor.b32  	%r2630, %r2629, %r2626;
	xor.b32  	%r2631, %r2564, %r2531;
	and.b32  	%r2632, %r2599, %r2631;
	not.b32 	%r2633, %r2631;
	and.b32  	%r2634, %r2531, %r2633;
	or.b32  	%r2635, %r2632, %r2634;
	add.s32 	%r2636, %r2630, %r2635;
	add.s32 	%r2637, %r2636, %r2624;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2196, 25;
	shr.b32 	%rhs, %r2196, 7;
	add.u32 	%r2638, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2196, 14;
	shr.b32 	%rhs, %r2196, 18;
	add.u32 	%r2639, %lhs, %rhs;
	}
	shr.u32 	%r2640, %r2196, 3;
	xor.b32  	%r2641, %r2639, %r2640;
	xor.b32  	%r2642, %r2641, %r2638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2572, 15;
	shr.b32 	%rhs, %r2572, 17;
	add.u32 	%r2643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2572, 13;
	shr.b32 	%rhs, %r2572, 19;
	add.u32 	%r2644, %lhs, %rhs;
	}
	shr.u32 	%r2645, %r2572, 10;
	xor.b32  	%r2646, %r2644, %r2645;
	xor.b32  	%r2647, %r2646, %r2643;
	add.s32 	%r2648, %r2647, %r2130;
	add.s32 	%r2649, %r2648, %r2642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2625, 26;
	shr.b32 	%rhs, %r2625, 6;
	add.u32 	%r2650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2625, 21;
	shr.b32 	%rhs, %r2625, 11;
	add.u32 	%r2651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2625, 7;
	shr.b32 	%rhs, %r2625, 25;
	add.u32 	%r2652, %lhs, %rhs;
	}
	xor.b32  	%r2653, %r2651, %r2652;
	xor.b32  	%r2654, %r2653, %r2650;
	and.b32  	%r2655, %r2625, %r2587;
	not.b32 	%r2656, %r2625;
	and.b32  	%r2657, %r2552, %r2656;
	or.b32  	%r2658, %r2657, %r2655;
	add.s32 	%r2659, %r2649, %r435;
	add.s32 	%r2660, %r2659, %r2519;
	add.s32 	%r2661, %r2660, %r2658;
	add.s32 	%r2662, %r2661, %r2654;
	add.s32 	%r2663, %r2662, %r2531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2637, 30;
	shr.b32 	%rhs, %r2637, 2;
	add.u32 	%r2664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2637, 19;
	shr.b32 	%rhs, %r2637, 13;
	add.u32 	%r2665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2637, 10;
	shr.b32 	%rhs, %r2637, 22;
	add.u32 	%r2666, %lhs, %rhs;
	}
	xor.b32  	%r2667, %r2665, %r2666;
	xor.b32  	%r2668, %r2667, %r2664;
	xor.b32  	%r2669, %r2599, %r2564;
	and.b32  	%r2670, %r2637, %r2669;
	not.b32 	%r2671, %r2669;
	and.b32  	%r2672, %r2564, %r2671;
	or.b32  	%r2673, %r2670, %r2672;
	add.s32 	%r2674, %r2668, %r2673;
	add.s32 	%r2675, %r2674, %r2662;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2167, 25;
	shr.b32 	%rhs, %r2167, 7;
	add.u32 	%r2676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2167, 14;
	shr.b32 	%rhs, %r2167, 18;
	add.u32 	%r2677, %lhs, %rhs;
	}
	shr.u32 	%r2678, %r2167, 3;
	xor.b32  	%r2679, %r2677, %r2678;
	xor.b32  	%r2680, %r2679, %r2676;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 15;
	shr.b32 	%rhs, %r2611, 17;
	add.u32 	%r2681, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 13;
	shr.b32 	%rhs, %r2611, 19;
	add.u32 	%r2682, %lhs, %rhs;
	}
	shr.u32 	%r2683, %r2611, 10;
	xor.b32  	%r2684, %r2682, %r2683;
	xor.b32  	%r2685, %r2684, %r2681;
	add.s32 	%r2686, %r2196, %r2680;
	add.s32 	%r2687, %r2686, %r2685;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2663, 26;
	shr.b32 	%rhs, %r2663, 6;
	add.u32 	%r2688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2663, 21;
	shr.b32 	%rhs, %r2663, 11;
	add.u32 	%r2689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2663, 7;
	shr.b32 	%rhs, %r2663, 25;
	add.u32 	%r2690, %lhs, %rhs;
	}
	xor.b32  	%r2691, %r2689, %r2690;
	xor.b32  	%r2692, %r2691, %r2688;
	and.b32  	%r2693, %r2663, %r2625;
	not.b32 	%r2694, %r2663;
	and.b32  	%r2695, %r2587, %r2694;
	or.b32  	%r2696, %r2695, %r2693;
	add.s32 	%r2697, %r2687, %r469;
	add.s32 	%r2698, %r2697, %r2552;
	add.s32 	%r2699, %r2698, %r2696;
	add.s32 	%r2700, %r2699, %r2692;
	add.s32 	%r2701, %r2700, %r2564;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2675, 30;
	shr.b32 	%rhs, %r2675, 2;
	add.u32 	%r2702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2675, 19;
	shr.b32 	%rhs, %r2675, 13;
	add.u32 	%r2703, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2675, 10;
	shr.b32 	%rhs, %r2675, 22;
	add.u32 	%r2704, %lhs, %rhs;
	}
	xor.b32  	%r2705, %r2703, %r2704;
	xor.b32  	%r2706, %r2705, %r2702;
	xor.b32  	%r2707, %r2637, %r2599;
	and.b32  	%r2708, %r2675, %r2707;
	not.b32 	%r2709, %r2707;
	and.b32  	%r2710, %r2599, %r2709;
	or.b32  	%r2711, %r2708, %r2710;
	add.s32 	%r2712, %r2706, %r2711;
	add.s32 	%r2713, %r2712, %r2700;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 25;
	shr.b32 	%rhs, %r2135, 7;
	add.u32 	%r2714, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2135, 14;
	shr.b32 	%rhs, %r2135, 18;
	add.u32 	%r2715, %lhs, %rhs;
	}
	shr.u32 	%r2716, %r2135, 3;
	xor.b32  	%r2717, %r2715, %r2716;
	xor.b32  	%r2718, %r2717, %r2714;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2649, 15;
	shr.b32 	%rhs, %r2649, 17;
	add.u32 	%r2719, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2649, 13;
	shr.b32 	%rhs, %r2649, 19;
	add.u32 	%r2720, %lhs, %rhs;
	}
	shr.u32 	%r2721, %r2649, 10;
	xor.b32  	%r2722, %r2720, %r2721;
	xor.b32  	%r2723, %r2722, %r2719;
	add.s32 	%r2724, %r2167, %r2718;
	add.s32 	%r2725, %r2724, %r2723;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2701, 26;
	shr.b32 	%rhs, %r2701, 6;
	add.u32 	%r2726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2701, 21;
	shr.b32 	%rhs, %r2701, 11;
	add.u32 	%r2727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2701, 7;
	shr.b32 	%rhs, %r2701, 25;
	add.u32 	%r2728, %lhs, %rhs;
	}
	xor.b32  	%r2729, %r2727, %r2728;
	xor.b32  	%r2730, %r2729, %r2726;
	and.b32  	%r2731, %r2701, %r2663;
	not.b32 	%r2732, %r2701;
	and.b32  	%r2733, %r2625, %r2732;
	or.b32  	%r2734, %r2733, %r2731;
	add.s32 	%r2735, %r2725, %r501;
	add.s32 	%r2736, %r2735, %r2587;
	add.s32 	%r2737, %r2736, %r2734;
	add.s32 	%r2738, %r2737, %r2730;
	add.s32 	%r2739, %r2738, %r2599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 30;
	shr.b32 	%rhs, %r2713, 2;
	add.u32 	%r2740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 19;
	shr.b32 	%rhs, %r2713, 13;
	add.u32 	%r2741, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2713, 10;
	shr.b32 	%rhs, %r2713, 22;
	add.u32 	%r2742, %lhs, %rhs;
	}
	xor.b32  	%r2743, %r2741, %r2742;
	xor.b32  	%r2744, %r2743, %r2740;
	xor.b32  	%r2745, %r2675, %r2637;
	and.b32  	%r2746, %r2713, %r2745;
	not.b32 	%r2747, %r2745;
	and.b32  	%r2748, %r2637, %r2747;
	or.b32  	%r2749, %r2746, %r2748;
	add.s32 	%r2750, %r2744, %r2749;
	add.s32 	%r2751, %r2750, %r2738;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2127, 25;
	shr.b32 	%rhs, %r2127, 7;
	add.u32 	%r2752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2127, 14;
	shr.b32 	%rhs, %r2127, 18;
	add.u32 	%r2753, %lhs, %rhs;
	}
	shr.u32 	%r2754, %r2127, 3;
	xor.b32  	%r2755, %r2753, %r2754;
	xor.b32  	%r2756, %r2755, %r2752;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 15;
	shr.b32 	%rhs, %r2687, 17;
	add.u32 	%r2757, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 13;
	shr.b32 	%rhs, %r2687, 19;
	add.u32 	%r2758, %lhs, %rhs;
	}
	shr.u32 	%r2759, %r2687, 10;
	xor.b32  	%r2760, %r2758, %r2759;
	xor.b32  	%r2761, %r2760, %r2757;
	ld.const.u32 	%r2762, [K+332];
	add.s32 	%r2763, %r2756, %r2762;
	add.s32 	%r2764, %r2763, %r2135;
	add.s32 	%r2765, %r2764, %r2761;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2739, 26;
	shr.b32 	%rhs, %r2739, 6;
	add.u32 	%r2766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2739, 21;
	shr.b32 	%rhs, %r2739, 11;
	add.u32 	%r2767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2739, 7;
	shr.b32 	%rhs, %r2739, 25;
	add.u32 	%r2768, %lhs, %rhs;
	}
	xor.b32  	%r2769, %r2767, %r2768;
	xor.b32  	%r2770, %r2769, %r2766;
	and.b32  	%r2771, %r2739, %r2701;
	not.b32 	%r2772, %r2739;
	and.b32  	%r2773, %r2663, %r2772;
	or.b32  	%r2774, %r2773, %r2771;
	add.s32 	%r2775, %r2765, %r535;
	add.s32 	%r2776, %r2775, %r2625;
	add.s32 	%r2777, %r2776, %r2774;
	add.s32 	%r2778, %r2777, %r2770;
	add.s32 	%r2779, %r2778, %r2637;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 30;
	shr.b32 	%rhs, %r2751, 2;
	add.u32 	%r2780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 19;
	shr.b32 	%rhs, %r2751, 13;
	add.u32 	%r2781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2751, 10;
	shr.b32 	%rhs, %r2751, 22;
	add.u32 	%r2782, %lhs, %rhs;
	}
	xor.b32  	%r2783, %r2781, %r2782;
	xor.b32  	%r2784, %r2783, %r2780;
	xor.b32  	%r2785, %r2713, %r2675;
	and.b32  	%r2786, %r2751, %r2785;
	not.b32 	%r2787, %r2785;
	and.b32  	%r2788, %r2675, %r2787;
	or.b32  	%r2789, %r2786, %r2788;
	add.s32 	%r2790, %r2784, %r2789;
	add.s32 	%r2791, %r2790, %r2778;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2725, 15;
	shr.b32 	%rhs, %r2725, 17;
	add.u32 	%r2792, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2725, 13;
	shr.b32 	%rhs, %r2725, 19;
	add.u32 	%r2793, %lhs, %rhs;
	}
	shr.u32 	%r2794, %r2725, 10;
	xor.b32  	%r2795, %r2793, %r2794;
	xor.b32  	%r2796, %r2795, %r2792;
	ld.const.u32 	%r2797, [K+336];
	add.s32 	%r2798, %r2127, %r2797;
	add.s32 	%r2799, %r2798, %r2537;
	add.s32 	%r2800, %r2799, %r2796;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2779, 26;
	shr.b32 	%rhs, %r2779, 6;
	add.u32 	%r2801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2779, 21;
	shr.b32 	%rhs, %r2779, 11;
	add.u32 	%r2802, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2779, 7;
	shr.b32 	%rhs, %r2779, 25;
	add.u32 	%r2803, %lhs, %rhs;
	}
	xor.b32  	%r2804, %r2802, %r2803;
	xor.b32  	%r2805, %r2804, %r2801;
	and.b32  	%r2806, %r2779, %r2739;
	not.b32 	%r2807, %r2779;
	and.b32  	%r2808, %r2701, %r2807;
	or.b32  	%r2809, %r2808, %r2806;
	add.s32 	%r2810, %r2800, %r568;
	add.s32 	%r2811, %r2810, %r2663;
	add.s32 	%r2812, %r2811, %r2809;
	add.s32 	%r2813, %r2812, %r2805;
	add.s32 	%r2814, %r2813, %r2675;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2791, 30;
	shr.b32 	%rhs, %r2791, 2;
	add.u32 	%r2815, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2791, 19;
	shr.b32 	%rhs, %r2791, 13;
	add.u32 	%r2816, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2791, 10;
	shr.b32 	%rhs, %r2791, 22;
	add.u32 	%r2817, %lhs, %rhs;
	}
	xor.b32  	%r2818, %r2816, %r2817;
	xor.b32  	%r2819, %r2818, %r2815;
	xor.b32  	%r2820, %r2751, %r2713;
	and.b32  	%r2821, %r2791, %r2820;
	not.b32 	%r2822, %r2820;
	and.b32  	%r2823, %r2713, %r2822;
	or.b32  	%r2824, %r2821, %r2823;
	add.s32 	%r2825, %r2819, %r2824;
	add.s32 	%r2826, %r2825, %r2813;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 15;
	shr.b32 	%rhs, %r2765, 17;
	add.u32 	%r2827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 13;
	shr.b32 	%rhs, %r2765, 19;
	add.u32 	%r2828, %lhs, %rhs;
	}
	shr.u32 	%r2829, %r2765, 10;
	xor.b32  	%r2830, %r2828, %r2829;
	xor.b32  	%r2831, %r2830, %r2827;
	add.s32 	%r2832, %r2572, %r458;
	add.s32 	%r2833, %r2832, %r2831;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2814, 26;
	shr.b32 	%rhs, %r2814, 6;
	add.u32 	%r2834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2814, 21;
	shr.b32 	%rhs, %r2814, 11;
	add.u32 	%r2835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2814, 7;
	shr.b32 	%rhs, %r2814, 25;
	add.u32 	%r2836, %lhs, %rhs;
	}
	xor.b32  	%r2837, %r2835, %r2836;
	xor.b32  	%r2838, %r2837, %r2834;
	and.b32  	%r2839, %r2814, %r2779;
	not.b32 	%r2840, %r2814;
	and.b32  	%r2841, %r2739, %r2840;
	or.b32  	%r2842, %r2841, %r2839;
	add.s32 	%r2843, %r2833, %r601;
	add.s32 	%r2844, %r2843, %r2701;
	add.s32 	%r2845, %r2844, %r2842;
	add.s32 	%r2846, %r2845, %r2838;
	add.s32 	%r2847, %r2846, %r2713;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2826, 30;
	shr.b32 	%rhs, %r2826, 2;
	add.u32 	%r2848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2826, 19;
	shr.b32 	%rhs, %r2826, 13;
	add.u32 	%r2849, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2826, 10;
	shr.b32 	%rhs, %r2826, 22;
	add.u32 	%r2850, %lhs, %rhs;
	}
	xor.b32  	%r2851, %r2849, %r2850;
	xor.b32  	%r2852, %r2851, %r2848;
	xor.b32  	%r2853, %r2791, %r2751;
	and.b32  	%r2854, %r2826, %r2853;
	not.b32 	%r2855, %r2853;
	and.b32  	%r2856, %r2751, %r2855;
	or.b32  	%r2857, %r2854, %r2856;
	add.s32 	%r2858, %r2852, %r2857;
	add.s32 	%r2859, %r2858, %r2846;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 15;
	shr.b32 	%rhs, %r2800, 17;
	add.u32 	%r2860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 13;
	shr.b32 	%rhs, %r2800, 19;
	add.u32 	%r2861, %lhs, %rhs;
	}
	shr.u32 	%r2862, %r2800, 10;
	xor.b32  	%r2863, %r2861, %r2862;
	xor.b32  	%r2864, %r2863, %r2860;
	add.s32 	%r2865, %r2864, %r2611;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2847, 26;
	shr.b32 	%rhs, %r2847, 6;
	add.u32 	%r2866, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2847, 21;
	shr.b32 	%rhs, %r2847, 11;
	add.u32 	%r2867, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2847, 7;
	shr.b32 	%rhs, %r2847, 25;
	add.u32 	%r2868, %lhs, %rhs;
	}
	xor.b32  	%r2869, %r2867, %r2868;
	xor.b32  	%r2870, %r2869, %r2866;
	and.b32  	%r2871, %r2847, %r2814;
	not.b32 	%r2872, %r2847;
	and.b32  	%r2873, %r2779, %r2872;
	or.b32  	%r2874, %r2873, %r2871;
	add.s32 	%r2875, %r2865, %r634;
	add.s32 	%r2876, %r2875, %r2739;
	add.s32 	%r2877, %r2876, %r2874;
	add.s32 	%r2878, %r2877, %r2870;
	add.s32 	%r2879, %r2878, %r2751;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2859, 30;
	shr.b32 	%rhs, %r2859, 2;
	add.u32 	%r2880, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2859, 19;
	shr.b32 	%rhs, %r2859, 13;
	add.u32 	%r2881, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2859, 10;
	shr.b32 	%rhs, %r2859, 22;
	add.u32 	%r2882, %lhs, %rhs;
	}
	xor.b32  	%r2883, %r2881, %r2882;
	xor.b32  	%r2884, %r2883, %r2880;
	xor.b32  	%r2885, %r2826, %r2791;
	and.b32  	%r2886, %r2859, %r2885;
	not.b32 	%r2887, %r2885;
	and.b32  	%r2888, %r2791, %r2887;
	or.b32  	%r2889, %r2886, %r2888;
	add.s32 	%r2890, %r2884, %r2889;
	add.s32 	%r2891, %r2890, %r2878;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2833, 15;
	shr.b32 	%rhs, %r2833, 17;
	add.u32 	%r2892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2833, 13;
	shr.b32 	%rhs, %r2833, 19;
	add.u32 	%r2893, %lhs, %rhs;
	}
	shr.u32 	%r2894, %r2833, 10;
	xor.b32  	%r2895, %r2893, %r2894;
	xor.b32  	%r2896, %r2895, %r2892;
	add.s32 	%r2897, %r2896, %r2649;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 26;
	shr.b32 	%rhs, %r2879, 6;
	add.u32 	%r2898, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 21;
	shr.b32 	%rhs, %r2879, 11;
	add.u32 	%r2899, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2879, 7;
	shr.b32 	%rhs, %r2879, 25;
	add.u32 	%r2900, %lhs, %rhs;
	}
	xor.b32  	%r2901, %r2899, %r2900;
	xor.b32  	%r2902, %r2901, %r2898;
	and.b32  	%r2903, %r2879, %r2847;
	not.b32 	%r2904, %r2879;
	and.b32  	%r2905, %r2814, %r2904;
	or.b32  	%r2906, %r2905, %r2903;
	add.s32 	%r2907, %r2897, %r667;
	add.s32 	%r2908, %r2907, %r2779;
	add.s32 	%r2909, %r2908, %r2906;
	add.s32 	%r2910, %r2909, %r2902;
	add.s32 	%r2911, %r2910, %r2791;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2891, 30;
	shr.b32 	%rhs, %r2891, 2;
	add.u32 	%r2912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2891, 19;
	shr.b32 	%rhs, %r2891, 13;
	add.u32 	%r2913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2891, 10;
	shr.b32 	%rhs, %r2891, 22;
	add.u32 	%r2914, %lhs, %rhs;
	}
	xor.b32  	%r2915, %r2913, %r2914;
	xor.b32  	%r2916, %r2915, %r2912;
	xor.b32  	%r2917, %r2859, %r2826;
	and.b32  	%r2918, %r2891, %r2917;
	not.b32 	%r2919, %r2917;
	and.b32  	%r2920, %r2826, %r2919;
	or.b32  	%r2921, %r2918, %r2920;
	add.s32 	%r2922, %r2916, %r2921;
	add.s32 	%r2923, %r2922, %r2910;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2865, 15;
	shr.b32 	%rhs, %r2865, 17;
	add.u32 	%r2924, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2865, 13;
	shr.b32 	%rhs, %r2865, 19;
	add.u32 	%r2925, %lhs, %rhs;
	}
	shr.u32 	%r2926, %r2865, 10;
	xor.b32  	%r2927, %r2925, %r2926;
	xor.b32  	%r2928, %r2927, %r2924;
	add.s32 	%r2929, %r2928, %r2687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2911, 26;
	shr.b32 	%rhs, %r2911, 6;
	add.u32 	%r2930, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2911, 21;
	shr.b32 	%rhs, %r2911, 11;
	add.u32 	%r2931, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2911, 7;
	shr.b32 	%rhs, %r2911, 25;
	add.u32 	%r2932, %lhs, %rhs;
	}
	xor.b32  	%r2933, %r2931, %r2932;
	xor.b32  	%r2934, %r2933, %r2930;
	and.b32  	%r2935, %r2911, %r2879;
	not.b32 	%r2936, %r2911;
	and.b32  	%r2937, %r2847, %r2936;
	or.b32  	%r2938, %r2937, %r2935;
	add.s32 	%r2939, %r2929, %r700;
	add.s32 	%r2940, %r2939, %r2814;
	add.s32 	%r2941, %r2940, %r2938;
	add.s32 	%r2942, %r2941, %r2934;
	add.s32 	%r2943, %r2942, %r2826;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2923, 30;
	shr.b32 	%rhs, %r2923, 2;
	add.u32 	%r2944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2923, 19;
	shr.b32 	%rhs, %r2923, 13;
	add.u32 	%r2945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2923, 10;
	shr.b32 	%rhs, %r2923, 22;
	add.u32 	%r2946, %lhs, %rhs;
	}
	xor.b32  	%r2947, %r2945, %r2946;
	xor.b32  	%r2948, %r2947, %r2944;
	xor.b32  	%r2949, %r2891, %r2859;
	and.b32  	%r2950, %r2923, %r2949;
	not.b32 	%r2951, %r2949;
	and.b32  	%r2952, %r2859, %r2951;
	or.b32  	%r2953, %r2950, %r2952;
	add.s32 	%r2954, %r2948, %r2953;
	add.s32 	%r2955, %r2954, %r2942;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2897, 15;
	shr.b32 	%rhs, %r2897, 17;
	add.u32 	%r2956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2897, 13;
	shr.b32 	%rhs, %r2897, 19;
	add.u32 	%r2957, %lhs, %rhs;
	}
	shr.u32 	%r2958, %r2897, 10;
	xor.b32  	%r2959, %r2957, %r2958;
	xor.b32  	%r2960, %r2959, %r2956;
	add.s32 	%r2961, %r2960, %r2725;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2943, 26;
	shr.b32 	%rhs, %r2943, 6;
	add.u32 	%r2962, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2943, 21;
	shr.b32 	%rhs, %r2943, 11;
	add.u32 	%r2963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2943, 7;
	shr.b32 	%rhs, %r2943, 25;
	add.u32 	%r2964, %lhs, %rhs;
	}
	xor.b32  	%r2965, %r2963, %r2964;
	xor.b32  	%r2966, %r2965, %r2962;
	and.b32  	%r2967, %r2943, %r2911;
	not.b32 	%r2968, %r2943;
	and.b32  	%r2969, %r2879, %r2968;
	or.b32  	%r2970, %r2969, %r2967;
	add.s32 	%r2971, %r2961, %r733;
	add.s32 	%r2972, %r2971, %r2847;
	add.s32 	%r2973, %r2972, %r2970;
	add.s32 	%r2974, %r2973, %r2966;
	add.s32 	%r2975, %r2974, %r2859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 30;
	shr.b32 	%rhs, %r2955, 2;
	add.u32 	%r2976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 19;
	shr.b32 	%rhs, %r2955, 13;
	add.u32 	%r2977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2955, 10;
	shr.b32 	%rhs, %r2955, 22;
	add.u32 	%r2978, %lhs, %rhs;
	}
	xor.b32  	%r2979, %r2977, %r2978;
	xor.b32  	%r2980, %r2979, %r2976;
	xor.b32  	%r2981, %r2923, %r2891;
	and.b32  	%r2982, %r2955, %r2981;
	not.b32 	%r2983, %r2981;
	and.b32  	%r2984, %r2891, %r2983;
	or.b32  	%r2985, %r2982, %r2984;
	add.s32 	%r2986, %r2980, %r2985;
	add.s32 	%r2987, %r2986, %r2974;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2929, 15;
	shr.b32 	%rhs, %r2929, 17;
	add.u32 	%r2988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2929, 13;
	shr.b32 	%rhs, %r2929, 19;
	add.u32 	%r2989, %lhs, %rhs;
	}
	shr.u32 	%r2990, %r2929, 10;
	xor.b32  	%r2991, %r2989, %r2990;
	xor.b32  	%r2992, %r2991, %r2988;
	add.s32 	%r2993, %r2992, %r2765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2975, 26;
	shr.b32 	%rhs, %r2975, 6;
	add.u32 	%r2994, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2975, 21;
	shr.b32 	%rhs, %r2975, 11;
	add.u32 	%r2995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2975, 7;
	shr.b32 	%rhs, %r2975, 25;
	add.u32 	%r2996, %lhs, %rhs;
	}
	xor.b32  	%r2997, %r2995, %r2996;
	xor.b32  	%r2998, %r2997, %r2994;
	and.b32  	%r2999, %r2975, %r2943;
	not.b32 	%r3000, %r2975;
	and.b32  	%r3001, %r2911, %r3000;
	or.b32  	%r3002, %r3001, %r2999;
	add.s32 	%r3003, %r2993, %r766;
	add.s32 	%r3004, %r3003, %r2879;
	add.s32 	%r3005, %r3004, %r3002;
	add.s32 	%r3006, %r3005, %r2998;
	add.s32 	%r3007, %r3006, %r2891;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2987, 30;
	shr.b32 	%rhs, %r2987, 2;
	add.u32 	%r3008, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2987, 19;
	shr.b32 	%rhs, %r2987, 13;
	add.u32 	%r3009, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2987, 10;
	shr.b32 	%rhs, %r2987, 22;
	add.u32 	%r3010, %lhs, %rhs;
	}
	xor.b32  	%r3011, %r3009, %r3010;
	xor.b32  	%r3012, %r3011, %r3008;
	xor.b32  	%r3013, %r2955, %r2923;
	and.b32  	%r3014, %r2987, %r3013;
	not.b32 	%r3015, %r3013;
	and.b32  	%r3016, %r2923, %r3015;
	or.b32  	%r3017, %r3014, %r3016;
	add.s32 	%r3018, %r3012, %r3017;
	add.s32 	%r3019, %r3018, %r3006;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2961, 15;
	shr.b32 	%rhs, %r2961, 17;
	add.u32 	%r3020, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2961, 13;
	shr.b32 	%rhs, %r2961, 19;
	add.u32 	%r3021, %lhs, %rhs;
	}
	shr.u32 	%r3022, %r2961, 10;
	xor.b32  	%r3023, %r3021, %r3022;
	xor.b32  	%r3024, %r3023, %r3020;
	ld.const.u32 	%r3025, [K+340];
	add.s32 	%r3026, %r2800, %r3025;
	add.s32 	%r3027, %r3026, %r3024;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3007, 26;
	shr.b32 	%rhs, %r3007, 6;
	add.u32 	%r3028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3007, 21;
	shr.b32 	%rhs, %r3007, 11;
	add.u32 	%r3029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3007, 7;
	shr.b32 	%rhs, %r3007, 25;
	add.u32 	%r3030, %lhs, %rhs;
	}
	xor.b32  	%r3031, %r3029, %r3030;
	xor.b32  	%r3032, %r3031, %r3028;
	and.b32  	%r3033, %r3007, %r2975;
	not.b32 	%r3034, %r3007;
	and.b32  	%r3035, %r2943, %r3034;
	or.b32  	%r3036, %r3035, %r3033;
	add.s32 	%r3037, %r3027, %r801;
	add.s32 	%r3038, %r3037, %r2911;
	add.s32 	%r3039, %r3038, %r3036;
	add.s32 	%r3040, %r3039, %r3032;
	add.s32 	%r3041, %r3040, %r2923;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3019, 30;
	shr.b32 	%rhs, %r3019, 2;
	add.u32 	%r3042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3019, 19;
	shr.b32 	%rhs, %r3019, 13;
	add.u32 	%r3043, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3019, 10;
	shr.b32 	%rhs, %r3019, 22;
	add.u32 	%r3044, %lhs, %rhs;
	}
	xor.b32  	%r3045, %r3043, %r3044;
	xor.b32  	%r3046, %r3045, %r3042;
	xor.b32  	%r3047, %r2987, %r2955;
	and.b32  	%r3048, %r3019, %r3047;
	not.b32 	%r3049, %r3047;
	and.b32  	%r3050, %r2955, %r3049;
	or.b32  	%r3051, %r3048, %r3050;
	add.s32 	%r3052, %r3046, %r3051;
	add.s32 	%r3053, %r3052, %r3040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2537, 25;
	shr.b32 	%rhs, %r2537, 7;
	add.u32 	%r3054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2537, 14;
	shr.b32 	%rhs, %r2537, 18;
	add.u32 	%r3055, %lhs, %rhs;
	}
	shr.u32 	%r3056, %r2537, 3;
	xor.b32  	%r3057, %r3055, %r3056;
	xor.b32  	%r3058, %r3057, %r3054;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2993, 15;
	shr.b32 	%rhs, %r2993, 17;
	add.u32 	%r3059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2993, 13;
	shr.b32 	%rhs, %r2993, 19;
	add.u32 	%r3060, %lhs, %rhs;
	}
	shr.u32 	%r3061, %r2993, 10;
	xor.b32  	%r3062, %r3060, %r3061;
	xor.b32  	%r3063, %r3062, %r3059;
	add.s32 	%r3064, %r3058, %r2762;
	add.s32 	%r3065, %r3064, %r2833;
	add.s32 	%r3066, %r3065, %r3063;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3041, 26;
	shr.b32 	%rhs, %r3041, 6;
	add.u32 	%r3067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3041, 21;
	shr.b32 	%rhs, %r3041, 11;
	add.u32 	%r3068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3041, 7;
	shr.b32 	%rhs, %r3041, 25;
	add.u32 	%r3069, %lhs, %rhs;
	}
	xor.b32  	%r3070, %r3068, %r3069;
	xor.b32  	%r3071, %r3070, %r3067;
	and.b32  	%r3072, %r3041, %r3007;
	not.b32 	%r3073, %r3041;
	and.b32  	%r3074, %r2975, %r3073;
	or.b32  	%r3075, %r3074, %r3072;
	add.s32 	%r3076, %r3066, %r835;
	add.s32 	%r3077, %r3076, %r2943;
	add.s32 	%r3078, %r3077, %r3075;
	add.s32 	%r3079, %r3078, %r3071;
	add.s32 	%r3080, %r3079, %r2955;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3053, 30;
	shr.b32 	%rhs, %r3053, 2;
	add.u32 	%r3081, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3053, 19;
	shr.b32 	%rhs, %r3053, 13;
	add.u32 	%r3082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3053, 10;
	shr.b32 	%rhs, %r3053, 22;
	add.u32 	%r3083, %lhs, %rhs;
	}
	xor.b32  	%r3084, %r3082, %r3083;
	xor.b32  	%r3085, %r3084, %r3081;
	xor.b32  	%r3086, %r3019, %r2987;
	and.b32  	%r3087, %r3053, %r3086;
	not.b32 	%r3088, %r3086;
	and.b32  	%r3089, %r2987, %r3088;
	or.b32  	%r3090, %r3087, %r3089;
	add.s32 	%r3091, %r3085, %r3090;
	add.s32 	%r3092, %r3091, %r3079;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2572, 25;
	shr.b32 	%rhs, %r2572, 7;
	add.u32 	%r3093, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2572, 14;
	shr.b32 	%rhs, %r2572, 18;
	add.u32 	%r3094, %lhs, %rhs;
	}
	shr.u32 	%r3095, %r2572, 3;
	xor.b32  	%r3096, %r3094, %r3095;
	xor.b32  	%r3097, %r3096, %r3093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3027, 15;
	shr.b32 	%rhs, %r3027, 17;
	add.u32 	%r3098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3027, 13;
	shr.b32 	%rhs, %r3027, 19;
	add.u32 	%r3099, %lhs, %rhs;
	}
	shr.u32 	%r3100, %r3027, 10;
	xor.b32  	%r3101, %r3099, %r3100;
	xor.b32  	%r3102, %r3101, %r3098;
	add.s32 	%r3103, %r2537, %r3097;
	add.s32 	%r3104, %r3103, %r2865;
	add.s32 	%r3105, %r3104, %r3102;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3080, 26;
	shr.b32 	%rhs, %r3080, 6;
	add.u32 	%r3106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3080, 21;
	shr.b32 	%rhs, %r3080, 11;
	add.u32 	%r3107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3080, 7;
	shr.b32 	%rhs, %r3080, 25;
	add.u32 	%r3108, %lhs, %rhs;
	}
	xor.b32  	%r3109, %r3107, %r3108;
	xor.b32  	%r3110, %r3109, %r3106;
	and.b32  	%r3111, %r3080, %r3041;
	not.b32 	%r3112, %r3080;
	and.b32  	%r3113, %r3007, %r3112;
	or.b32  	%r3114, %r3113, %r3111;
	add.s32 	%r3115, %r3105, %r869;
	add.s32 	%r3116, %r3115, %r2975;
	add.s32 	%r3117, %r3116, %r3114;
	add.s32 	%r3118, %r3117, %r3110;
	add.s32 	%r3119, %r3118, %r2987;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3092, 30;
	shr.b32 	%rhs, %r3092, 2;
	add.u32 	%r3120, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3092, 19;
	shr.b32 	%rhs, %r3092, 13;
	add.u32 	%r3121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3092, 10;
	shr.b32 	%rhs, %r3092, 22;
	add.u32 	%r3122, %lhs, %rhs;
	}
	xor.b32  	%r3123, %r3121, %r3122;
	xor.b32  	%r3124, %r3123, %r3120;
	xor.b32  	%r3125, %r3053, %r3019;
	and.b32  	%r3126, %r3092, %r3125;
	not.b32 	%r3127, %r3125;
	and.b32  	%r3128, %r3019, %r3127;
	or.b32  	%r3129, %r3126, %r3128;
	add.s32 	%r3130, %r3124, %r3129;
	add.s32 	%r3131, %r3130, %r3118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 25;
	shr.b32 	%rhs, %r2611, 7;
	add.u32 	%r3132, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2611, 14;
	shr.b32 	%rhs, %r2611, 18;
	add.u32 	%r3133, %lhs, %rhs;
	}
	shr.u32 	%r3134, %r2611, 3;
	xor.b32  	%r3135, %r3133, %r3134;
	xor.b32  	%r3136, %r3135, %r3132;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3066, 15;
	shr.b32 	%rhs, %r3066, 17;
	add.u32 	%r3137, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3066, 13;
	shr.b32 	%rhs, %r3066, 19;
	add.u32 	%r3138, %lhs, %rhs;
	}
	shr.u32 	%r3139, %r3066, 10;
	xor.b32  	%r3140, %r3138, %r3139;
	xor.b32  	%r3141, %r3140, %r3137;
	add.s32 	%r3142, %r3136, %r2572;
	add.s32 	%r3143, %r3142, %r2897;
	add.s32 	%r3144, %r3143, %r3141;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3119, 26;
	shr.b32 	%rhs, %r3119, 6;
	add.u32 	%r3145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3119, 21;
	shr.b32 	%rhs, %r3119, 11;
	add.u32 	%r3146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3119, 7;
	shr.b32 	%rhs, %r3119, 25;
	add.u32 	%r3147, %lhs, %rhs;
	}
	xor.b32  	%r3148, %r3146, %r3147;
	xor.b32  	%r3149, %r3148, %r3145;
	and.b32  	%r3150, %r3119, %r3080;
	not.b32 	%r3151, %r3119;
	and.b32  	%r3152, %r3041, %r3151;
	or.b32  	%r3153, %r3152, %r3150;
	add.s32 	%r3154, %r3144, %r909;
	add.s32 	%r3155, %r3154, %r3007;
	add.s32 	%r3156, %r3155, %r3153;
	add.s32 	%r3157, %r3156, %r3149;
	add.s32 	%r3158, %r3157, %r3019;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3131, 30;
	shr.b32 	%rhs, %r3131, 2;
	add.u32 	%r3159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3131, 19;
	shr.b32 	%rhs, %r3131, 13;
	add.u32 	%r3160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3131, 10;
	shr.b32 	%rhs, %r3131, 22;
	add.u32 	%r3161, %lhs, %rhs;
	}
	xor.b32  	%r3162, %r3160, %r3161;
	xor.b32  	%r3163, %r3162, %r3159;
	xor.b32  	%r3164, %r3092, %r3053;
	and.b32  	%r3165, %r3131, %r3164;
	not.b32 	%r3166, %r3164;
	and.b32  	%r3167, %r3053, %r3166;
	or.b32  	%r3168, %r3165, %r3167;
	add.s32 	%r3169, %r3163, %r3168;
	add.s32 	%r3170, %r3169, %r3157;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2649, 25;
	shr.b32 	%rhs, %r2649, 7;
	add.u32 	%r3171, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2649, 14;
	shr.b32 	%rhs, %r2649, 18;
	add.u32 	%r3172, %lhs, %rhs;
	}
	shr.u32 	%r3173, %r2649, 3;
	xor.b32  	%r3174, %r3172, %r3173;
	xor.b32  	%r3175, %r3174, %r3171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3105, 15;
	shr.b32 	%rhs, %r3105, 17;
	add.u32 	%r3176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3105, 13;
	shr.b32 	%rhs, %r3105, 19;
	add.u32 	%r3177, %lhs, %rhs;
	}
	shr.u32 	%r3178, %r3105, 10;
	xor.b32  	%r3179, %r3177, %r3178;
	xor.b32  	%r3180, %r3179, %r3176;
	add.s32 	%r3181, %r3175, %r2611;
	add.s32 	%r3182, %r3181, %r2929;
	add.s32 	%r3183, %r3182, %r3180;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3158, 26;
	shr.b32 	%rhs, %r3158, 6;
	add.u32 	%r3184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3158, 21;
	shr.b32 	%rhs, %r3158, 11;
	add.u32 	%r3185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3158, 7;
	shr.b32 	%rhs, %r3158, 25;
	add.u32 	%r3186, %lhs, %rhs;
	}
	xor.b32  	%r3187, %r3185, %r3186;
	xor.b32  	%r3188, %r3187, %r3184;
	and.b32  	%r3189, %r3158, %r3119;
	not.b32 	%r3190, %r3158;
	and.b32  	%r3191, %r3080, %r3190;
	or.b32  	%r3192, %r3191, %r3189;
	add.s32 	%r3193, %r3183, %r949;
	add.s32 	%r3194, %r3193, %r3041;
	add.s32 	%r3195, %r3194, %r3192;
	add.s32 	%r3196, %r3195, %r3188;
	add.s32 	%r3197, %r3196, %r3053;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 30;
	shr.b32 	%rhs, %r3170, 2;
	add.u32 	%r3198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 19;
	shr.b32 	%rhs, %r3170, 13;
	add.u32 	%r3199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3170, 10;
	shr.b32 	%rhs, %r3170, 22;
	add.u32 	%r3200, %lhs, %rhs;
	}
	xor.b32  	%r3201, %r3199, %r3200;
	xor.b32  	%r3202, %r3201, %r3198;
	xor.b32  	%r3203, %r3131, %r3092;
	and.b32  	%r3204, %r3170, %r3203;
	not.b32 	%r3205, %r3203;
	and.b32  	%r3206, %r3092, %r3205;
	or.b32  	%r3207, %r3204, %r3206;
	add.s32 	%r3208, %r3202, %r3207;
	add.s32 	%r3209, %r3208, %r3196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 25;
	shr.b32 	%rhs, %r2687, 7;
	add.u32 	%r3210, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2687, 14;
	shr.b32 	%rhs, %r2687, 18;
	add.u32 	%r3211, %lhs, %rhs;
	}
	shr.u32 	%r3212, %r2687, 3;
	xor.b32  	%r3213, %r3211, %r3212;
	xor.b32  	%r3214, %r3213, %r3210;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3144, 15;
	shr.b32 	%rhs, %r3144, 17;
	add.u32 	%r3215, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3144, 13;
	shr.b32 	%rhs, %r3144, 19;
	add.u32 	%r3216, %lhs, %rhs;
	}
	shr.u32 	%r3217, %r3144, 10;
	xor.b32  	%r3218, %r3216, %r3217;
	xor.b32  	%r3219, %r3218, %r3215;
	add.s32 	%r3220, %r3214, %r2649;
	add.s32 	%r3221, %r3220, %r2961;
	add.s32 	%r3222, %r3221, %r3219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 26;
	shr.b32 	%rhs, %r3197, 6;
	add.u32 	%r3223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 21;
	shr.b32 	%rhs, %r3197, 11;
	add.u32 	%r3224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3197, 7;
	shr.b32 	%rhs, %r3197, 25;
	add.u32 	%r3225, %lhs, %rhs;
	}
	xor.b32  	%r3226, %r3224, %r3225;
	xor.b32  	%r3227, %r3226, %r3223;
	and.b32  	%r3228, %r3197, %r3158;
	not.b32 	%r3229, %r3197;
	and.b32  	%r3230, %r3119, %r3229;
	or.b32  	%r3231, %r3230, %r3228;
	add.s32 	%r3232, %r3222, %r989;
	add.s32 	%r3233, %r3232, %r3080;
	add.s32 	%r3234, %r3233, %r3231;
	add.s32 	%r3235, %r3234, %r3227;
	add.s32 	%r3236, %r3235, %r3092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3209, 30;
	shr.b32 	%rhs, %r3209, 2;
	add.u32 	%r3237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3209, 19;
	shr.b32 	%rhs, %r3209, 13;
	add.u32 	%r3238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3209, 10;
	shr.b32 	%rhs, %r3209, 22;
	add.u32 	%r3239, %lhs, %rhs;
	}
	xor.b32  	%r3240, %r3238, %r3239;
	xor.b32  	%r3241, %r3240, %r3237;
	xor.b32  	%r3242, %r3170, %r3131;
	and.b32  	%r3243, %r3209, %r3242;
	not.b32 	%r3244, %r3242;
	and.b32  	%r3245, %r3131, %r3244;
	or.b32  	%r3246, %r3243, %r3245;
	add.s32 	%r3247, %r3241, %r3246;
	add.s32 	%r3248, %r3247, %r3235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2725, 25;
	shr.b32 	%rhs, %r2725, 7;
	add.u32 	%r3249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2725, 14;
	shr.b32 	%rhs, %r2725, 18;
	add.u32 	%r3250, %lhs, %rhs;
	}
	shr.u32 	%r3251, %r2725, 3;
	xor.b32  	%r3252, %r3250, %r3251;
	xor.b32  	%r3253, %r3252, %r3249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 15;
	shr.b32 	%rhs, %r3183, 17;
	add.u32 	%r3254, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 13;
	shr.b32 	%rhs, %r3183, 19;
	add.u32 	%r3255, %lhs, %rhs;
	}
	shr.u32 	%r3256, %r3183, 10;
	xor.b32  	%r3257, %r3255, %r3256;
	xor.b32  	%r3258, %r3257, %r3254;
	add.s32 	%r3259, %r3253, %r2687;
	add.s32 	%r3260, %r3259, %r2993;
	add.s32 	%r3261, %r3260, %r3258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3236, 26;
	shr.b32 	%rhs, %r3236, 6;
	add.u32 	%r3262, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3236, 21;
	shr.b32 	%rhs, %r3236, 11;
	add.u32 	%r3263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3236, 7;
	shr.b32 	%rhs, %r3236, 25;
	add.u32 	%r3264, %lhs, %rhs;
	}
	xor.b32  	%r3265, %r3263, %r3264;
	xor.b32  	%r3266, %r3265, %r3262;
	and.b32  	%r3267, %r3236, %r3197;
	not.b32 	%r3268, %r3236;
	and.b32  	%r3269, %r3158, %r3268;
	or.b32  	%r3270, %r3269, %r3267;
	add.s32 	%r3271, %r3261, %r1029;
	add.s32 	%r3272, %r3271, %r3119;
	add.s32 	%r3273, %r3272, %r3270;
	add.s32 	%r3274, %r3273, %r3266;
	add.s32 	%r3275, %r3274, %r3131;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3248, 30;
	shr.b32 	%rhs, %r3248, 2;
	add.u32 	%r3276, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3248, 19;
	shr.b32 	%rhs, %r3248, 13;
	add.u32 	%r3277, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3248, 10;
	shr.b32 	%rhs, %r3248, 22;
	add.u32 	%r3278, %lhs, %rhs;
	}
	xor.b32  	%r3279, %r3277, %r3278;
	xor.b32  	%r3280, %r3279, %r3276;
	xor.b32  	%r3281, %r3209, %r3170;
	and.b32  	%r3282, %r3248, %r3281;
	not.b32 	%r3283, %r3281;
	and.b32  	%r3284, %r3170, %r3283;
	or.b32  	%r3285, %r3282, %r3284;
	add.s32 	%r3286, %r3280, %r3285;
	add.s32 	%r3287, %r3286, %r3274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 25;
	shr.b32 	%rhs, %r2765, 7;
	add.u32 	%r3288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2765, 14;
	shr.b32 	%rhs, %r2765, 18;
	add.u32 	%r3289, %lhs, %rhs;
	}
	shr.u32 	%r3290, %r2765, 3;
	xor.b32  	%r3291, %r3289, %r3290;
	xor.b32  	%r3292, %r3291, %r3288;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3222, 15;
	shr.b32 	%rhs, %r3222, 17;
	add.u32 	%r3293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3222, 13;
	shr.b32 	%rhs, %r3222, 19;
	add.u32 	%r3294, %lhs, %rhs;
	}
	shr.u32 	%r3295, %r3222, 10;
	xor.b32  	%r3296, %r3294, %r3295;
	xor.b32  	%r3297, %r3296, %r3293;
	add.s32 	%r3298, %r3292, %r2725;
	add.s32 	%r3299, %r3298, %r3027;
	add.s32 	%r3300, %r3299, %r3297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3275, 26;
	shr.b32 	%rhs, %r3275, 6;
	add.u32 	%r3301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3275, 21;
	shr.b32 	%rhs, %r3275, 11;
	add.u32 	%r3302, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3275, 7;
	shr.b32 	%rhs, %r3275, 25;
	add.u32 	%r3303, %lhs, %rhs;
	}
	xor.b32  	%r3304, %r3302, %r3303;
	xor.b32  	%r3305, %r3304, %r3301;
	and.b32  	%r3306, %r3275, %r3236;
	not.b32 	%r3307, %r3275;
	and.b32  	%r3308, %r3197, %r3307;
	or.b32  	%r3309, %r3308, %r3306;
	add.s32 	%r3310, %r3300, %r1069;
	add.s32 	%r3311, %r3310, %r3158;
	add.s32 	%r3312, %r3311, %r3309;
	add.s32 	%r3313, %r3312, %r3305;
	add.s32 	%r3314, %r3313, %r3170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3287, 30;
	shr.b32 	%rhs, %r3287, 2;
	add.u32 	%r3315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3287, 19;
	shr.b32 	%rhs, %r3287, 13;
	add.u32 	%r3316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3287, 10;
	shr.b32 	%rhs, %r3287, 22;
	add.u32 	%r3317, %lhs, %rhs;
	}
	xor.b32  	%r3318, %r3316, %r3317;
	xor.b32  	%r3319, %r3318, %r3315;
	xor.b32  	%r3320, %r3248, %r3209;
	and.b32  	%r3321, %r3287, %r3320;
	not.b32 	%r3322, %r3320;
	and.b32  	%r3323, %r3209, %r3322;
	or.b32  	%r3324, %r3321, %r3323;
	add.s32 	%r3325, %r3319, %r3324;
	add.s32 	%r3326, %r3325, %r3313;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 25;
	shr.b32 	%rhs, %r2800, 7;
	add.u32 	%r3327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2800, 14;
	shr.b32 	%rhs, %r2800, 18;
	add.u32 	%r3328, %lhs, %rhs;
	}
	shr.u32 	%r3329, %r2800, 3;
	xor.b32  	%r3330, %r3328, %r3329;
	xor.b32  	%r3331, %r3330, %r3327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3261, 15;
	shr.b32 	%rhs, %r3261, 17;
	add.u32 	%r3332, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3261, 13;
	shr.b32 	%rhs, %r3261, 19;
	add.u32 	%r3333, %lhs, %rhs;
	}
	shr.u32 	%r3334, %r3261, 10;
	xor.b32  	%r3335, %r3333, %r3334;
	xor.b32  	%r3336, %r3335, %r3332;
	add.s32 	%r3337, %r3331, %r2765;
	add.s32 	%r3338, %r3337, %r3066;
	add.s32 	%r3339, %r3338, %r3336;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 26;
	shr.b32 	%rhs, %r3314, 6;
	add.u32 	%r3340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 21;
	shr.b32 	%rhs, %r3314, 11;
	add.u32 	%r3341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3314, 7;
	shr.b32 	%rhs, %r3314, 25;
	add.u32 	%r3342, %lhs, %rhs;
	}
	xor.b32  	%r3343, %r3341, %r3342;
	xor.b32  	%r3344, %r3343, %r3340;
	and.b32  	%r3345, %r3314, %r3275;
	not.b32 	%r3346, %r3314;
	and.b32  	%r3347, %r3236, %r3346;
	or.b32  	%r3348, %r3347, %r3345;
	add.s32 	%r3349, %r3339, %r1109;
	add.s32 	%r3350, %r3349, %r3197;
	add.s32 	%r3351, %r3350, %r3348;
	add.s32 	%r3352, %r3351, %r3344;
	add.s32 	%r3353, %r3352, %r3209;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 30;
	shr.b32 	%rhs, %r3326, 2;
	add.u32 	%r3354, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 19;
	shr.b32 	%rhs, %r3326, 13;
	add.u32 	%r3355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3326, 10;
	shr.b32 	%rhs, %r3326, 22;
	add.u32 	%r3356, %lhs, %rhs;
	}
	xor.b32  	%r3357, %r3355, %r3356;
	xor.b32  	%r3358, %r3357, %r3354;
	xor.b32  	%r3359, %r3287, %r3248;
	and.b32  	%r3360, %r3326, %r3359;
	not.b32 	%r3361, %r3359;
	and.b32  	%r3362, %r3248, %r3361;
	or.b32  	%r3363, %r3360, %r3362;
	add.s32 	%r3364, %r3358, %r3363;
	add.s32 	%r3365, %r3364, %r3352;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2833, 25;
	shr.b32 	%rhs, %r2833, 7;
	add.u32 	%r3366, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2833, 14;
	shr.b32 	%rhs, %r2833, 18;
	add.u32 	%r3367, %lhs, %rhs;
	}
	shr.u32 	%r3368, %r2833, 3;
	xor.b32  	%r3369, %r3367, %r3368;
	xor.b32  	%r3370, %r3369, %r3366;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3300, 15;
	shr.b32 	%rhs, %r3300, 17;
	add.u32 	%r3371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3300, 13;
	shr.b32 	%rhs, %r3300, 19;
	add.u32 	%r3372, %lhs, %rhs;
	}
	shr.u32 	%r3373, %r3300, 10;
	xor.b32  	%r3374, %r3372, %r3373;
	xor.b32  	%r3375, %r3374, %r3371;
	add.s32 	%r3376, %r3370, %r2800;
	add.s32 	%r3377, %r3376, %r3105;
	add.s32 	%r3378, %r3377, %r3375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3353, 26;
	shr.b32 	%rhs, %r3353, 6;
	add.u32 	%r3379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3353, 21;
	shr.b32 	%rhs, %r3353, 11;
	add.u32 	%r3380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3353, 7;
	shr.b32 	%rhs, %r3353, 25;
	add.u32 	%r3381, %lhs, %rhs;
	}
	xor.b32  	%r3382, %r3380, %r3381;
	xor.b32  	%r3383, %r3382, %r3379;
	and.b32  	%r3384, %r3353, %r3314;
	not.b32 	%r3385, %r3353;
	and.b32  	%r3386, %r3275, %r3385;
	or.b32  	%r3387, %r3386, %r3384;
	add.s32 	%r3388, %r3378, %r1149;
	add.s32 	%r3389, %r3388, %r3236;
	add.s32 	%r3390, %r3389, %r3387;
	add.s32 	%r3391, %r3390, %r3383;
	add.s32 	%r3392, %r3391, %r3248;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3365, 30;
	shr.b32 	%rhs, %r3365, 2;
	add.u32 	%r3393, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3365, 19;
	shr.b32 	%rhs, %r3365, 13;
	add.u32 	%r3394, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3365, 10;
	shr.b32 	%rhs, %r3365, 22;
	add.u32 	%r3395, %lhs, %rhs;
	}
	xor.b32  	%r3396, %r3394, %r3395;
	xor.b32  	%r3397, %r3396, %r3393;
	xor.b32  	%r3398, %r3326, %r3287;
	and.b32  	%r3399, %r3365, %r3398;
	not.b32 	%r3400, %r3398;
	and.b32  	%r3401, %r3287, %r3400;
	or.b32  	%r3402, %r3399, %r3401;
	add.s32 	%r3403, %r3397, %r3402;
	add.s32 	%r3404, %r3403, %r3391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2865, 25;
	shr.b32 	%rhs, %r2865, 7;
	add.u32 	%r3405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2865, 14;
	shr.b32 	%rhs, %r2865, 18;
	add.u32 	%r3406, %lhs, %rhs;
	}
	shr.u32 	%r3407, %r2865, 3;
	xor.b32  	%r3408, %r3406, %r3407;
	xor.b32  	%r3409, %r3408, %r3405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3339, 15;
	shr.b32 	%rhs, %r3339, 17;
	add.u32 	%r3410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3339, 13;
	shr.b32 	%rhs, %r3339, 19;
	add.u32 	%r3411, %lhs, %rhs;
	}
	shr.u32 	%r3412, %r3339, 10;
	xor.b32  	%r3413, %r3411, %r3412;
	xor.b32  	%r3414, %r3413, %r3410;
	add.s32 	%r3415, %r3409, %r2833;
	add.s32 	%r3416, %r3415, %r3144;
	add.s32 	%r3417, %r3416, %r3414;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 26;
	shr.b32 	%rhs, %r3392, 6;
	add.u32 	%r3418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 21;
	shr.b32 	%rhs, %r3392, 11;
	add.u32 	%r3419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3392, 7;
	shr.b32 	%rhs, %r3392, 25;
	add.u32 	%r3420, %lhs, %rhs;
	}
	xor.b32  	%r3421, %r3419, %r3420;
	xor.b32  	%r3422, %r3421, %r3418;
	and.b32  	%r3423, %r3392, %r3353;
	not.b32 	%r3424, %r3392;
	and.b32  	%r3425, %r3314, %r3424;
	or.b32  	%r3426, %r3425, %r3423;
	add.s32 	%r3427, %r3417, %r1189;
	add.s32 	%r3428, %r3427, %r3275;
	add.s32 	%r3429, %r3428, %r3426;
	add.s32 	%r3430, %r3429, %r3422;
	add.s32 	%r3431, %r3430, %r3287;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3404, 30;
	shr.b32 	%rhs, %r3404, 2;
	add.u32 	%r3432, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3404, 19;
	shr.b32 	%rhs, %r3404, 13;
	add.u32 	%r3433, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3404, 10;
	shr.b32 	%rhs, %r3404, 22;
	add.u32 	%r3434, %lhs, %rhs;
	}
	xor.b32  	%r3435, %r3433, %r3434;
	xor.b32  	%r3436, %r3435, %r3432;
	xor.b32  	%r3437, %r3365, %r3326;
	and.b32  	%r3438, %r3404, %r3437;
	not.b32 	%r3439, %r3437;
	and.b32  	%r3440, %r3326, %r3439;
	or.b32  	%r3441, %r3438, %r3440;
	add.s32 	%r3442, %r3436, %r3441;
	add.s32 	%r3443, %r3442, %r3430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2897, 25;
	shr.b32 	%rhs, %r2897, 7;
	add.u32 	%r3444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2897, 14;
	shr.b32 	%rhs, %r2897, 18;
	add.u32 	%r3445, %lhs, %rhs;
	}
	shr.u32 	%r3446, %r2897, 3;
	xor.b32  	%r3447, %r3445, %r3446;
	xor.b32  	%r3448, %r3447, %r3444;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 15;
	shr.b32 	%rhs, %r3378, 17;
	add.u32 	%r3449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 13;
	shr.b32 	%rhs, %r3378, 19;
	add.u32 	%r3450, %lhs, %rhs;
	}
	shr.u32 	%r3451, %r3378, 10;
	xor.b32  	%r3452, %r3450, %r3451;
	xor.b32  	%r3453, %r3452, %r3449;
	add.s32 	%r3454, %r3448, %r2865;
	add.s32 	%r3455, %r3454, %r3183;
	add.s32 	%r3456, %r3455, %r3453;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3431, 26;
	shr.b32 	%rhs, %r3431, 6;
	add.u32 	%r3457, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3431, 21;
	shr.b32 	%rhs, %r3431, 11;
	add.u32 	%r3458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3431, 7;
	shr.b32 	%rhs, %r3431, 25;
	add.u32 	%r3459, %lhs, %rhs;
	}
	xor.b32  	%r3460, %r3458, %r3459;
	xor.b32  	%r3461, %r3460, %r3457;
	and.b32  	%r3462, %r3431, %r3392;
	not.b32 	%r3463, %r3431;
	and.b32  	%r3464, %r3353, %r3463;
	or.b32  	%r3465, %r3464, %r3462;
	add.s32 	%r3466, %r3456, %r1229;
	add.s32 	%r3467, %r3466, %r3314;
	add.s32 	%r3468, %r3467, %r3465;
	add.s32 	%r3469, %r3468, %r3461;
	add.s32 	%r3470, %r3469, %r3326;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 30;
	shr.b32 	%rhs, %r3443, 2;
	add.u32 	%r3471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 19;
	shr.b32 	%rhs, %r3443, 13;
	add.u32 	%r3472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3443, 10;
	shr.b32 	%rhs, %r3443, 22;
	add.u32 	%r3473, %lhs, %rhs;
	}
	xor.b32  	%r3474, %r3472, %r3473;
	xor.b32  	%r3475, %r3474, %r3471;
	xor.b32  	%r3476, %r3404, %r3365;
	and.b32  	%r3477, %r3443, %r3476;
	not.b32 	%r3478, %r3476;
	and.b32  	%r3479, %r3365, %r3478;
	or.b32  	%r3480, %r3477, %r3479;
	add.s32 	%r3481, %r3475, %r3480;
	add.s32 	%r3482, %r3481, %r3469;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2929, 25;
	shr.b32 	%rhs, %r2929, 7;
	add.u32 	%r3483, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2929, 14;
	shr.b32 	%rhs, %r2929, 18;
	add.u32 	%r3484, %lhs, %rhs;
	}
	shr.u32 	%r3485, %r2929, 3;
	xor.b32  	%r3486, %r3484, %r3485;
	xor.b32  	%r3487, %r3486, %r3483;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3417, 15;
	shr.b32 	%rhs, %r3417, 17;
	add.u32 	%r3488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3417, 13;
	shr.b32 	%rhs, %r3417, 19;
	add.u32 	%r3489, %lhs, %rhs;
	}
	shr.u32 	%r3490, %r3417, 10;
	xor.b32  	%r3491, %r3489, %r3490;
	xor.b32  	%r3492, %r3491, %r3488;
	add.s32 	%r3493, %r3487, %r2897;
	add.s32 	%r3494, %r3493, %r3222;
	add.s32 	%r3495, %r3494, %r3492;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3470, 26;
	shr.b32 	%rhs, %r3470, 6;
	add.u32 	%r3496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3470, 21;
	shr.b32 	%rhs, %r3470, 11;
	add.u32 	%r3497, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3470, 7;
	shr.b32 	%rhs, %r3470, 25;
	add.u32 	%r3498, %lhs, %rhs;
	}
	xor.b32  	%r3499, %r3497, %r3498;
	xor.b32  	%r3500, %r3499, %r3496;
	and.b32  	%r3501, %r3470, %r3431;
	not.b32 	%r3502, %r3470;
	and.b32  	%r3503, %r3392, %r3502;
	or.b32  	%r3504, %r3503, %r3501;
	add.s32 	%r3505, %r3495, %r1269;
	add.s32 	%r3506, %r3505, %r3353;
	add.s32 	%r3507, %r3506, %r3504;
	add.s32 	%r3508, %r3507, %r3500;
	add.s32 	%r3509, %r3508, %r3365;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3482, 30;
	shr.b32 	%rhs, %r3482, 2;
	add.u32 	%r3510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3482, 19;
	shr.b32 	%rhs, %r3482, 13;
	add.u32 	%r3511, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3482, 10;
	shr.b32 	%rhs, %r3482, 22;
	add.u32 	%r3512, %lhs, %rhs;
	}
	xor.b32  	%r3513, %r3511, %r3512;
	xor.b32  	%r3514, %r3513, %r3510;
	xor.b32  	%r3515, %r3443, %r3404;
	and.b32  	%r3516, %r3482, %r3515;
	not.b32 	%r3517, %r3515;
	and.b32  	%r3518, %r3404, %r3517;
	or.b32  	%r3519, %r3516, %r3518;
	add.s32 	%r3520, %r3514, %r3519;
	add.s32 	%r3521, %r3520, %r3508;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2961, 25;
	shr.b32 	%rhs, %r2961, 7;
	add.u32 	%r3522, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2961, 14;
	shr.b32 	%rhs, %r2961, 18;
	add.u32 	%r3523, %lhs, %rhs;
	}
	shr.u32 	%r3524, %r2961, 3;
	xor.b32  	%r3525, %r3523, %r3524;
	xor.b32  	%r3526, %r3525, %r3522;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3456, 15;
	shr.b32 	%rhs, %r3456, 17;
	add.u32 	%r3527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3456, 13;
	shr.b32 	%rhs, %r3456, 19;
	add.u32 	%r3528, %lhs, %rhs;
	}
	shr.u32 	%r3529, %r3456, 10;
	xor.b32  	%r3530, %r3528, %r3529;
	xor.b32  	%r3531, %r3530, %r3527;
	add.s32 	%r3532, %r3526, %r2929;
	add.s32 	%r3533, %r3532, %r3261;
	add.s32 	%r3534, %r3533, %r3531;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3509, 26;
	shr.b32 	%rhs, %r3509, 6;
	add.u32 	%r3535, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3509, 21;
	shr.b32 	%rhs, %r3509, 11;
	add.u32 	%r3536, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3509, 7;
	shr.b32 	%rhs, %r3509, 25;
	add.u32 	%r3537, %lhs, %rhs;
	}
	xor.b32  	%r3538, %r3536, %r3537;
	xor.b32  	%r3539, %r3538, %r3535;
	and.b32  	%r3540, %r3509, %r3470;
	not.b32 	%r3541, %r3509;
	and.b32  	%r3542, %r3431, %r3541;
	or.b32  	%r3543, %r3542, %r3540;
	add.s32 	%r3544, %r3534, %r1309;
	add.s32 	%r3545, %r3544, %r3392;
	add.s32 	%r3546, %r3545, %r3543;
	add.s32 	%r3547, %r3546, %r3539;
	add.s32 	%r3548, %r3547, %r3404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3521, 30;
	shr.b32 	%rhs, %r3521, 2;
	add.u32 	%r3549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3521, 19;
	shr.b32 	%rhs, %r3521, 13;
	add.u32 	%r3550, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3521, 10;
	shr.b32 	%rhs, %r3521, 22;
	add.u32 	%r3551, %lhs, %rhs;
	}
	xor.b32  	%r3552, %r3550, %r3551;
	xor.b32  	%r3553, %r3552, %r3549;
	xor.b32  	%r3554, %r3482, %r3443;
	and.b32  	%r3555, %r3521, %r3554;
	not.b32 	%r3556, %r3554;
	and.b32  	%r3557, %r3443, %r3556;
	or.b32  	%r3558, %r3555, %r3557;
	add.s32 	%r3559, %r3553, %r3558;
	add.s32 	%r3560, %r3559, %r3547;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2993, 25;
	shr.b32 	%rhs, %r2993, 7;
	add.u32 	%r3561, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2993, 14;
	shr.b32 	%rhs, %r2993, 18;
	add.u32 	%r3562, %lhs, %rhs;
	}
	shr.u32 	%r3563, %r2993, 3;
	xor.b32  	%r3564, %r3562, %r3563;
	xor.b32  	%r3565, %r3564, %r3561;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3495, 15;
	shr.b32 	%rhs, %r3495, 17;
	add.u32 	%r3566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3495, 13;
	shr.b32 	%rhs, %r3495, 19;
	add.u32 	%r3567, %lhs, %rhs;
	}
	shr.u32 	%r3568, %r3495, 10;
	xor.b32  	%r3569, %r3567, %r3568;
	xor.b32  	%r3570, %r3569, %r3566;
	add.s32 	%r3571, %r3565, %r2961;
	add.s32 	%r3572, %r3571, %r3300;
	add.s32 	%r3573, %r3572, %r3570;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 26;
	shr.b32 	%rhs, %r3548, 6;
	add.u32 	%r3574, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 21;
	shr.b32 	%rhs, %r3548, 11;
	add.u32 	%r3575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3548, 7;
	shr.b32 	%rhs, %r3548, 25;
	add.u32 	%r3576, %lhs, %rhs;
	}
	xor.b32  	%r3577, %r3575, %r3576;
	xor.b32  	%r3578, %r3577, %r3574;
	and.b32  	%r3579, %r3548, %r3509;
	not.b32 	%r3580, %r3548;
	and.b32  	%r3581, %r3470, %r3580;
	or.b32  	%r3582, %r3581, %r3579;
	add.s32 	%r3583, %r3573, %r1349;
	add.s32 	%r3584, %r3583, %r3431;
	add.s32 	%r3585, %r3584, %r3582;
	add.s32 	%r3586, %r3585, %r3578;
	add.s32 	%r3587, %r3586, %r3443;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3560, 30;
	shr.b32 	%rhs, %r3560, 2;
	add.u32 	%r3588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3560, 19;
	shr.b32 	%rhs, %r3560, 13;
	add.u32 	%r3589, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3560, 10;
	shr.b32 	%rhs, %r3560, 22;
	add.u32 	%r3590, %lhs, %rhs;
	}
	xor.b32  	%r3591, %r3589, %r3590;
	xor.b32  	%r3592, %r3591, %r3588;
	xor.b32  	%r3593, %r3521, %r3482;
	and.b32  	%r3594, %r3560, %r3593;
	not.b32 	%r3595, %r3593;
	and.b32  	%r3596, %r3482, %r3595;
	or.b32  	%r3597, %r3594, %r3596;
	add.s32 	%r3598, %r3592, %r3597;
	add.s32 	%r3599, %r3598, %r3586;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3027, 25;
	shr.b32 	%rhs, %r3027, 7;
	add.u32 	%r3600, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3027, 14;
	shr.b32 	%rhs, %r3027, 18;
	add.u32 	%r3601, %lhs, %rhs;
	}
	shr.u32 	%r3602, %r3027, 3;
	xor.b32  	%r3603, %r3601, %r3602;
	xor.b32  	%r3604, %r3603, %r3600;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3534, 15;
	shr.b32 	%rhs, %r3534, 17;
	add.u32 	%r3605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3534, 13;
	shr.b32 	%rhs, %r3534, 19;
	add.u32 	%r3606, %lhs, %rhs;
	}
	shr.u32 	%r3607, %r3534, 10;
	xor.b32  	%r3608, %r3606, %r3607;
	xor.b32  	%r3609, %r3608, %r3605;
	add.s32 	%r3610, %r3604, %r2993;
	add.s32 	%r3611, %r3610, %r3339;
	add.s32 	%r3612, %r3611, %r3609;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3587, 26;
	shr.b32 	%rhs, %r3587, 6;
	add.u32 	%r3613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3587, 21;
	shr.b32 	%rhs, %r3587, 11;
	add.u32 	%r3614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3587, 7;
	shr.b32 	%rhs, %r3587, 25;
	add.u32 	%r3615, %lhs, %rhs;
	}
	xor.b32  	%r3616, %r3614, %r3615;
	xor.b32  	%r3617, %r3616, %r3613;
	and.b32  	%r3618, %r3587, %r3548;
	not.b32 	%r3619, %r3587;
	and.b32  	%r3620, %r3509, %r3619;
	or.b32  	%r3621, %r3620, %r3618;
	add.s32 	%r3622, %r3612, %r1389;
	add.s32 	%r3623, %r3622, %r3470;
	add.s32 	%r3624, %r3623, %r3621;
	add.s32 	%r3625, %r3624, %r3617;
	add.s32 	%r3626, %r3625, %r3482;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3599, 30;
	shr.b32 	%rhs, %r3599, 2;
	add.u32 	%r3627, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3599, 19;
	shr.b32 	%rhs, %r3599, 13;
	add.u32 	%r3628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3599, 10;
	shr.b32 	%rhs, %r3599, 22;
	add.u32 	%r3629, %lhs, %rhs;
	}
	xor.b32  	%r3630, %r3628, %r3629;
	xor.b32  	%r3631, %r3630, %r3627;
	xor.b32  	%r3632, %r3560, %r3521;
	and.b32  	%r3633, %r3599, %r3632;
	not.b32 	%r3634, %r3632;
	and.b32  	%r3635, %r3521, %r3634;
	or.b32  	%r3636, %r3633, %r3635;
	add.s32 	%r3637, %r3631, %r3636;
	add.s32 	%r3638, %r3637, %r3625;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3066, 25;
	shr.b32 	%rhs, %r3066, 7;
	add.u32 	%r3639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3066, 14;
	shr.b32 	%rhs, %r3066, 18;
	add.u32 	%r3640, %lhs, %rhs;
	}
	shr.u32 	%r3641, %r3066, 3;
	xor.b32  	%r3642, %r3640, %r3641;
	xor.b32  	%r3643, %r3642, %r3639;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3573, 15;
	shr.b32 	%rhs, %r3573, 17;
	add.u32 	%r3644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3573, 13;
	shr.b32 	%rhs, %r3573, 19;
	add.u32 	%r3645, %lhs, %rhs;
	}
	shr.u32 	%r3646, %r3573, 10;
	xor.b32  	%r3647, %r3645, %r3646;
	xor.b32  	%r3648, %r3647, %r3644;
	add.s32 	%r3649, %r3643, %r3027;
	add.s32 	%r3650, %r3649, %r3378;
	add.s32 	%r3651, %r3650, %r3648;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3626, 26;
	shr.b32 	%rhs, %r3626, 6;
	add.u32 	%r3652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3626, 21;
	shr.b32 	%rhs, %r3626, 11;
	add.u32 	%r3653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3626, 7;
	shr.b32 	%rhs, %r3626, 25;
	add.u32 	%r3654, %lhs, %rhs;
	}
	xor.b32  	%r3655, %r3653, %r3654;
	xor.b32  	%r3656, %r3655, %r3652;
	and.b32  	%r3657, %r3626, %r3587;
	not.b32 	%r3658, %r3626;
	and.b32  	%r3659, %r3548, %r3658;
	or.b32  	%r3660, %r3659, %r3657;
	add.s32 	%r3661, %r3651, %r1429;
	add.s32 	%r3662, %r3661, %r3509;
	add.s32 	%r3663, %r3662, %r3660;
	add.s32 	%r3664, %r3663, %r3656;
	add.s32 	%r3665, %r3664, %r3521;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3638, 30;
	shr.b32 	%rhs, %r3638, 2;
	add.u32 	%r3666, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3638, 19;
	shr.b32 	%rhs, %r3638, 13;
	add.u32 	%r3667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3638, 10;
	shr.b32 	%rhs, %r3638, 22;
	add.u32 	%r3668, %lhs, %rhs;
	}
	xor.b32  	%r3669, %r3667, %r3668;
	xor.b32  	%r3670, %r3669, %r3666;
	xor.b32  	%r3671, %r3599, %r3560;
	and.b32  	%r3672, %r3638, %r3671;
	not.b32 	%r3673, %r3671;
	and.b32  	%r3674, %r3560, %r3673;
	or.b32  	%r3675, %r3672, %r3674;
	add.s32 	%r3676, %r3670, %r3675;
	add.s32 	%r3677, %r3676, %r3664;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3105, 25;
	shr.b32 	%rhs, %r3105, 7;
	add.u32 	%r3678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3105, 14;
	shr.b32 	%rhs, %r3105, 18;
	add.u32 	%r3679, %lhs, %rhs;
	}
	shr.u32 	%r3680, %r3105, 3;
	xor.b32  	%r3681, %r3679, %r3680;
	xor.b32  	%r3682, %r3681, %r3678;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3612, 15;
	shr.b32 	%rhs, %r3612, 17;
	add.u32 	%r3683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3612, 13;
	shr.b32 	%rhs, %r3612, 19;
	add.u32 	%r3684, %lhs, %rhs;
	}
	shr.u32 	%r3685, %r3612, 10;
	xor.b32  	%r3686, %r3684, %r3685;
	xor.b32  	%r3687, %r3686, %r3683;
	add.s32 	%r3688, %r3682, %r3066;
	add.s32 	%r3689, %r3688, %r3417;
	add.s32 	%r3690, %r3689, %r3687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3665, 26;
	shr.b32 	%rhs, %r3665, 6;
	add.u32 	%r3691, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3665, 21;
	shr.b32 	%rhs, %r3665, 11;
	add.u32 	%r3692, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3665, 7;
	shr.b32 	%rhs, %r3665, 25;
	add.u32 	%r3693, %lhs, %rhs;
	}
	xor.b32  	%r3694, %r3692, %r3693;
	xor.b32  	%r3695, %r3694, %r3691;
	and.b32  	%r3696, %r3665, %r3626;
	not.b32 	%r3697, %r3665;
	and.b32  	%r3698, %r3587, %r3697;
	or.b32  	%r3699, %r3698, %r3696;
	add.s32 	%r3700, %r3690, %r1469;
	add.s32 	%r3701, %r3700, %r3548;
	add.s32 	%r3702, %r3701, %r3699;
	add.s32 	%r3703, %r3702, %r3695;
	add.s32 	%r3704, %r3703, %r3560;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3677, 30;
	shr.b32 	%rhs, %r3677, 2;
	add.u32 	%r3705, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3677, 19;
	shr.b32 	%rhs, %r3677, 13;
	add.u32 	%r3706, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3677, 10;
	shr.b32 	%rhs, %r3677, 22;
	add.u32 	%r3707, %lhs, %rhs;
	}
	xor.b32  	%r3708, %r3706, %r3707;
	xor.b32  	%r3709, %r3708, %r3705;
	xor.b32  	%r3710, %r3638, %r3599;
	and.b32  	%r3711, %r3677, %r3710;
	not.b32 	%r3712, %r3710;
	and.b32  	%r3713, %r3599, %r3712;
	or.b32  	%r3714, %r3711, %r3713;
	add.s32 	%r3715, %r3709, %r3714;
	add.s32 	%r3716, %r3715, %r3703;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3144, 25;
	shr.b32 	%rhs, %r3144, 7;
	add.u32 	%r3717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3144, 14;
	shr.b32 	%rhs, %r3144, 18;
	add.u32 	%r3718, %lhs, %rhs;
	}
	shr.u32 	%r3719, %r3144, 3;
	xor.b32  	%r3720, %r3718, %r3719;
	xor.b32  	%r3721, %r3720, %r3717;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3651, 15;
	shr.b32 	%rhs, %r3651, 17;
	add.u32 	%r3722, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3651, 13;
	shr.b32 	%rhs, %r3651, 19;
	add.u32 	%r3723, %lhs, %rhs;
	}
	shr.u32 	%r3724, %r3651, 10;
	xor.b32  	%r3725, %r3723, %r3724;
	xor.b32  	%r3726, %r3725, %r3722;
	add.s32 	%r3727, %r3721, %r3105;
	add.s32 	%r3728, %r3727, %r3456;
	add.s32 	%r3729, %r3728, %r3726;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3704, 26;
	shr.b32 	%rhs, %r3704, 6;
	add.u32 	%r3730, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3704, 21;
	shr.b32 	%rhs, %r3704, 11;
	add.u32 	%r3731, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3704, 7;
	shr.b32 	%rhs, %r3704, 25;
	add.u32 	%r3732, %lhs, %rhs;
	}
	xor.b32  	%r3733, %r3731, %r3732;
	xor.b32  	%r3734, %r3733, %r3730;
	and.b32  	%r3735, %r3704, %r3665;
	not.b32 	%r3736, %r3704;
	and.b32  	%r3737, %r3626, %r3736;
	or.b32  	%r3738, %r3737, %r3735;
	add.s32 	%r3739, %r3729, %r1509;
	add.s32 	%r3740, %r3739, %r3587;
	add.s32 	%r3741, %r3740, %r3738;
	add.s32 	%r3742, %r3741, %r3734;
	add.s32 	%r3743, %r3742, %r3599;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3716, 30;
	shr.b32 	%rhs, %r3716, 2;
	add.u32 	%r3744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3716, 19;
	shr.b32 	%rhs, %r3716, 13;
	add.u32 	%r3745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3716, 10;
	shr.b32 	%rhs, %r3716, 22;
	add.u32 	%r3746, %lhs, %rhs;
	}
	xor.b32  	%r3747, %r3745, %r3746;
	xor.b32  	%r3748, %r3747, %r3744;
	xor.b32  	%r3749, %r3677, %r3638;
	and.b32  	%r3750, %r3716, %r3749;
	not.b32 	%r3751, %r3749;
	and.b32  	%r3752, %r3638, %r3751;
	or.b32  	%r3753, %r3750, %r3752;
	add.s32 	%r3754, %r3748, %r3753;
	add.s32 	%r3755, %r3754, %r3742;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 25;
	shr.b32 	%rhs, %r3183, 7;
	add.u32 	%r3756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3183, 14;
	shr.b32 	%rhs, %r3183, 18;
	add.u32 	%r3757, %lhs, %rhs;
	}
	shr.u32 	%r3758, %r3183, 3;
	xor.b32  	%r3759, %r3757, %r3758;
	xor.b32  	%r3760, %r3759, %r3756;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3690, 15;
	shr.b32 	%rhs, %r3690, 17;
	add.u32 	%r3761, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3690, 13;
	shr.b32 	%rhs, %r3690, 19;
	add.u32 	%r3762, %lhs, %rhs;
	}
	shr.u32 	%r3763, %r3690, 10;
	xor.b32  	%r3764, %r3762, %r3763;
	xor.b32  	%r3765, %r3764, %r3761;
	add.s32 	%r3766, %r3760, %r3144;
	add.s32 	%r3767, %r3766, %r3495;
	add.s32 	%r3768, %r3767, %r3765;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3743, 26;
	shr.b32 	%rhs, %r3743, 6;
	add.u32 	%r3769, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3743, 21;
	shr.b32 	%rhs, %r3743, 11;
	add.u32 	%r3770, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3743, 7;
	shr.b32 	%rhs, %r3743, 25;
	add.u32 	%r3771, %lhs, %rhs;
	}
	xor.b32  	%r3772, %r3770, %r3771;
	xor.b32  	%r3773, %r3772, %r3769;
	and.b32  	%r3774, %r3743, %r3704;
	not.b32 	%r3775, %r3743;
	and.b32  	%r3776, %r3665, %r3775;
	or.b32  	%r3777, %r3776, %r3774;
	add.s32 	%r3778, %r3768, %r1549;
	add.s32 	%r3779, %r3778, %r3626;
	add.s32 	%r3780, %r3779, %r3777;
	add.s32 	%r3781, %r3780, %r3773;
	add.s32 	%r3782, %r3781, %r3638;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3755, 30;
	shr.b32 	%rhs, %r3755, 2;
	add.u32 	%r3783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3755, 19;
	shr.b32 	%rhs, %r3755, 13;
	add.u32 	%r3784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3755, 10;
	shr.b32 	%rhs, %r3755, 22;
	add.u32 	%r3785, %lhs, %rhs;
	}
	xor.b32  	%r3786, %r3784, %r3785;
	xor.b32  	%r3787, %r3786, %r3783;
	xor.b32  	%r3788, %r3716, %r3677;
	and.b32  	%r3789, %r3755, %r3788;
	not.b32 	%r3790, %r3788;
	and.b32  	%r3791, %r3677, %r3790;
	or.b32  	%r3792, %r3789, %r3791;
	add.s32 	%r3793, %r3787, %r3792;
	add.s32 	%r3794, %r3793, %r3781;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3222, 25;
	shr.b32 	%rhs, %r3222, 7;
	add.u32 	%r3795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3222, 14;
	shr.b32 	%rhs, %r3222, 18;
	add.u32 	%r3796, %lhs, %rhs;
	}
	shr.u32 	%r3797, %r3222, 3;
	xor.b32  	%r3798, %r3796, %r3797;
	xor.b32  	%r3799, %r3798, %r3795;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3729, 15;
	shr.b32 	%rhs, %r3729, 17;
	add.u32 	%r3800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3729, 13;
	shr.b32 	%rhs, %r3729, 19;
	add.u32 	%r3801, %lhs, %rhs;
	}
	shr.u32 	%r3802, %r3729, 10;
	xor.b32  	%r3803, %r3801, %r3802;
	xor.b32  	%r3804, %r3803, %r3800;
	add.s32 	%r3805, %r3799, %r3183;
	add.s32 	%r3806, %r3805, %r3534;
	add.s32 	%r3807, %r3806, %r3804;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 26;
	shr.b32 	%rhs, %r3782, 6;
	add.u32 	%r3808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 21;
	shr.b32 	%rhs, %r3782, 11;
	add.u32 	%r3809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3782, 7;
	shr.b32 	%rhs, %r3782, 25;
	add.u32 	%r3810, %lhs, %rhs;
	}
	xor.b32  	%r3811, %r3809, %r3810;
	xor.b32  	%r3812, %r3811, %r3808;
	and.b32  	%r3813, %r3782, %r3743;
	not.b32 	%r3814, %r3782;
	and.b32  	%r3815, %r3704, %r3814;
	or.b32  	%r3816, %r3815, %r3813;
	add.s32 	%r3817, %r3807, %r1589;
	add.s32 	%r3818, %r3817, %r3665;
	add.s32 	%r3819, %r3818, %r3816;
	add.s32 	%r3820, %r3819, %r3812;
	add.s32 	%r3821, %r3820, %r3677;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3794, 30;
	shr.b32 	%rhs, %r3794, 2;
	add.u32 	%r3822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3794, 19;
	shr.b32 	%rhs, %r3794, 13;
	add.u32 	%r3823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3794, 10;
	shr.b32 	%rhs, %r3794, 22;
	add.u32 	%r3824, %lhs, %rhs;
	}
	xor.b32  	%r3825, %r3823, %r3824;
	xor.b32  	%r3826, %r3825, %r3822;
	xor.b32  	%r3827, %r3755, %r3716;
	and.b32  	%r3828, %r3794, %r3827;
	not.b32 	%r3829, %r3827;
	and.b32  	%r3830, %r3716, %r3829;
	or.b32  	%r3831, %r3828, %r3830;
	add.s32 	%r3832, %r3826, %r3831;
	add.s32 	%r3833, %r3832, %r3820;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3261, 25;
	shr.b32 	%rhs, %r3261, 7;
	add.u32 	%r3834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3261, 14;
	shr.b32 	%rhs, %r3261, 18;
	add.u32 	%r3835, %lhs, %rhs;
	}
	shr.u32 	%r3836, %r3261, 3;
	xor.b32  	%r3837, %r3835, %r3836;
	xor.b32  	%r3838, %r3837, %r3834;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3768, 15;
	shr.b32 	%rhs, %r3768, 17;
	add.u32 	%r3839, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3768, 13;
	shr.b32 	%rhs, %r3768, 19;
	add.u32 	%r3840, %lhs, %rhs;
	}
	shr.u32 	%r3841, %r3768, 10;
	xor.b32  	%r3842, %r3840, %r3841;
	xor.b32  	%r3843, %r3842, %r3839;
	add.s32 	%r3844, %r3838, %r3222;
	add.s32 	%r3845, %r3844, %r3573;
	add.s32 	%r3846, %r3845, %r3843;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3821, 26;
	shr.b32 	%rhs, %r3821, 6;
	add.u32 	%r3847, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3821, 21;
	shr.b32 	%rhs, %r3821, 11;
	add.u32 	%r3848, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3821, 7;
	shr.b32 	%rhs, %r3821, 25;
	add.u32 	%r3849, %lhs, %rhs;
	}
	xor.b32  	%r3850, %r3848, %r3849;
	xor.b32  	%r3851, %r3850, %r3847;
	and.b32  	%r3852, %r3821, %r3782;
	not.b32 	%r3853, %r3821;
	and.b32  	%r3854, %r3743, %r3853;
	or.b32  	%r3855, %r3854, %r3852;
	add.s32 	%r3856, %r3846, %r1629;
	add.s32 	%r3857, %r3856, %r3704;
	add.s32 	%r3858, %r3857, %r3855;
	add.s32 	%r3859, %r3858, %r3851;
	add.s32 	%r3860, %r3859, %r3716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3833, 30;
	shr.b32 	%rhs, %r3833, 2;
	add.u32 	%r3861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3833, 19;
	shr.b32 	%rhs, %r3833, 13;
	add.u32 	%r3862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3833, 10;
	shr.b32 	%rhs, %r3833, 22;
	add.u32 	%r3863, %lhs, %rhs;
	}
	xor.b32  	%r3864, %r3862, %r3863;
	xor.b32  	%r3865, %r3864, %r3861;
	xor.b32  	%r3866, %r3794, %r3755;
	and.b32  	%r3867, %r3833, %r3866;
	not.b32 	%r3868, %r3866;
	and.b32  	%r3869, %r3755, %r3868;
	or.b32  	%r3870, %r3867, %r3869;
	add.s32 	%r3871, %r3865, %r3870;
	add.s32 	%r3872, %r3871, %r3859;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3300, 25;
	shr.b32 	%rhs, %r3300, 7;
	add.u32 	%r3873, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3300, 14;
	shr.b32 	%rhs, %r3300, 18;
	add.u32 	%r3874, %lhs, %rhs;
	}
	shr.u32 	%r3875, %r3300, 3;
	xor.b32  	%r3876, %r3874, %r3875;
	xor.b32  	%r3877, %r3876, %r3873;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3807, 15;
	shr.b32 	%rhs, %r3807, 17;
	add.u32 	%r3878, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3807, 13;
	shr.b32 	%rhs, %r3807, 19;
	add.u32 	%r3879, %lhs, %rhs;
	}
	shr.u32 	%r3880, %r3807, 10;
	xor.b32  	%r3881, %r3879, %r3880;
	xor.b32  	%r3882, %r3881, %r3878;
	add.s32 	%r3883, %r3877, %r3261;
	add.s32 	%r3884, %r3883, %r3612;
	add.s32 	%r3885, %r3884, %r3882;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3860, 26;
	shr.b32 	%rhs, %r3860, 6;
	add.u32 	%r3886, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3860, 21;
	shr.b32 	%rhs, %r3860, 11;
	add.u32 	%r3887, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3860, 7;
	shr.b32 	%rhs, %r3860, 25;
	add.u32 	%r3888, %lhs, %rhs;
	}
	xor.b32  	%r3889, %r3887, %r3888;
	xor.b32  	%r3890, %r3889, %r3886;
	and.b32  	%r3891, %r3860, %r3821;
	not.b32 	%r3892, %r3860;
	and.b32  	%r3893, %r3782, %r3892;
	or.b32  	%r3894, %r3893, %r3891;
	add.s32 	%r3895, %r3885, %r1669;
	add.s32 	%r3896, %r3895, %r3743;
	add.s32 	%r3897, %r3896, %r3894;
	add.s32 	%r3898, %r3897, %r3890;
	add.s32 	%r3899, %r3898, %r3755;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3872, 30;
	shr.b32 	%rhs, %r3872, 2;
	add.u32 	%r3900, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3872, 19;
	shr.b32 	%rhs, %r3872, 13;
	add.u32 	%r3901, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3872, 10;
	shr.b32 	%rhs, %r3872, 22;
	add.u32 	%r3902, %lhs, %rhs;
	}
	xor.b32  	%r3903, %r3901, %r3902;
	xor.b32  	%r3904, %r3903, %r3900;
	xor.b32  	%r3905, %r3833, %r3794;
	and.b32  	%r3906, %r3872, %r3905;
	not.b32 	%r3907, %r3905;
	and.b32  	%r3908, %r3794, %r3907;
	or.b32  	%r3909, %r3906, %r3908;
	add.s32 	%r3910, %r3904, %r3909;
	add.s32 	%r3911, %r3910, %r3898;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3339, 25;
	shr.b32 	%rhs, %r3339, 7;
	add.u32 	%r3912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3339, 14;
	shr.b32 	%rhs, %r3339, 18;
	add.u32 	%r3913, %lhs, %rhs;
	}
	shr.u32 	%r3914, %r3339, 3;
	xor.b32  	%r3915, %r3913, %r3914;
	xor.b32  	%r3916, %r3915, %r3912;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3846, 15;
	shr.b32 	%rhs, %r3846, 17;
	add.u32 	%r3917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3846, 13;
	shr.b32 	%rhs, %r3846, 19;
	add.u32 	%r3918, %lhs, %rhs;
	}
	shr.u32 	%r3919, %r3846, 10;
	xor.b32  	%r3920, %r3918, %r3919;
	xor.b32  	%r3921, %r3920, %r3917;
	add.s32 	%r3922, %r3916, %r3300;
	add.s32 	%r3923, %r3922, %r3651;
	add.s32 	%r3924, %r3923, %r3921;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3899, 26;
	shr.b32 	%rhs, %r3899, 6;
	add.u32 	%r3925, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3899, 21;
	shr.b32 	%rhs, %r3899, 11;
	add.u32 	%r3926, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3899, 7;
	shr.b32 	%rhs, %r3899, 25;
	add.u32 	%r3927, %lhs, %rhs;
	}
	xor.b32  	%r3928, %r3926, %r3927;
	xor.b32  	%r3929, %r3928, %r3925;
	and.b32  	%r3930, %r3899, %r3860;
	not.b32 	%r3931, %r3899;
	and.b32  	%r3932, %r3821, %r3931;
	or.b32  	%r3933, %r3932, %r3930;
	add.s32 	%r3934, %r3924, %r1709;
	add.s32 	%r3935, %r3934, %r3782;
	add.s32 	%r3936, %r3935, %r3933;
	add.s32 	%r3937, %r3936, %r3929;
	add.s32 	%r3938, %r3937, %r3794;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3911, 30;
	shr.b32 	%rhs, %r3911, 2;
	add.u32 	%r3939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3911, 19;
	shr.b32 	%rhs, %r3911, 13;
	add.u32 	%r3940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3911, 10;
	shr.b32 	%rhs, %r3911, 22;
	add.u32 	%r3941, %lhs, %rhs;
	}
	xor.b32  	%r3942, %r3940, %r3941;
	xor.b32  	%r3943, %r3942, %r3939;
	xor.b32  	%r3944, %r3872, %r3833;
	and.b32  	%r3945, %r3911, %r3944;
	not.b32 	%r3946, %r3944;
	and.b32  	%r3947, %r3833, %r3946;
	or.b32  	%r3948, %r3945, %r3947;
	add.s32 	%r3949, %r3943, %r3948;
	add.s32 	%r3950, %r3949, %r3937;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 25;
	shr.b32 	%rhs, %r3378, 7;
	add.u32 	%r3951, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3378, 14;
	shr.b32 	%rhs, %r3378, 18;
	add.u32 	%r3952, %lhs, %rhs;
	}
	shr.u32 	%r3953, %r3378, 3;
	xor.b32  	%r3954, %r3952, %r3953;
	xor.b32  	%r3955, %r3954, %r3951;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3885, 15;
	shr.b32 	%rhs, %r3885, 17;
	add.u32 	%r3956, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3885, 13;
	shr.b32 	%rhs, %r3885, 19;
	add.u32 	%r3957, %lhs, %rhs;
	}
	shr.u32 	%r3958, %r3885, 10;
	xor.b32  	%r3959, %r3957, %r3958;
	xor.b32  	%r3960, %r3959, %r3956;
	add.s32 	%r3961, %r3955, %r3339;
	add.s32 	%r3962, %r3961, %r3690;
	add.s32 	%r3963, %r3962, %r3960;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3938, 26;
	shr.b32 	%rhs, %r3938, 6;
	add.u32 	%r3964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3938, 21;
	shr.b32 	%rhs, %r3938, 11;
	add.u32 	%r3965, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3938, 7;
	shr.b32 	%rhs, %r3938, 25;
	add.u32 	%r3966, %lhs, %rhs;
	}
	xor.b32  	%r3967, %r3965, %r3966;
	xor.b32  	%r3968, %r3967, %r3964;
	and.b32  	%r3969, %r3938, %r3899;
	not.b32 	%r3970, %r3938;
	and.b32  	%r3971, %r3860, %r3970;
	or.b32  	%r3972, %r3971, %r3969;
	add.s32 	%r3973, %r3963, %r1749;
	add.s32 	%r3974, %r3973, %r3821;
	add.s32 	%r3975, %r3974, %r3972;
	add.s32 	%r3976, %r3975, %r3968;
	add.s32 	%r3977, %r3976, %r3833;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3950, 30;
	shr.b32 	%rhs, %r3950, 2;
	add.u32 	%r3978, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3950, 19;
	shr.b32 	%rhs, %r3950, 13;
	add.u32 	%r3979, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3950, 10;
	shr.b32 	%rhs, %r3950, 22;
	add.u32 	%r3980, %lhs, %rhs;
	}
	xor.b32  	%r3981, %r3979, %r3980;
	xor.b32  	%r3982, %r3981, %r3978;
	xor.b32  	%r3983, %r3911, %r3872;
	and.b32  	%r3984, %r3950, %r3983;
	not.b32 	%r3985, %r3983;
	and.b32  	%r3986, %r3872, %r3985;
	or.b32  	%r3987, %r3984, %r3986;
	add.s32 	%r3988, %r3982, %r3987;
	add.s32 	%r3989, %r3988, %r3976;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3417, 25;
	shr.b32 	%rhs, %r3417, 7;
	add.u32 	%r3990, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3417, 14;
	shr.b32 	%rhs, %r3417, 18;
	add.u32 	%r3991, %lhs, %rhs;
	}
	shr.u32 	%r3992, %r3417, 3;
	xor.b32  	%r3993, %r3991, %r3992;
	xor.b32  	%r3994, %r3993, %r3990;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3924, 15;
	shr.b32 	%rhs, %r3924, 17;
	add.u32 	%r3995, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3924, 13;
	shr.b32 	%rhs, %r3924, 19;
	add.u32 	%r3996, %lhs, %rhs;
	}
	shr.u32 	%r3997, %r3924, 10;
	xor.b32  	%r3998, %r3996, %r3997;
	xor.b32  	%r3999, %r3998, %r3995;
	add.s32 	%r4000, %r3994, %r3378;
	add.s32 	%r4001, %r4000, %r3729;
	add.s32 	%r4002, %r4001, %r3999;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3977, 26;
	shr.b32 	%rhs, %r3977, 6;
	add.u32 	%r4003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3977, 21;
	shr.b32 	%rhs, %r3977, 11;
	add.u32 	%r4004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3977, 7;
	shr.b32 	%rhs, %r3977, 25;
	add.u32 	%r4005, %lhs, %rhs;
	}
	xor.b32  	%r4006, %r4004, %r4005;
	xor.b32  	%r4007, %r4006, %r4003;
	and.b32  	%r4008, %r3977, %r3938;
	not.b32 	%r4009, %r3977;
	and.b32  	%r4010, %r3899, %r4009;
	or.b32  	%r4011, %r4010, %r4008;
	add.s32 	%r4012, %r4002, %r1789;
	add.s32 	%r4013, %r4012, %r3860;
	add.s32 	%r4014, %r4013, %r4011;
	add.s32 	%r4015, %r4014, %r4007;
	add.s32 	%r4016, %r4015, %r3872;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3989, 30;
	shr.b32 	%rhs, %r3989, 2;
	add.u32 	%r4017, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3989, 19;
	shr.b32 	%rhs, %r3989, 13;
	add.u32 	%r4018, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3989, 10;
	shr.b32 	%rhs, %r3989, 22;
	add.u32 	%r4019, %lhs, %rhs;
	}
	xor.b32  	%r4020, %r4018, %r4019;
	xor.b32  	%r4021, %r4020, %r4017;
	xor.b32  	%r4022, %r3950, %r3911;
	and.b32  	%r4023, %r3989, %r4022;
	not.b32 	%r4024, %r4022;
	and.b32  	%r4025, %r3911, %r4024;
	or.b32  	%r4026, %r4023, %r4025;
	add.s32 	%r4027, %r4021, %r4026;
	add.s32 	%r4028, %r4027, %r4015;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3456, 25;
	shr.b32 	%rhs, %r3456, 7;
	add.u32 	%r4029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3456, 14;
	shr.b32 	%rhs, %r3456, 18;
	add.u32 	%r4030, %lhs, %rhs;
	}
	shr.u32 	%r4031, %r3456, 3;
	xor.b32  	%r4032, %r4030, %r4031;
	xor.b32  	%r4033, %r4032, %r4029;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3963, 15;
	shr.b32 	%rhs, %r3963, 17;
	add.u32 	%r4034, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3963, 13;
	shr.b32 	%rhs, %r3963, 19;
	add.u32 	%r4035, %lhs, %rhs;
	}
	shr.u32 	%r4036, %r3963, 10;
	xor.b32  	%r4037, %r4035, %r4036;
	xor.b32  	%r4038, %r4037, %r4034;
	add.s32 	%r4039, %r4033, %r3417;
	add.s32 	%r4040, %r4039, %r3768;
	add.s32 	%r4041, %r4040, %r4038;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4016, 26;
	shr.b32 	%rhs, %r4016, 6;
	add.u32 	%r4042, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4016, 21;
	shr.b32 	%rhs, %r4016, 11;
	add.u32 	%r4043, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4016, 7;
	shr.b32 	%rhs, %r4016, 25;
	add.u32 	%r4044, %lhs, %rhs;
	}
	xor.b32  	%r4045, %r4043, %r4044;
	xor.b32  	%r4046, %r4045, %r4042;
	and.b32  	%r4047, %r4016, %r3977;
	not.b32 	%r4048, %r4016;
	and.b32  	%r4049, %r3938, %r4048;
	or.b32  	%r4050, %r4049, %r4047;
	add.s32 	%r4051, %r4041, %r1829;
	add.s32 	%r4052, %r4051, %r3899;
	add.s32 	%r4053, %r4052, %r4050;
	add.s32 	%r4054, %r4053, %r4046;
	add.s32 	%r4055, %r4054, %r3911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3495, 25;
	shr.b32 	%rhs, %r3495, 7;
	add.u32 	%r4056, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3495, 14;
	shr.b32 	%rhs, %r3495, 18;
	add.u32 	%r4057, %lhs, %rhs;
	}
	shr.u32 	%r4058, %r3495, 3;
	xor.b32  	%r4059, %r4057, %r4058;
	xor.b32  	%r4060, %r4059, %r4056;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4002, 15;
	shr.b32 	%rhs, %r4002, 17;
	add.u32 	%r4061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4002, 13;
	shr.b32 	%rhs, %r4002, 19;
	add.u32 	%r4062, %lhs, %rhs;
	}
	shr.u32 	%r4063, %r4002, 10;
	xor.b32  	%r4064, %r4062, %r4063;
	xor.b32  	%r4065, %r4064, %r4061;
	add.s32 	%r4066, %r4060, %r3456;
	add.s32 	%r4067, %r4066, %r3807;
	add.s32 	%r4068, %r4067, %r4065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4055, 26;
	shr.b32 	%rhs, %r4055, 6;
	add.u32 	%r4069, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4055, 21;
	shr.b32 	%rhs, %r4055, 11;
	add.u32 	%r4070, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4055, 7;
	shr.b32 	%rhs, %r4055, 25;
	add.u32 	%r4071, %lhs, %rhs;
	}
	xor.b32  	%r4072, %r4070, %r4071;
	xor.b32  	%r4073, %r4072, %r4069;
	and.b32  	%r4074, %r4055, %r4016;
	not.b32 	%r4075, %r4055;
	and.b32  	%r4076, %r3977, %r4075;
	or.b32  	%r4077, %r4076, %r4074;
	add.s32 	%r4078, %r4068, %r1869;
	add.s32 	%r4079, %r4078, %r3950;
	add.s32 	%r4080, %r4079, %r3938;
	add.s32 	%r4081, %r4080, %r4077;
	add.s32 	%r4082, %r4081, %r4073;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3534, 25;
	shr.b32 	%rhs, %r3534, 7;
	add.u32 	%r4083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3534, 14;
	shr.b32 	%rhs, %r3534, 18;
	add.u32 	%r4084, %lhs, %rhs;
	}
	shr.u32 	%r4085, %r3534, 3;
	xor.b32  	%r4086, %r4084, %r4085;
	xor.b32  	%r4087, %r4086, %r4083;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4041, 15;
	shr.b32 	%rhs, %r4041, 17;
	add.u32 	%r4088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4041, 13;
	shr.b32 	%rhs, %r4041, 19;
	add.u32 	%r4089, %lhs, %rhs;
	}
	shr.u32 	%r4090, %r4041, 10;
	xor.b32  	%r4091, %r4089, %r4090;
	xor.b32  	%r4092, %r4091, %r4088;
	add.s32 	%r4093, %r4087, %r3495;
	add.s32 	%r4094, %r4093, %r3846;
	add.s32 	%r4095, %r4094, %r4092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4082, 26;
	shr.b32 	%rhs, %r4082, 6;
	add.u32 	%r4096, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4082, 21;
	shr.b32 	%rhs, %r4082, 11;
	add.u32 	%r4097, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4082, 7;
	shr.b32 	%rhs, %r4082, 25;
	add.u32 	%r4098, %lhs, %rhs;
	}
	xor.b32  	%r4099, %r4097, %r4098;
	xor.b32  	%r4100, %r4099, %r4096;
	and.b32  	%r4101, %r4082, %r4055;
	not.b32 	%r4102, %r4082;
	and.b32  	%r4103, %r4016, %r4102;
	or.b32  	%r4104, %r4103, %r4101;
	add.s32 	%r4105, %r4095, %r1909;
	add.s32 	%r4106, %r4105, %r3989;
	add.s32 	%r4107, %r4106, %r3977;
	add.s32 	%r4108, %r4107, %r4104;
	add.s32 	%r4109, %r4108, %r4100;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4109, 26;
	shr.b32 	%rhs, %r4109, 6;
	add.u32 	%r4110, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4109, 21;
	shr.b32 	%rhs, %r4109, 11;
	add.u32 	%r4111, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4109, 7;
	shr.b32 	%rhs, %r4109, 25;
	add.u32 	%r4112, %lhs, %rhs;
	}
	xor.b32  	%r4113, %r4111, %r4112;
	xor.b32  	%r4114, %r4113, %r4110;
	and.b32  	%r4115, %r4109, %r4082;
	not.b32 	%r4116, %r4109;
	and.b32  	%r4117, %r4055, %r4116;
	or.b32  	%r4118, %r4117, %r4115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3573, 25;
	shr.b32 	%rhs, %r3573, 7;
	add.u32 	%r4119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3573, 14;
	shr.b32 	%rhs, %r3573, 18;
	add.u32 	%r4120, %lhs, %rhs;
	}
	shr.u32 	%r4121, %r3573, 3;
	xor.b32  	%r4122, %r4120, %r4121;
	xor.b32  	%r4123, %r4122, %r4119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4068, 15;
	shr.b32 	%rhs, %r4068, 17;
	add.u32 	%r4124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4068, 13;
	shr.b32 	%rhs, %r4068, 19;
	add.u32 	%r4125, %lhs, %rhs;
	}
	shr.u32 	%r4126, %r4068, 10;
	xor.b32  	%r4127, %r4125, %r4126;
	xor.b32  	%r4128, %r4127, %r4124;
	add.s32 	%r4129, %r3534, %r1949;
	add.s32 	%r4130, %r4129, %r4123;
	add.s32 	%r4131, %r4130, %r3885;
	add.s32 	%r4132, %r4131, %r4128;
	add.s32 	%r4133, %r4132, %r4028;
	add.s32 	%r4134, %r4133, %r4016;
	add.s32 	%r4135, %r4134, %r4118;
	add.s32 	%r4136, %r4135, %r4114;
	xor.b32  	%r4137, %r3989, %r3950;
	and.b32  	%r4138, %r4028, %r4137;
	not.b32 	%r4139, %r4137;
	and.b32  	%r4140, %r3950, %r4139;
	or.b32  	%r4141, %r4138, %r4140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4028, 30;
	shr.b32 	%rhs, %r4028, 2;
	add.u32 	%r4142, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4028, 19;
	shr.b32 	%rhs, %r4028, 13;
	add.u32 	%r4143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4028, 10;
	shr.b32 	%rhs, %r4028, 22;
	add.u32 	%r4144, %lhs, %rhs;
	}
	xor.b32  	%r4145, %r4143, %r4144;
	xor.b32  	%r4146, %r4145, %r4142;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3612, 25;
	shr.b32 	%rhs, %r3612, 7;
	add.u32 	%r4147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3612, 14;
	shr.b32 	%rhs, %r3612, 18;
	add.u32 	%r4148, %lhs, %rhs;
	}
	shr.u32 	%r4149, %r3612, 3;
	xor.b32  	%r4150, %r4148, %r4149;
	xor.b32  	%r4151, %r4150, %r4147;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4095, 15;
	shr.b32 	%rhs, %r4095, 17;
	add.u32 	%r4152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4095, 13;
	shr.b32 	%rhs, %r4095, 19;
	add.u32 	%r4153, %lhs, %rhs;
	}
	shr.u32 	%r4154, %r4095, 10;
	xor.b32  	%r4155, %r4153, %r4154;
	xor.b32  	%r4156, %r4155, %r4152;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4136, 26;
	shr.b32 	%rhs, %r4136, 6;
	add.u32 	%r4157, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4136, 21;
	shr.b32 	%rhs, %r4136, 11;
	add.u32 	%r4158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4136, 7;
	shr.b32 	%rhs, %r4136, 25;
	add.u32 	%r4159, %lhs, %rhs;
	}
	xor.b32  	%r4160, %r4158, %r4159;
	xor.b32  	%r4161, %r4160, %r4157;
	and.b32  	%r4162, %r4136, %r4109;
	not.b32 	%r4163, %r4136;
	and.b32  	%r4164, %r4082, %r4163;
	or.b32  	%r4165, %r4164, %r4162;
	add.s32 	%r4166, %r4151, %r3573;
	add.s32 	%r4167, %r4166, %r3924;
	add.s32 	%r4168, %r4167, %r4156;
	add.s32 	%r4169, %r4168, %r4141;
	add.s32 	%r4170, %r4169, %r4146;
	add.s32 	%r4171, %r4170, %r4054;
	add.s32 	%r4172, %r4171, %r4055;
	add.s32 	%r4173, %r4172, %r4165;
	add.s32 	%r4174, %r4173, %r4161;
	ld.const.u32 	%r4175, [K+344];
	setp.eq.s32 	%p1, %r4174, %r4175;
	@%p1 bra 	BB0_2;

	ret;

BB0_2:
	ld.param.u32 	%r4180, [search_param_26];
	ld.volatile.global.u32 	%r4176, [%r4180+60];
	add.s32 	%r4177, %r4176, 1;
	st.volatile.global.u32 	[%r4180+60], %r4177;
	shl.b32 	%r4178, %r4176, 2;
	add.s32 	%r4179, %r4180, %r4178;
	st.volatile.global.u32 	[%r4179], %r2;
	ret;
}


