# UART-in-verilog
An uncomplicated UART implementation in verilog.

## Overview and structure
  This particular project uses a baud rate of 115200 and a 50 Mhz clock signal to work effectively.
  
  /testbench - has the test files for the transmitter and reciever.
  /src - contains the rtl code for the transmitter and reciever.
