$date
	Mon May  6 16:56:09 2024
$end
$version
	QuestaSim Version 2023.4
$end
$timescale
	1ns
$end

$scope module top $end
$var reg 1 ! clk $end
$var reg 1 " rst $end

$scope module t1 $end
$upscope $end

$scope module DUT $end
$var parameter 32 # ADDR_WIDTH $end
$var parameter 32 $ DATA_WIDTH $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ' addr [2] $end
$var wire 1 ( addr [1] $end
$var wire 1 ) addr [0] $end
$var wire 1 * wr_en $end
$var wire 1 + rd_en $end
$var wire 1 , wr_data [7] $end
$var wire 1 - wr_data [6] $end
$var wire 1 . wr_data [5] $end
$var wire 1 / wr_data [4] $end
$var wire 1 0 wr_data [3] $end
$var wire 1 1 wr_data [2] $end
$var wire 1 2 wr_data [1] $end
$var wire 1 3 wr_data [0] $end
$var reg 8 4 rd_data [7:0] $end
$var integer 32 5 i $end
$upscope $end
$upscope $end

$scope begin top_sv_unit $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
bx 4
b11 #
b1000 $
b1000 5
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
1&
0%
$end
#5
1!
1%
#10
0!
0%
#15
0"
1!
0&
1%
