Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Mar 25 16:24:16 2023
| Host         : Squid running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hardware_top_control_sets_placed.rpt
| Design       : hardware_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   145 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              93 |           48 |
| No           | No                    | Yes                    |             251 |           87 |
| No           | Yes                   | No                     |             139 |           57 |
| Yes          | No                    | No                     |             270 |           90 |
| Yes          | No                    | Yes                    |             646 |          248 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                                                                          Enable Signal                                                                         |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_control/inst/clk_100 |                                                                                                                                                                |                                                                                            |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg][13]_2 |                2 |              4 |         2.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_sequential_execute_engine_reg[state][1][0]              | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                2 |              4 |         2.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/E[0]                                                        | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[bitcnt]                                                                                  |                                                                                            |                2 |              4 |         2.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_bus_keeper_inst/control[timeout][3]_i_1_n_0                                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                1 |              4 |         4.00 |
| ~clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/rstn_int_sreg[3]_i_1_n_0                                                  |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[cnt]                                    | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[env_start]__0                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcause]0                                                                                    | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                3 |              6 |         2.00 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[8]_1[0]                     |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_4[0]                                                                                         |                                                                                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[10]_i_1_n_0               |                5 |             10 |         2.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[sreg]                                                                                    |                                                                                            |                2 |             10 |         5.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/fifo[we]                                                                       |                                                                                            |                2 |             10 |         5.00 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clear_i                        |                5 |             11 |         2.20 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[baud_cnt]                                                                                |                                                                                            |                5 |             12 |         2.40 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[baud_cnt][11]_i_1_n_0                                                                    |                                                                                            |                4 |             12 |         3.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[sreg][8]_i_1_n_0                                                                         |                                                                                            |                5 |             13 |         2.60 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg][12]_1 |                6 |             16 |         2.67 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo[data][1]_6                                             |                                                                                            |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo[data][0]_4                                             |                                                                                            |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo[data][1]_5                                             |                                                                                            |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo[data][0]_7                                             |                                                                                            |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_msi]_i_1_n_0                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                8 |             19 |         2.38 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/E[0]                                                                                                    | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               11 |             21 |         1.91 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/fifo_buffer.fifo[buf][7]_i_2_0      |               12 |             28 |         2.33 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec]                                                                                          | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                8 |             30 |         3.75 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc]                                                                             | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               13 |             31 |         2.38 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               19 |             31 |         1.63 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               12 |             31 |         2.58 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine[pc][31]_i_1_n_0                                                                        | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               13 |             31 |         2.38 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/p_1_in18_in                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                7 |             31 |         4.43 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul[prod][31]_i_1_n_0 | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[34]_1                  |                9 |             32 |         3.56 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]__0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               13 |             32 |         2.46 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval]0                                                                                     | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               19 |             32 |         1.68 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[6]_1[0]                     |               13 |             32 |         2.46 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               10 |             32 |         3.20 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_2[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               11 |             32 |         2.91 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_1[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               10 |             32 |         3.20 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_3[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                9 |             32 |         3.56 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[minstret][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[3]_3[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                9 |             32 |         3.56 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcycle][31]_i_1_n_0                                                                             | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul[prod][31]_i_1_n_0 |                                                                                            |               16 |             32 |         2.00 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/SR[0]                               |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[34]_0[0]                                                                                   |                                                                                            |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[prod]0                                   | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/SR[0]                           |                7 |             32 |         4.57 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/E[0]                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                9 |             33 |         3.67 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/execute_engine[i_reg_nxt]                                   | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               24 |             34 |         1.42 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               16 |             37 |         2.31 |
|  clk_i_IBUF_BUFG          | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[39]_0[6]                                                                                   |                                                                                            |               19 |             69 |         3.63 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                |                                                                                            |               47 |             92 |         1.96 |
|  clk_i_IBUF_BUFG          |                                                                                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               85 |            246 |         2.89 |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+


