Version 7.2 Build 151 09/26/2007 SJ Web Edition
11
1009
OFF
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Partition --
-- End Partition --
-- Start Library Paths --
source|video|
lib|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
PLL_Sys
# storage
db|DreamTangle_HDL.(1).cnf
db|DreamTangle_HDL.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Lib|PLL_Sys.v
ceb1bac961d3409d10920ef55307911
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
PLL_Sys:PLL_Sys0
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altpll
# storage
db|DreamTangle_HDL.(2).cnf
db|DreamTangle_HDL.(2).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|altpll.tdf
d4b92ea4fba4c49118598123ca13cf
6
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_MULTIPLY_BY
4
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
areset
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
..|..|..|altera|72|quartus|libraries|megafunctions|stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
..|..|..|altera|72|quartus|libraries|megafunctions|cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# hierarchies {
PLL_Sys:PLL_Sys0|altpll:altpll_component
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
SSHLEDMDCtrl
# storage
db|DreamTangle_HDL.(3).cnf
db|DreamTangle_HDL.(3).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|SSHLEDMDCtrl.v
6452f6c39afff2e6b91469ec1abc9cc
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# include_file {
Source|Global.h
497c779b7b4b115f6026ca4717d79c13
}
# hierarchies {
SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit
SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit
SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit
SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit
SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit
SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit
SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit
SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
POR_Dly
# storage
db|DreamTangle_HDL.(4).cnf
db|DreamTangle_HDL.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|POR_Dly.v
931162dec47e24aa174bc3e96d86699
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# include_file {
Source|Global.h
497c779b7b4b115f6026ca4717d79c13
}
# hierarchies {
POR_Dly:POR_Dly0
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
BoolField
# storage
db|DreamTangle_HDL.(5).cnf
db|DreamTangle_HDL.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Lib|BoolField.v
11277aaed6da4181672c84cc6717892
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram
# storage
db|DreamTangle_HDL.(6).cnf
db|DreamTangle_HDL.(6).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|altsyncram.tdf
56e814d9f431d4c82859865aa9372
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
640
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
480
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
640
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
480
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
../dbg.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_B
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_tgp1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|altera|72|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|altera|72|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|altera|72|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|altera|72|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|altera|72|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|..|altera|72|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_tgp1
# storage
db|DreamTangle_HDL.(7).cnf
db|DreamTangle_HDL.(7).cnf
# case_insensitive
# source_file
db|altsyncram_tgp1.tdf
1d515fc02a79d0aeb76a7b621cbb4fd2
6
# used_port {
wren_a
-1
3
q_b99
-1
3
q_b98
-1
3
q_b97
-1
3
q_b96
-1
3
q_b95
-1
3
q_b94
-1
3
q_b93
-1
3
q_b92
-1
3
q_b91
-1
3
q_b90
-1
3
q_b9
-1
3
q_b89
-1
3
q_b88
-1
3
q_b87
-1
3
q_b86
-1
3
q_b85
-1
3
q_b84
-1
3
q_b83
-1
3
q_b82
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b639
-1
3
q_b638
-1
3
q_b637
-1
3
q_b636
-1
3
q_b635
-1
3
q_b634
-1
3
q_b633
-1
3
q_b632
-1
3
q_b631
-1
3
q_b630
-1
3
q_b63
-1
3
q_b629
-1
3
q_b628
-1
3
q_b627
-1
3
q_b626
-1
3
q_b625
-1
3
q_b624
-1
3
q_b623
-1
3
q_b622
-1
3
q_b621
-1
3
q_b620
-1
3
q_b62
-1
3
q_b619
-1
3
q_b618
-1
3
q_b617
-1
3
q_b616
-1
3
q_b615
-1
3
q_b614
-1
3
q_b613
-1
3
q_b612
-1
3
q_b611
-1
3
q_b610
-1
3
q_b61
-1
3
q_b609
-1
3
q_b608
-1
3
q_b607
-1
3
q_b606
-1
3
q_b605
-1
3
q_b604
-1
3
q_b603
-1
3
q_b602
-1
3
q_b601
-1
3
q_b600
-1
3
q_b60
-1
3
q_b6
-1
3
q_b599
-1
3
q_b598
-1
3
q_b597
-1
3
q_b596
-1
3
q_b595
-1
3
q_b594
-1
3
q_b593
-1
3
q_b592
-1
3
q_b591
-1
3
q_b590
-1
3
q_b59
-1
3
q_b589
-1
3
q_b588
-1
3
q_b587
-1
3
q_b586
-1
3
q_b585
-1
3
q_b584
-1
3
q_b583
-1
3
q_b582
-1
3
q_b581
-1
3
q_b580
-1
3
q_b58
-1
3
q_b579
-1
3
q_b578
-1
3
q_b577
-1
3
q_b576
-1
3
q_b575
-1
3
q_b574
-1
3
q_b573
-1
3
q_b572
-1
3
q_b571
-1
3
q_b570
-1
3
q_b57
-1
3
q_b569
-1
3
q_b568
-1
3
q_b567
-1
3
q_b566
-1
3
q_b565
-1
3
q_b564
-1
3
q_b563
-1
3
q_b562
-1
3
q_b561
-1
3
q_b560
-1
3
q_b56
-1
3
q_b559
-1
3
q_b558
-1
3
q_b557
-1
3
q_b556
-1
3
q_b555
-1
3
q_b554
-1
3
q_b553
-1
3
q_b552
-1
3
q_b551
-1
3
q_b550
-1
3
q_b55
-1
3
q_b549
-1
3
q_b548
-1
3
q_b547
-1
3
q_b546
-1
3
q_b545
-1
3
q_b544
-1
3
q_b543
-1
3
q_b542
-1
3
q_b541
-1
3
q_b540
-1
3
q_b54
-1
3
q_b539
-1
3
q_b538
-1
3
q_b537
-1
3
q_b536
-1
3
q_b535
-1
3
q_b534
-1
3
q_b533
-1
3
q_b532
-1
3
q_b531
-1
3
q_b530
-1
3
q_b53
-1
3
q_b529
-1
3
q_b528
-1
3
q_b527
-1
3
q_b526
-1
3
q_b525
-1
3
q_b524
-1
3
q_b523
-1
3
q_b522
-1
3
q_b521
-1
3
q_b520
-1
3
q_b52
-1
3
q_b519
-1
3
q_b518
-1
3
q_b517
-1
3
q_b516
-1
3
q_b515
-1
3
q_b514
-1
3
q_b513
-1
3
q_b512
-1
3
q_b511
-1
3
q_b510
-1
3
q_b51
-1
3
q_b509
-1
3
q_b508
-1
3
q_b507
-1
3
q_b506
-1
3
q_b505
-1
3
q_b504
-1
3
q_b503
-1
3
q_b502
-1
3
q_b501
-1
3
q_b500
-1
3
q_b50
-1
3
q_b5
-1
3
q_b499
-1
3
q_b498
-1
3
q_b497
-1
3
q_b496
-1
3
q_b495
-1
3
q_b494
-1
3
q_b493
-1
3
q_b492
-1
3
q_b491
-1
3
q_b490
-1
3
q_b49
-1
3
q_b489
-1
3
q_b488
-1
3
q_b487
-1
3
q_b486
-1
3
q_b485
-1
3
q_b484
-1
3
q_b483
-1
3
q_b482
-1
3
q_b481
-1
3
q_b480
-1
3
q_b48
-1
3
q_b479
-1
3
q_b478
-1
3
q_b477
-1
3
q_b476
-1
3
q_b475
-1
3
q_b474
-1
3
q_b473
-1
3
q_b472
-1
3
q_b471
-1
3
q_b470
-1
3
q_b47
-1
3
q_b469
-1
3
q_b468
-1
3
q_b467
-1
3
q_b466
-1
3
q_b465
-1
3
q_b464
-1
3
q_b463
-1
3
q_b462
-1
3
q_b461
-1
3
q_b460
-1
3
q_b46
-1
3
q_b459
-1
3
q_b458
-1
3
q_b457
-1
3
q_b456
-1
3
q_b455
-1
3
q_b454
-1
3
q_b453
-1
3
q_b452
-1
3
q_b451
-1
3
q_b450
-1
3
q_b45
-1
3
q_b449
-1
3
q_b448
-1
3
q_b447
-1
3
q_b446
-1
3
q_b445
-1
3
q_b444
-1
3
q_b443
-1
3
q_b442
-1
3
q_b441
-1
3
q_b440
-1
3
q_b44
-1
3
q_b439
-1
3
q_b438
-1
3
q_b437
-1
3
q_b436
-1
3
q_b435
-1
3
q_b434
-1
3
q_b433
-1
3
q_b432
-1
3
q_b431
-1
3
q_b430
-1
3
q_b43
-1
3
q_b429
-1
3
q_b428
-1
3
q_b427
-1
3
q_b426
-1
3
q_b425
-1
3
q_b424
-1
3
q_b423
-1
3
q_b422
-1
3
q_b421
-1
3
q_b420
-1
3
q_b42
-1
3
q_b419
-1
3
q_b418
-1
3
q_b417
-1
3
q_b416
-1
3
q_b415
-1
3
q_b414
-1
3
q_b413
-1
3
q_b412
-1
3
q_b411
-1
3
q_b410
-1
3
q_b41
-1
3
q_b409
-1
3
q_b408
-1
3
q_b407
-1
3
q_b406
-1
3
q_b405
-1
3
q_b404
-1
3
q_b403
-1
3
q_b402
-1
3
q_b401
-1
3
q_b400
-1
3
q_b40
-1
3
q_b4
-1
3
q_b399
-1
3
q_b398
-1
3
q_b397
-1
3
q_b396
-1
3
q_b395
-1
3
q_b394
-1
3
q_b393
-1
3
q_b392
-1
3
q_b391
-1
3
q_b390
-1
3
q_b39
-1
3
q_b389
-1
3
q_b388
-1
3
q_b387
-1
3
q_b386
-1
3
q_b385
-1
3
q_b384
-1
3
q_b383
-1
3
q_b382
-1
3
q_b381
-1
3
q_b380
-1
3
q_b38
-1
3
q_b379
-1
3
q_b378
-1
3
q_b377
-1
3
q_b376
-1
3
q_b375
-1
3
q_b374
-1
3
q_b373
-1
3
q_b372
-1
3
q_b371
-1
3
q_b370
-1
3
q_b37
-1
3
q_b369
-1
3
q_b368
-1
3
q_b367
-1
3
q_b366
-1
3
q_b365
-1
3
q_b364
-1
3
q_b363
-1
3
q_b362
-1
3
q_b361
-1
3
q_b360
-1
3
q_b36
-1
3
q_b359
-1
3
q_b358
-1
3
q_b357
-1
3
q_b356
-1
3
q_b355
-1
3
q_b354
-1
3
q_b353
-1
3
q_b352
-1
3
q_b351
-1
3
q_b350
-1
3
q_b35
-1
3
q_b349
-1
3
q_b348
-1
3
q_b347
-1
3
q_b346
-1
3
q_b345
-1
3
q_b344
-1
3
q_b343
-1
3
q_b342
-1
3
q_b341
-1
3
q_b340
-1
3
q_b34
-1
3
q_b339
-1
3
q_b338
-1
3
q_b337
-1
3
q_b336
-1
3
q_b335
-1
3
q_b334
-1
3
q_b333
-1
3
q_b332
-1
3
q_b331
-1
3
q_b330
-1
3
q_b33
-1
3
q_b329
-1
3
q_b328
-1
3
q_b327
-1
3
q_b326
-1
3
q_b325
-1
3
q_b324
-1
3
q_b323
-1
3
q_b322
-1
3
q_b321
-1
3
q_b320
-1
3
q_b32
-1
3
q_b319
-1
3
q_b318
-1
3
q_b317
-1
3
q_b316
-1
3
q_b315
-1
3
q_b314
-1
3
q_b313
-1
3
q_b312
-1
3
q_b311
-1
3
q_b310
-1
3
q_b31
-1
3
q_b309
-1
3
q_b308
-1
3
q_b307
-1
3
q_b306
-1
3
q_b305
-1
3
q_b304
-1
3
q_b303
-1
3
q_b302
-1
3
q_b301
-1
3
q_b300
-1
3
q_b30
-1
3
q_b3
-1
3
q_b299
-1
3
q_b298
-1
3
q_b297
-1
3
q_b296
-1
3
q_b295
-1
3
q_b294
-1
3
q_b293
-1
3
q_b292
-1
3
q_b291
-1
3
q_b290
-1
3
q_b29
-1
3
q_b289
-1
3
q_b288
-1
3
q_b287
-1
3
q_b286
-1
3
q_b285
-1
3
q_b284
-1
3
q_b283
-1
3
q_b282
-1
3
q_b281
-1
3
q_b280
-1
3
q_b28
-1
3
q_b279
-1
3
q_b278
-1
3
q_b277
-1
3
q_b276
-1
3
q_b275
-1
3
q_b274
-1
3
q_b273
-1
3
q_b272
-1
3
q_b271
-1
3
q_b270
-1
3
q_b27
-1
3
q_b269
-1
3
q_b268
-1
3
q_b267
-1
3
q_b266
-1
3
q_b265
-1
3
q_b264
-1
3
q_b263
-1
3
q_b262
-1
3
q_b261
-1
3
q_b260
-1
3
q_b26
-1
3
q_b259
-1
3
q_b258
-1
3
q_b257
-1
3
q_b256
-1
3
q_b255
-1
3
q_b254
-1
3
q_b253
-1
3
q_b252
-1
3
q_b251
-1
3
q_b250
-1
3
q_b25
-1
3
q_b249
-1
3
q_b248
-1
3
q_b247
-1
3
q_b246
-1
3
q_b245
-1
3
q_b244
-1
3
q_b243
-1
3
q_b242
-1
3
q_b241
-1
3
q_b240
-1
3
q_b24
-1
3
q_b239
-1
3
q_b238
-1
3
q_b237
-1
3
q_b236
-1
3
q_b235
-1
3
q_b234
-1
3
q_b233
-1
3
q_b232
-1
3
q_b231
-1
3
q_b230
-1
3
q_b23
-1
3
q_b229
-1
3
q_b228
-1
3
q_b227
-1
3
q_b226
-1
3
q_b225
-1
3
q_b224
-1
3
q_b223
-1
3
q_b222
-1
3
q_b221
-1
3
q_b220
-1
3
q_b22
-1
3
q_b219
-1
3
q_b218
-1
3
q_b217
-1
3
q_b216
-1
3
q_b215
-1
3
q_b214
-1
3
q_b213
-1
3
q_b212
-1
3
q_b211
-1
3
q_b210
-1
3
q_b21
-1
3
q_b209
-1
3
q_b208
-1
3
q_b207
-1
3
q_b206
-1
3
q_b205
-1
3
q_b204
-1
3
q_b203
-1
3
q_b202
-1
3
q_b201
-1
3
q_b200
-1
3
q_b20
-1
3
q_b2
-1
3
q_b199
-1
3
q_b198
-1
3
q_b197
-1
3
q_b196
-1
3
q_b195
-1
3
q_b194
-1
3
q_b193
-1
3
q_b192
-1
3
q_b191
-1
3
q_b190
-1
3
q_b19
-1
3
q_b189
-1
3
q_b188
-1
3
q_b187
-1
3
q_b186
-1
3
q_b185
-1
3
q_b184
-1
3
q_b183
-1
3
q_b182
-1
3
q_b181
-1
3
q_b180
-1
3
q_b18
-1
3
q_b179
-1
3
q_b178
-1
3
q_b177
-1
3
q_b176
-1
3
q_b175
-1
3
q_b174
-1
3
q_b173
-1
3
q_b172
-1
3
q_b171
-1
3
q_b170
-1
3
q_b17
-1
3
q_b169
-1
3
q_b168
-1
3
q_b167
-1
3
q_b166
-1
3
q_b165
-1
3
q_b164
-1
3
q_b163
-1
3
q_b162
-1
3
q_b161
-1
3
q_b160
-1
3
q_b16
-1
3
q_b159
-1
3
q_b158
-1
3
q_b157
-1
3
q_b156
-1
3
q_b155
-1
3
q_b154
-1
3
q_b153
-1
3
q_b152
-1
3
q_b151
-1
3
q_b150
-1
3
q_b15
-1
3
q_b149
-1
3
q_b148
-1
3
q_b147
-1
3
q_b146
-1
3
q_b145
-1
3
q_b144
-1
3
q_b143
-1
3
q_b142
-1
3
q_b141
-1
3
q_b140
-1
3
q_b14
-1
3
q_b139
-1
3
q_b138
-1
3
q_b137
-1
3
q_b136
-1
3
q_b135
-1
3
q_b134
-1
3
q_b133
-1
3
q_b132
-1
3
q_b131
-1
3
q_b130
-1
3
q_b13
-1
3
q_b129
-1
3
q_b128
-1
3
q_b127
-1
3
q_b126
-1
3
q_b125
-1
3
q_b124
-1
3
q_b123
-1
3
q_b122
-1
3
q_b121
-1
3
q_b120
-1
3
q_b12
-1
3
q_b119
-1
3
q_b118
-1
3
q_b117
-1
3
q_b116
-1
3
q_b115
-1
3
q_b114
-1
3
q_b113
-1
3
q_b112
-1
3
q_b111
-1
3
q_b110
-1
3
q_b11
-1
3
q_b109
-1
3
q_b108
-1
3
q_b107
-1
3
q_b106
-1
3
q_b105
-1
3
q_b104
-1
3
q_b103
-1
3
q_b102
-1
3
q_b101
-1
3
q_b100
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a99
-1
3
data_a98
-1
3
data_a97
-1
3
data_a96
-1
3
data_a95
-1
3
data_a94
-1
3
data_a93
-1
3
data_a92
-1
3
data_a91
-1
3
data_a90
-1
3
data_a9
-1
3
data_a89
-1
3
data_a88
-1
3
data_a87
-1
3
data_a86
-1
3
data_a85
-1
3
data_a84
-1
3
data_a83
-1
3
data_a82
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a639
-1
3
data_a638
-1
3
data_a637
-1
3
data_a636
-1
3
data_a635
-1
3
data_a634
-1
3
data_a633
-1
3
data_a632
-1
3
data_a631
-1
3
data_a630
-1
3
data_a63
-1
3
data_a629
-1
3
data_a628
-1
3
data_a627
-1
3
data_a626
-1
3
data_a625
-1
3
data_a624
-1
3
data_a623
-1
3
data_a622
-1
3
data_a621
-1
3
data_a620
-1
3
data_a62
-1
3
data_a619
-1
3
data_a618
-1
3
data_a617
-1
3
data_a616
-1
3
data_a615
-1
3
data_a614
-1
3
data_a613
-1
3
data_a612
-1
3
data_a611
-1
3
data_a610
-1
3
data_a61
-1
3
data_a609
-1
3
data_a608
-1
3
data_a607
-1
3
data_a606
-1
3
data_a605
-1
3
data_a604
-1
3
data_a603
-1
3
data_a602
-1
3
data_a601
-1
3
data_a600
-1
3
data_a60
-1
3
data_a6
-1
3
data_a599
-1
3
data_a598
-1
3
data_a597
-1
3
data_a596
-1
3
data_a595
-1
3
data_a594
-1
3
data_a593
-1
3
data_a592
-1
3
data_a591
-1
3
data_a590
-1
3
data_a59
-1
3
data_a589
-1
3
data_a588
-1
3
data_a587
-1
3
data_a586
-1
3
data_a585
-1
3
data_a584
-1
3
data_a583
-1
3
data_a582
-1
3
data_a581
-1
3
data_a580
-1
3
data_a58
-1
3
data_a579
-1
3
data_a578
-1
3
data_a577
-1
3
data_a576
-1
3
data_a575
-1
3
data_a574
-1
3
data_a573
-1
3
data_a572
-1
3
data_a571
-1
3
data_a570
-1
3
data_a57
-1
3
data_a569
-1
3
data_a568
-1
3
data_a567
-1
3
data_a566
-1
3
data_a565
-1
3
data_a564
-1
3
data_a563
-1
3
data_a562
-1
3
data_a561
-1
3
data_a560
-1
3
data_a56
-1
3
data_a559
-1
3
data_a558
-1
3
data_a557
-1
3
data_a556
-1
3
data_a555
-1
3
data_a554
-1
3
data_a553
-1
3
data_a552
-1
3
data_a551
-1
3
data_a550
-1
3
data_a55
-1
3
data_a549
-1
3
data_a548
-1
3
data_a547
-1
3
data_a546
-1
3
data_a545
-1
3
data_a544
-1
3
data_a543
-1
3
data_a542
-1
3
data_a541
-1
3
data_a540
-1
3
data_a54
-1
3
data_a539
-1
3
data_a538
-1
3
data_a537
-1
3
data_a536
-1
3
data_a535
-1
3
data_a534
-1
3
data_a533
-1
3
data_a532
-1
3
data_a531
-1
3
data_a530
-1
3
data_a53
-1
3
data_a529
-1
3
data_a528
-1
3
data_a527
-1
3
data_a526
-1
3
data_a525
-1
3
data_a524
-1
3
data_a523
-1
3
data_a522
-1
3
data_a521
-1
3
data_a520
-1
3
data_a52
-1
3
data_a519
-1
3
data_a518
-1
3
data_a517
-1
3
data_a516
-1
3
data_a515
-1
3
data_a514
-1
3
data_a513
-1
3
data_a512
-1
3
data_a511
-1
3
data_a510
-1
3
data_a51
-1
3
data_a509
-1
3
data_a508
-1
3
data_a507
-1
3
data_a506
-1
3
data_a505
-1
3
data_a504
-1
3
data_a503
-1
3
data_a502
-1
3
data_a501
-1
3
data_a500
-1
3
data_a50
-1
3
data_a5
-1
3
data_a499
-1
3
data_a498
-1
3
data_a497
-1
3
data_a496
-1
3
data_a495
-1
3
data_a494
-1
3
data_a493
-1
3
data_a492
-1
3
data_a491
-1
3
data_a490
-1
3
data_a49
-1
3
data_a489
-1
3
data_a488
-1
3
data_a487
-1
3
data_a486
-1
3
data_a485
-1
3
data_a484
-1
3
data_a483
-1
3
data_a482
-1
3
data_a481
-1
3
data_a480
-1
3
data_a48
-1
3
data_a479
-1
3
data_a478
-1
3
data_a477
-1
3
data_a476
-1
3
data_a475
-1
3
data_a474
-1
3
data_a473
-1
3
data_a472
-1
3
data_a471
-1
3
data_a470
-1
3
data_a47
-1
3
data_a469
-1
3
data_a468
-1
3
data_a467
-1
3
data_a466
-1
3
data_a465
-1
3
data_a464
-1
3
data_a463
-1
3
data_a462
-1
3
data_a461
-1
3
data_a460
-1
3
data_a46
-1
3
data_a459
-1
3
data_a458
-1
3
data_a457
-1
3
data_a456
-1
3
data_a455
-1
3
data_a454
-1
3
data_a453
-1
3
data_a452
-1
3
data_a451
-1
3
data_a450
-1
3
data_a45
-1
3
data_a449
-1
3
data_a448
-1
3
data_a447
-1
3
data_a446
-1
3
data_a445
-1
3
data_a444
-1
3
data_a443
-1
3
data_a442
-1
3
data_a441
-1
3
data_a440
-1
3
data_a44
-1
3
data_a439
-1
3
data_a438
-1
3
data_a437
-1
3
data_a436
-1
3
data_a435
-1
3
data_a434
-1
3
data_a433
-1
3
data_a432
-1
3
data_a431
-1
3
data_a430
-1
3
data_a43
-1
3
data_a429
-1
3
data_a428
-1
3
data_a427
-1
3
data_a426
-1
3
data_a425
-1
3
data_a424
-1
3
data_a423
-1
3
data_a422
-1
3
data_a421
-1
3
data_a420
-1
3
data_a42
-1
3
data_a419
-1
3
data_a418
-1
3
data_a417
-1
3
data_a416
-1
3
data_a415
-1
3
data_a414
-1
3
data_a413
-1
3
data_a412
-1
3
data_a411
-1
3
data_a410
-1
3
data_a41
-1
3
data_a409
-1
3
data_a408
-1
3
data_a407
-1
3
data_a406
-1
3
data_a405
-1
3
data_a404
-1
3
data_a403
-1
3
data_a402
-1
3
data_a401
-1
3
data_a400
-1
3
data_a40
-1
3
data_a4
-1
3
data_a399
-1
3
data_a398
-1
3
data_a397
-1
3
data_a396
-1
3
data_a395
-1
3
data_a394
-1
3
data_a393
-1
3
data_a392
-1
3
data_a391
-1
3
data_a390
-1
3
data_a39
-1
3
data_a389
-1
3
data_a388
-1
3
data_a387
-1
3
data_a386
-1
3
data_a385
-1
3
data_a384
-1
3
data_a383
-1
3
data_a382
-1
3
data_a381
-1
3
data_a380
-1
3
data_a38
-1
3
data_a379
-1
3
data_a378
-1
3
data_a377
-1
3
data_a376
-1
3
data_a375
-1
3
data_a374
-1
3
data_a373
-1
3
data_a372
-1
3
data_a371
-1
3
data_a370
-1
3
data_a37
-1
3
data_a369
-1
3
data_a368
-1
3
data_a367
-1
3
data_a366
-1
3
data_a365
-1
3
data_a364
-1
3
data_a363
-1
3
data_a362
-1
3
data_a361
-1
3
data_a360
-1
3
data_a36
-1
3
data_a359
-1
3
data_a358
-1
3
data_a357
-1
3
data_a356
-1
3
data_a355
-1
3
data_a354
-1
3
data_a353
-1
3
data_a352
-1
3
data_a351
-1
3
data_a350
-1
3
data_a35
-1
3
data_a349
-1
3
data_a348
-1
3
data_a347
-1
3
data_a346
-1
3
data_a345
-1
3
data_a344
-1
3
data_a343
-1
3
data_a342
-1
3
data_a341
-1
3
data_a340
-1
3
data_a34
-1
3
data_a339
-1
3
data_a338
-1
3
data_a337
-1
3
data_a336
-1
3
data_a335
-1
3
data_a334
-1
3
data_a333
-1
3
data_a332
-1
3
data_a331
-1
3
data_a330
-1
3
data_a33
-1
3
data_a329
-1
3
data_a328
-1
3
data_a327
-1
3
data_a326
-1
3
data_a325
-1
3
data_a324
-1
3
data_a323
-1
3
data_a322
-1
3
data_a321
-1
3
data_a320
-1
3
data_a32
-1
3
data_a319
-1
3
data_a318
-1
3
data_a317
-1
3
data_a316
-1
3
data_a315
-1
3
data_a314
-1
3
data_a313
-1
3
data_a312
-1
3
data_a311
-1
3
data_a310
-1
3
data_a31
-1
3
data_a309
-1
3
data_a308
-1
3
data_a307
-1
3
data_a306
-1
3
data_a305
-1
3
data_a304
-1
3
data_a303
-1
3
data_a302
-1
3
data_a301
-1
3
data_a300
-1
3
data_a30
-1
3
data_a3
-1
3
data_a299
-1
3
data_a298
-1
3
data_a297
-1
3
data_a296
-1
3
data_a295
-1
3
data_a294
-1
3
data_a293
-1
3
data_a292
-1
3
data_a291
-1
3
data_a290
-1
3
data_a29
-1
3
data_a289
-1
3
data_a288
-1
3
data_a287
-1
3
data_a286
-1
3
data_a285
-1
3
data_a284
-1
3
data_a283
-1
3
data_a282
-1
3
data_a281
-1
3
data_a280
-1
3
data_a28
-1
3
data_a279
-1
3
data_a278
-1
3
data_a277
-1
3
data_a276
-1
3
data_a275
-1
3
data_a274
-1
3
data_a273
-1
3
data_a272
-1
3
data_a271
-1
3
data_a270
-1
3
data_a27
-1
3
data_a269
-1
3
data_a268
-1
3
data_a267
-1
3
data_a266
-1
3
data_a265
-1
3
data_a264
-1
3
data_a263
-1
3
data_a262
-1
3
data_a261
-1
3
data_a260
-1
3
data_a26
-1
3
data_a259
-1
3
data_a258
-1
3
data_a257
-1
3
data_a256
-1
3
data_a255
-1
3
data_a254
-1
3
data_a253
-1
3
data_a252
-1
3
data_a251
-1
3
data_a250
-1
3
data_a25
-1
3
data_a249
-1
3
data_a248
-1
3
data_a247
-1
3
data_a246
-1
3
data_a245
-1
3
data_a244
-1
3
data_a243
-1
3
data_a242
-1
3
data_a241
-1
3
data_a240
-1
3
data_a24
-1
3
data_a239
-1
3
data_a238
-1
3
data_a237
-1
3
data_a236
-1
3
data_a235
-1
3
data_a234
-1
3
data_a233
-1
3
data_a232
-1
3
data_a231
-1
3
data_a230
-1
3
data_a23
-1
3
data_a229
-1
3
data_a228
-1
3
data_a227
-1
3
data_a226
-1
3
data_a225
-1
3
data_a224
-1
3
data_a223
-1
3
data_a222
-1
3
data_a221
-1
3
data_a220
-1
3
data_a22
-1
3
data_a219
-1
3
data_a218
-1
3
data_a217
-1
3
data_a216
-1
3
data_a215
-1
3
data_a214
-1
3
data_a213
-1
3
data_a212
-1
3
data_a211
-1
3
data_a210
-1
3
data_a21
-1
3
data_a209
-1
3
data_a208
-1
3
data_a207
-1
3
data_a206
-1
3
data_a205
-1
3
data_a204
-1
3
data_a203
-1
3
data_a202
-1
3
data_a201
-1
3
data_a200
-1
3
data_a20
-1
3
data_a2
-1
3
data_a199
-1
3
data_a198
-1
3
data_a197
-1
3
data_a196
-1
3
data_a195
-1
3
data_a194
-1
3
data_a193
-1
3
data_a192
-1
3
data_a191
-1
3
data_a190
-1
3
data_a19
-1
3
data_a189
-1
3
data_a188
-1
3
data_a187
-1
3
data_a186
-1
3
data_a185
-1
3
data_a184
-1
3
data_a183
-1
3
data_a182
-1
3
data_a181
-1
3
data_a180
-1
3
data_a18
-1
3
data_a179
-1
3
data_a178
-1
3
data_a177
-1
3
data_a176
-1
3
data_a175
-1
3
data_a174
-1
3
data_a173
-1
3
data_a172
-1
3
data_a171
-1
3
data_a170
-1
3
data_a17
-1
3
data_a169
-1
3
data_a168
-1
3
data_a167
-1
3
data_a166
-1
3
data_a165
-1
3
data_a164
-1
3
data_a163
-1
3
data_a162
-1
3
data_a161
-1
3
data_a160
-1
3
data_a16
-1
3
data_a159
-1
3
data_a158
-1
3
data_a157
-1
3
data_a156
-1
3
data_a155
-1
3
data_a154
-1
3
data_a153
-1
3
data_a152
-1
3
data_a151
-1
3
data_a150
-1
3
data_a15
-1
3
data_a149
-1
3
data_a148
-1
3
data_a147
-1
3
data_a146
-1
3
data_a145
-1
3
data_a144
-1
3
data_a143
-1
3
data_a142
-1
3
data_a141
-1
3
data_a140
-1
3
data_a14
-1
3
data_a139
-1
3
data_a138
-1
3
data_a137
-1
3
data_a136
-1
3
data_a135
-1
3
data_a134
-1
3
data_a133
-1
3
data_a132
-1
3
data_a131
-1
3
data_a130
-1
3
data_a13
-1
3
data_a129
-1
3
data_a128
-1
3
data_a127
-1
3
data_a126
-1
3
data_a125
-1
3
data_a124
-1
3
data_a123
-1
3
data_a122
-1
3
data_a121
-1
3
data_a120
-1
3
data_a12
-1
3
data_a119
-1
3
data_a118
-1
3
data_a117
-1
3
data_a116
-1
3
data_a115
-1
3
data_a114
-1
3
data_a113
-1
3
data_a112
-1
3
data_a111
-1
3
data_a110
-1
3
data_a11
-1
3
data_a109
-1
3
data_a108
-1
3
data_a107
-1
3
data_a106
-1
3
data_a105
-1
3
data_a104
-1
3
data_a103
-1
3
data_a102
-1
3
data_a101
-1
3
data_a100
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_uro1
# storage
db|DreamTangle_HDL.(8).cnf
db|DreamTangle_HDL.(8).cnf
# case_insensitive
# source_file
db|altsyncram_uro1.tdf
61c4ca1f11d87a18d0398dc9c7fdd7dc
6
# used_port {
wren_b
-1
3
q_a99
-1
3
q_a98
-1
3
q_a97
-1
3
q_a96
-1
3
q_a95
-1
3
q_a94
-1
3
q_a93
-1
3
q_a92
-1
3
q_a91
-1
3
q_a90
-1
3
q_a9
-1
3
q_a89
-1
3
q_a88
-1
3
q_a87
-1
3
q_a86
-1
3
q_a85
-1
3
q_a84
-1
3
q_a83
-1
3
q_a82
-1
3
q_a81
-1
3
q_a80
-1
3
q_a8
-1
3
q_a79
-1
3
q_a78
-1
3
q_a77
-1
3
q_a76
-1
3
q_a75
-1
3
q_a74
-1
3
q_a73
-1
3
q_a72
-1
3
q_a71
-1
3
q_a70
-1
3
q_a7
-1
3
q_a69
-1
3
q_a68
-1
3
q_a67
-1
3
q_a66
-1
3
q_a65
-1
3
q_a64
-1
3
q_a639
-1
3
q_a638
-1
3
q_a637
-1
3
q_a636
-1
3
q_a635
-1
3
q_a634
-1
3
q_a633
-1
3
q_a632
-1
3
q_a631
-1
3
q_a630
-1
3
q_a63
-1
3
q_a629
-1
3
q_a628
-1
3
q_a627
-1
3
q_a626
-1
3
q_a625
-1
3
q_a624
-1
3
q_a623
-1
3
q_a622
-1
3
q_a621
-1
3
q_a620
-1
3
q_a62
-1
3
q_a619
-1
3
q_a618
-1
3
q_a617
-1
3
q_a616
-1
3
q_a615
-1
3
q_a614
-1
3
q_a613
-1
3
q_a612
-1
3
q_a611
-1
3
q_a610
-1
3
q_a61
-1
3
q_a609
-1
3
q_a608
-1
3
q_a607
-1
3
q_a606
-1
3
q_a605
-1
3
q_a604
-1
3
q_a603
-1
3
q_a602
-1
3
q_a601
-1
3
q_a600
-1
3
q_a60
-1
3
q_a6
-1
3
q_a599
-1
3
q_a598
-1
3
q_a597
-1
3
q_a596
-1
3
q_a595
-1
3
q_a594
-1
3
q_a593
-1
3
q_a592
-1
3
q_a591
-1
3
q_a590
-1
3
q_a59
-1
3
q_a589
-1
3
q_a588
-1
3
q_a587
-1
3
q_a586
-1
3
q_a585
-1
3
q_a584
-1
3
q_a583
-1
3
q_a582
-1
3
q_a581
-1
3
q_a580
-1
3
q_a58
-1
3
q_a579
-1
3
q_a578
-1
3
q_a577
-1
3
q_a576
-1
3
q_a575
-1
3
q_a574
-1
3
q_a573
-1
3
q_a572
-1
3
q_a571
-1
3
q_a570
-1
3
q_a57
-1
3
q_a569
-1
3
q_a568
-1
3
q_a567
-1
3
q_a566
-1
3
q_a565
-1
3
q_a564
-1
3
q_a563
-1
3
q_a562
-1
3
q_a561
-1
3
q_a560
-1
3
q_a56
-1
3
q_a559
-1
3
q_a558
-1
3
q_a557
-1
3
q_a556
-1
3
q_a555
-1
3
q_a554
-1
3
q_a553
-1
3
q_a552
-1
3
q_a551
-1
3
q_a550
-1
3
q_a55
-1
3
q_a549
-1
3
q_a548
-1
3
q_a547
-1
3
q_a546
-1
3
q_a545
-1
3
q_a544
-1
3
q_a543
-1
3
q_a542
-1
3
q_a541
-1
3
q_a540
-1
3
q_a54
-1
3
q_a539
-1
3
q_a538
-1
3
q_a537
-1
3
q_a536
-1
3
q_a535
-1
3
q_a534
-1
3
q_a533
-1
3
q_a532
-1
3
q_a531
-1
3
q_a530
-1
3
q_a53
-1
3
q_a529
-1
3
q_a528
-1
3
q_a527
-1
3
q_a526
-1
3
q_a525
-1
3
q_a524
-1
3
q_a523
-1
3
q_a522
-1
3
q_a521
-1
3
q_a520
-1
3
q_a52
-1
3
q_a519
-1
3
q_a518
-1
3
q_a517
-1
3
q_a516
-1
3
q_a515
-1
3
q_a514
-1
3
q_a513
-1
3
q_a512
-1
3
q_a511
-1
3
q_a510
-1
3
q_a51
-1
3
q_a509
-1
3
q_a508
-1
3
q_a507
-1
3
q_a506
-1
3
q_a505
-1
3
q_a504
-1
3
q_a503
-1
3
q_a502
-1
3
q_a501
-1
3
q_a500
-1
3
q_a50
-1
3
q_a5
-1
3
q_a499
-1
3
q_a498
-1
3
q_a497
-1
3
q_a496
-1
3
q_a495
-1
3
q_a494
-1
3
q_a493
-1
3
q_a492
-1
3
q_a491
-1
3
q_a490
-1
3
q_a49
-1
3
q_a489
-1
3
q_a488
-1
3
q_a487
-1
3
q_a486
-1
3
q_a485
-1
3
q_a484
-1
3
q_a483
-1
3
q_a482
-1
3
q_a481
-1
3
q_a480
-1
3
q_a48
-1
3
q_a479
-1
3
q_a478
-1
3
q_a477
-1
3
q_a476
-1
3
q_a475
-1
3
q_a474
-1
3
q_a473
-1
3
q_a472
-1
3
q_a471
-1
3
q_a470
-1
3
q_a47
-1
3
q_a469
-1
3
q_a468
-1
3
q_a467
-1
3
q_a466
-1
3
q_a465
-1
3
q_a464
-1
3
q_a463
-1
3
q_a462
-1
3
q_a461
-1
3
q_a460
-1
3
q_a46
-1
3
q_a459
-1
3
q_a458
-1
3
q_a457
-1
3
q_a456
-1
3
q_a455
-1
3
q_a454
-1
3
q_a453
-1
3
q_a452
-1
3
q_a451
-1
3
q_a450
-1
3
q_a45
-1
3
q_a449
-1
3
q_a448
-1
3
q_a447
-1
3
q_a446
-1
3
q_a445
-1
3
q_a444
-1
3
q_a443
-1
3
q_a442
-1
3
q_a441
-1
3
q_a440
-1
3
q_a44
-1
3
q_a439
-1
3
q_a438
-1
3
q_a437
-1
3
q_a436
-1
3
q_a435
-1
3
q_a434
-1
3
q_a433
-1
3
q_a432
-1
3
q_a431
-1
3
q_a430
-1
3
q_a43
-1
3
q_a429
-1
3
q_a428
-1
3
q_a427
-1
3
q_a426
-1
3
q_a425
-1
3
q_a424
-1
3
q_a423
-1
3
q_a422
-1
3
q_a421
-1
3
q_a420
-1
3
q_a42
-1
3
q_a419
-1
3
q_a418
-1
3
q_a417
-1
3
q_a416
-1
3
q_a415
-1
3
q_a414
-1
3
q_a413
-1
3
q_a412
-1
3
q_a411
-1
3
q_a410
-1
3
q_a41
-1
3
q_a409
-1
3
q_a408
-1
3
q_a407
-1
3
q_a406
-1
3
q_a405
-1
3
q_a404
-1
3
q_a403
-1
3
q_a402
-1
3
q_a401
-1
3
q_a400
-1
3
q_a40
-1
3
q_a4
-1
3
q_a399
-1
3
q_a398
-1
3
q_a397
-1
3
q_a396
-1
3
q_a395
-1
3
q_a394
-1
3
q_a393
-1
3
q_a392
-1
3
q_a391
-1
3
q_a390
-1
3
q_a39
-1
3
q_a389
-1
3
q_a388
-1
3
q_a387
-1
3
q_a386
-1
3
q_a385
-1
3
q_a384
-1
3
q_a383
-1
3
q_a382
-1
3
q_a381
-1
3
q_a380
-1
3
q_a38
-1
3
q_a379
-1
3
q_a378
-1
3
q_a377
-1
3
q_a376
-1
3
q_a375
-1
3
q_a374
-1
3
q_a373
-1
3
q_a372
-1
3
q_a371
-1
3
q_a370
-1
3
q_a37
-1
3
q_a369
-1
3
q_a368
-1
3
q_a367
-1
3
q_a366
-1
3
q_a365
-1
3
q_a364
-1
3
q_a363
-1
3
q_a362
-1
3
q_a361
-1
3
q_a360
-1
3
q_a36
-1
3
q_a359
-1
3
q_a358
-1
3
q_a357
-1
3
q_a356
-1
3
q_a355
-1
3
q_a354
-1
3
q_a353
-1
3
q_a352
-1
3
q_a351
-1
3
q_a350
-1
3
q_a35
-1
3
q_a349
-1
3
q_a348
-1
3
q_a347
-1
3
q_a346
-1
3
q_a345
-1
3
q_a344
-1
3
q_a343
-1
3
q_a342
-1
3
q_a341
-1
3
q_a340
-1
3
q_a34
-1
3
q_a339
-1
3
q_a338
-1
3
q_a337
-1
3
q_a336
-1
3
q_a335
-1
3
q_a334
-1
3
q_a333
-1
3
q_a332
-1
3
q_a331
-1
3
q_a330
-1
3
q_a33
-1
3
q_a329
-1
3
q_a328
-1
3
q_a327
-1
3
q_a326
-1
3
q_a325
-1
3
q_a324
-1
3
q_a323
-1
3
q_a322
-1
3
q_a321
-1
3
q_a320
-1
3
q_a32
-1
3
q_a319
-1
3
q_a318
-1
3
q_a317
-1
3
q_a316
-1
3
q_a315
-1
3
q_a314
-1
3
q_a313
-1
3
q_a312
-1
3
q_a311
-1
3
q_a310
-1
3
q_a31
-1
3
q_a309
-1
3
q_a308
-1
3
q_a307
-1
3
q_a306
-1
3
q_a305
-1
3
q_a304
-1
3
q_a303
-1
3
q_a302
-1
3
q_a301
-1
3
q_a300
-1
3
q_a30
-1
3
q_a3
-1
3
q_a299
-1
3
q_a298
-1
3
q_a297
-1
3
q_a296
-1
3
q_a295
-1
3
q_a294
-1
3
q_a293
-1
3
q_a292
-1
3
q_a291
-1
3
q_a290
-1
3
q_a29
-1
3
q_a289
-1
3
q_a288
-1
3
q_a287
-1
3
q_a286
-1
3
q_a285
-1
3
q_a284
-1
3
q_a283
-1
3
q_a282
-1
3
q_a281
-1
3
q_a280
-1
3
q_a28
-1
3
q_a279
-1
3
q_a278
-1
3
q_a277
-1
3
q_a276
-1
3
q_a275
-1
3
q_a274
-1
3
q_a273
-1
3
q_a272
-1
3
q_a271
-1
3
q_a270
-1
3
q_a27
-1
3
q_a269
-1
3
q_a268
-1
3
q_a267
-1
3
q_a266
-1
3
q_a265
-1
3
q_a264
-1
3
q_a263
-1
3
q_a262
-1
3
q_a261
-1
3
q_a260
-1
3
q_a26
-1
3
q_a259
-1
3
q_a258
-1
3
q_a257
-1
3
q_a256
-1
3
q_a255
-1
3
q_a254
-1
3
q_a253
-1
3
q_a252
-1
3
q_a251
-1
3
q_a250
-1
3
q_a25
-1
3
q_a249
-1
3
q_a248
-1
3
q_a247
-1
3
q_a246
-1
3
q_a245
-1
3
q_a244
-1
3
q_a243
-1
3
q_a242
-1
3
q_a241
-1
3
q_a240
-1
3
q_a24
-1
3
q_a239
-1
3
q_a238
-1
3
q_a237
-1
3
q_a236
-1
3
q_a235
-1
3
q_a234
-1
3
q_a233
-1
3
q_a232
-1
3
q_a231
-1
3
q_a230
-1
3
q_a23
-1
3
q_a229
-1
3
q_a228
-1
3
q_a227
-1
3
q_a226
-1
3
q_a225
-1
3
q_a224
-1
3
q_a223
-1
3
q_a222
-1
3
q_a221
-1
3
q_a220
-1
3
q_a22
-1
3
q_a219
-1
3
q_a218
-1
3
q_a217
-1
3
q_a216
-1
3
q_a215
-1
3
q_a214
-1
3
q_a213
-1
3
q_a212
-1
3
q_a211
-1
3
q_a210
-1
3
q_a21
-1
3
q_a209
-1
3
q_a208
-1
3
q_a207
-1
3
q_a206
-1
3
q_a205
-1
3
q_a204
-1
3
q_a203
-1
3
q_a202
-1
3
q_a201
-1
3
q_a200
-1
3
q_a20
-1
3
q_a2
-1
3
q_a199
-1
3
q_a198
-1
3
q_a197
-1
3
q_a196
-1
3
q_a195
-1
3
q_a194
-1
3
q_a193
-1
3
q_a192
-1
3
q_a191
-1
3
q_a190
-1
3
q_a19
-1
3
q_a189
-1
3
q_a188
-1
3
q_a187
-1
3
q_a186
-1
3
q_a185
-1
3
q_a184
-1
3
q_a183
-1
3
q_a182
-1
3
q_a181
-1
3
q_a180
-1
3
q_a18
-1
3
q_a179
-1
3
q_a178
-1
3
q_a177
-1
3
q_a176
-1
3
q_a175
-1
3
q_a174
-1
3
q_a173
-1
3
q_a172
-1
3
q_a171
-1
3
q_a170
-1
3
q_a17
-1
3
q_a169
-1
3
q_a168
-1
3
q_a167
-1
3
q_a166
-1
3
q_a165
-1
3
q_a164
-1
3
q_a163
-1
3
q_a162
-1
3
q_a161
-1
3
q_a160
-1
3
q_a16
-1
3
q_a159
-1
3
q_a158
-1
3
q_a157
-1
3
q_a156
-1
3
q_a155
-1
3
q_a154
-1
3
q_a153
-1
3
q_a152
-1
3
q_a151
-1
3
q_a150
-1
3
q_a15
-1
3
q_a149
-1
3
q_a148
-1
3
q_a147
-1
3
q_a146
-1
3
q_a145
-1
3
q_a144
-1
3
q_a143
-1
3
q_a142
-1
3
q_a141
-1
3
q_a140
-1
3
q_a14
-1
3
q_a139
-1
3
q_a138
-1
3
q_a137
-1
3
q_a136
-1
3
q_a135
-1
3
q_a134
-1
3
q_a133
-1
3
q_a132
-1
3
q_a131
-1
3
q_a130
-1
3
q_a13
-1
3
q_a129
-1
3
q_a128
-1
3
q_a127
-1
3
q_a126
-1
3
q_a125
-1
3
q_a124
-1
3
q_a123
-1
3
q_a122
-1
3
q_a121
-1
3
q_a120
-1
3
q_a12
-1
3
q_a119
-1
3
q_a118
-1
3
q_a117
-1
3
q_a116
-1
3
q_a115
-1
3
q_a114
-1
3
q_a113
-1
3
q_a112
-1
3
q_a111
-1
3
q_a110
-1
3
q_a11
-1
3
q_a109
-1
3
q_a108
-1
3
q_a107
-1
3
q_a106
-1
3
q_a105
-1
3
q_a104
-1
3
q_a103
-1
3
q_a102
-1
3
q_a101
-1
3
q_a100
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b99
-1
3
data_b98
-1
3
data_b97
-1
3
data_b96
-1
3
data_b95
-1
3
data_b94
-1
3
data_b93
-1
3
data_b92
-1
3
data_b91
-1
3
data_b90
-1
3
data_b9
-1
3
data_b89
-1
3
data_b88
-1
3
data_b87
-1
3
data_b86
-1
3
data_b85
-1
3
data_b84
-1
3
data_b83
-1
3
data_b82
-1
3
data_b81
-1
3
data_b80
-1
3
data_b8
-1
3
data_b79
-1
3
data_b78
-1
3
data_b77
-1
3
data_b76
-1
3
data_b75
-1
3
data_b74
-1
3
data_b73
-1
3
data_b72
-1
3
data_b71
-1
3
data_b70
-1
3
data_b7
-1
3
data_b69
-1
3
data_b68
-1
3
data_b67
-1
3
data_b66
-1
3
data_b65
-1
3
data_b64
-1
3
data_b639
-1
3
data_b638
-1
3
data_b637
-1
3
data_b636
-1
3
data_b635
-1
3
data_b634
-1
3
data_b633
-1
3
data_b632
-1
3
data_b631
-1
3
data_b630
-1
3
data_b63
-1
3
data_b629
-1
3
data_b628
-1
3
data_b627
-1
3
data_b626
-1
3
data_b625
-1
3
data_b624
-1
3
data_b623
-1
3
data_b622
-1
3
data_b621
-1
3
data_b620
-1
3
data_b62
-1
3
data_b619
-1
3
data_b618
-1
3
data_b617
-1
3
data_b616
-1
3
data_b615
-1
3
data_b614
-1
3
data_b613
-1
3
data_b612
-1
3
data_b611
-1
3
data_b610
-1
3
data_b61
-1
3
data_b609
-1
3
data_b608
-1
3
data_b607
-1
3
data_b606
-1
3
data_b605
-1
3
data_b604
-1
3
data_b603
-1
3
data_b602
-1
3
data_b601
-1
3
data_b600
-1
3
data_b60
-1
3
data_b6
-1
3
data_b599
-1
3
data_b598
-1
3
data_b597
-1
3
data_b596
-1
3
data_b595
-1
3
data_b594
-1
3
data_b593
-1
3
data_b592
-1
3
data_b591
-1
3
data_b590
-1
3
data_b59
-1
3
data_b589
-1
3
data_b588
-1
3
data_b587
-1
3
data_b586
-1
3
data_b585
-1
3
data_b584
-1
3
data_b583
-1
3
data_b582
-1
3
data_b581
-1
3
data_b580
-1
3
data_b58
-1
3
data_b579
-1
3
data_b578
-1
3
data_b577
-1
3
data_b576
-1
3
data_b575
-1
3
data_b574
-1
3
data_b573
-1
3
data_b572
-1
3
data_b571
-1
3
data_b570
-1
3
data_b57
-1
3
data_b569
-1
3
data_b568
-1
3
data_b567
-1
3
data_b566
-1
3
data_b565
-1
3
data_b564
-1
3
data_b563
-1
3
data_b562
-1
3
data_b561
-1
3
data_b560
-1
3
data_b56
-1
3
data_b559
-1
3
data_b558
-1
3
data_b557
-1
3
data_b556
-1
3
data_b555
-1
3
data_b554
-1
3
data_b553
-1
3
data_b552
-1
3
data_b551
-1
3
data_b550
-1
3
data_b55
-1
3
data_b549
-1
3
data_b548
-1
3
data_b547
-1
3
data_b546
-1
3
data_b545
-1
3
data_b544
-1
3
data_b543
-1
3
data_b542
-1
3
data_b541
-1
3
data_b540
-1
3
data_b54
-1
3
data_b539
-1
3
data_b538
-1
3
data_b537
-1
3
data_b536
-1
3
data_b535
-1
3
data_b534
-1
3
data_b533
-1
3
data_b532
-1
3
data_b531
-1
3
data_b530
-1
3
data_b53
-1
3
data_b529
-1
3
data_b528
-1
3
data_b527
-1
3
data_b526
-1
3
data_b525
-1
3
data_b524
-1
3
data_b523
-1
3
data_b522
-1
3
data_b521
-1
3
data_b520
-1
3
data_b52
-1
3
data_b519
-1
3
data_b518
-1
3
data_b517
-1
3
data_b516
-1
3
data_b515
-1
3
data_b514
-1
3
data_b513
-1
3
data_b512
-1
3
data_b511
-1
3
data_b510
-1
3
data_b51
-1
3
data_b509
-1
3
data_b508
-1
3
data_b507
-1
3
data_b506
-1
3
data_b505
-1
3
data_b504
-1
3
data_b503
-1
3
data_b502
-1
3
data_b501
-1
3
data_b500
-1
3
data_b50
-1
3
data_b5
-1
3
data_b499
-1
3
data_b498
-1
3
data_b497
-1
3
data_b496
-1
3
data_b495
-1
3
data_b494
-1
3
data_b493
-1
3
data_b492
-1
3
data_b491
-1
3
data_b490
-1
3
data_b49
-1
3
data_b489
-1
3
data_b488
-1
3
data_b487
-1
3
data_b486
-1
3
data_b485
-1
3
data_b484
-1
3
data_b483
-1
3
data_b482
-1
3
data_b481
-1
3
data_b480
-1
3
data_b48
-1
3
data_b479
-1
3
data_b478
-1
3
data_b477
-1
3
data_b476
-1
3
data_b475
-1
3
data_b474
-1
3
data_b473
-1
3
data_b472
-1
3
data_b471
-1
3
data_b470
-1
3
data_b47
-1
3
data_b469
-1
3
data_b468
-1
3
data_b467
-1
3
data_b466
-1
3
data_b465
-1
3
data_b464
-1
3
data_b463
-1
3
data_b462
-1
3
data_b461
-1
3
data_b460
-1
3
data_b46
-1
3
data_b459
-1
3
data_b458
-1
3
data_b457
-1
3
data_b456
-1
3
data_b455
-1
3
data_b454
-1
3
data_b453
-1
3
data_b452
-1
3
data_b451
-1
3
data_b450
-1
3
data_b45
-1
3
data_b449
-1
3
data_b448
-1
3
data_b447
-1
3
data_b446
-1
3
data_b445
-1
3
data_b444
-1
3
data_b443
-1
3
data_b442
-1
3
data_b441
-1
3
data_b440
-1
3
data_b44
-1
3
data_b439
-1
3
data_b438
-1
3
data_b437
-1
3
data_b436
-1
3
data_b435
-1
3
data_b434
-1
3
data_b433
-1
3
data_b432
-1
3
data_b431
-1
3
data_b430
-1
3
data_b43
-1
3
data_b429
-1
3
data_b428
-1
3
data_b427
-1
3
data_b426
-1
3
data_b425
-1
3
data_b424
-1
3
data_b423
-1
3
data_b422
-1
3
data_b421
-1
3
data_b420
-1
3
data_b42
-1
3
data_b419
-1
3
data_b418
-1
3
data_b417
-1
3
data_b416
-1
3
data_b415
-1
3
data_b414
-1
3
data_b413
-1
3
data_b412
-1
3
data_b411
-1
3
data_b410
-1
3
data_b41
-1
3
data_b409
-1
3
data_b408
-1
3
data_b407
-1
3
data_b406
-1
3
data_b405
-1
3
data_b404
-1
3
data_b403
-1
3
data_b402
-1
3
data_b401
-1
3
data_b400
-1
3
data_b40
-1
3
data_b4
-1
3
data_b399
-1
3
data_b398
-1
3
data_b397
-1
3
data_b396
-1
3
data_b395
-1
3
data_b394
-1
3
data_b393
-1
3
data_b392
-1
3
data_b391
-1
3
data_b390
-1
3
data_b39
-1
3
data_b389
-1
3
data_b388
-1
3
data_b387
-1
3
data_b386
-1
3
data_b385
-1
3
data_b384
-1
3
data_b383
-1
3
data_b382
-1
3
data_b381
-1
3
data_b380
-1
3
data_b38
-1
3
data_b379
-1
3
data_b378
-1
3
data_b377
-1
3
data_b376
-1
3
data_b375
-1
3
data_b374
-1
3
data_b373
-1
3
data_b372
-1
3
data_b371
-1
3
data_b370
-1
3
data_b37
-1
3
data_b369
-1
3
data_b368
-1
3
data_b367
-1
3
data_b366
-1
3
data_b365
-1
3
data_b364
-1
3
data_b363
-1
3
data_b362
-1
3
data_b361
-1
3
data_b360
-1
3
data_b36
-1
3
data_b359
-1
3
data_b358
-1
3
data_b357
-1
3
data_b356
-1
3
data_b355
-1
3
data_b354
-1
3
data_b353
-1
3
data_b352
-1
3
data_b351
-1
3
data_b350
-1
3
data_b35
-1
3
data_b349
-1
3
data_b348
-1
3
data_b347
-1
3
data_b346
-1
3
data_b345
-1
3
data_b344
-1
3
data_b343
-1
3
data_b342
-1
3
data_b341
-1
3
data_b340
-1
3
data_b34
-1
3
data_b339
-1
3
data_b338
-1
3
data_b337
-1
3
data_b336
-1
3
data_b335
-1
3
data_b334
-1
3
data_b333
-1
3
data_b332
-1
3
data_b331
-1
3
data_b330
-1
3
data_b33
-1
3
data_b329
-1
3
data_b328
-1
3
data_b327
-1
3
data_b326
-1
3
data_b325
-1
3
data_b324
-1
3
data_b323
-1
3
data_b322
-1
3
data_b321
-1
3
data_b320
-1
3
data_b32
-1
3
data_b319
-1
3
data_b318
-1
3
data_b317
-1
3
data_b316
-1
3
data_b315
-1
3
data_b314
-1
3
data_b313
-1
3
data_b312
-1
3
data_b311
-1
3
data_b310
-1
3
data_b31
-1
3
data_b309
-1
3
data_b308
-1
3
data_b307
-1
3
data_b306
-1
3
data_b305
-1
3
data_b304
-1
3
data_b303
-1
3
data_b302
-1
3
data_b301
-1
3
data_b300
-1
3
data_b30
-1
3
data_b3
-1
3
data_b299
-1
3
data_b298
-1
3
data_b297
-1
3
data_b296
-1
3
data_b295
-1
3
data_b294
-1
3
data_b293
-1
3
data_b292
-1
3
data_b291
-1
3
data_b290
-1
3
data_b29
-1
3
data_b289
-1
3
data_b288
-1
3
data_b287
-1
3
data_b286
-1
3
data_b285
-1
3
data_b284
-1
3
data_b283
-1
3
data_b282
-1
3
data_b281
-1
3
data_b280
-1
3
data_b28
-1
3
data_b279
-1
3
data_b278
-1
3
data_b277
-1
3
data_b276
-1
3
data_b275
-1
3
data_b274
-1
3
data_b273
-1
3
data_b272
-1
3
data_b271
-1
3
data_b270
-1
3
data_b27
-1
3
data_b269
-1
3
data_b268
-1
3
data_b267
-1
3
data_b266
-1
3
data_b265
-1
3
data_b264
-1
3
data_b263
-1
3
data_b262
-1
3
data_b261
-1
3
data_b260
-1
3
data_b26
-1
3
data_b259
-1
3
data_b258
-1
3
data_b257
-1
3
data_b256
-1
3
data_b255
-1
3
data_b254
-1
3
data_b253
-1
3
data_b252
-1
3
data_b251
-1
3
data_b250
-1
3
data_b25
-1
3
data_b249
-1
3
data_b248
-1
3
data_b247
-1
3
data_b246
-1
3
data_b245
-1
3
data_b244
-1
3
data_b243
-1
3
data_b242
-1
3
data_b241
-1
3
data_b240
-1
3
data_b24
-1
3
data_b239
-1
3
data_b238
-1
3
data_b237
-1
3
data_b236
-1
3
data_b235
-1
3
data_b234
-1
3
data_b233
-1
3
data_b232
-1
3
data_b231
-1
3
data_b230
-1
3
data_b23
-1
3
data_b229
-1
3
data_b228
-1
3
data_b227
-1
3
data_b226
-1
3
data_b225
-1
3
data_b224
-1
3
data_b223
-1
3
data_b222
-1
3
data_b221
-1
3
data_b220
-1
3
data_b22
-1
3
data_b219
-1
3
data_b218
-1
3
data_b217
-1
3
data_b216
-1
3
data_b215
-1
3
data_b214
-1
3
data_b213
-1
3
data_b212
-1
3
data_b211
-1
3
data_b210
-1
3
data_b21
-1
3
data_b209
-1
3
data_b208
-1
3
data_b207
-1
3
data_b206
-1
3
data_b205
-1
3
data_b204
-1
3
data_b203
-1
3
data_b202
-1
3
data_b201
-1
3
data_b200
-1
3
data_b20
-1
3
data_b2
-1
3
data_b199
-1
3
data_b198
-1
3
data_b197
-1
3
data_b196
-1
3
data_b195
-1
3
data_b194
-1
3
data_b193
-1
3
data_b192
-1
3
data_b191
-1
3
data_b190
-1
3
data_b19
-1
3
data_b189
-1
3
data_b188
-1
3
data_b187
-1
3
data_b186
-1
3
data_b185
-1
3
data_b184
-1
3
data_b183
-1
3
data_b182
-1
3
data_b181
-1
3
data_b180
-1
3
data_b18
-1
3
data_b179
-1
3
data_b178
-1
3
data_b177
-1
3
data_b176
-1
3
data_b175
-1
3
data_b174
-1
3
data_b173
-1
3
data_b172
-1
3
data_b171
-1
3
data_b170
-1
3
data_b17
-1
3
data_b169
-1
3
data_b168
-1
3
data_b167
-1
3
data_b166
-1
3
data_b165
-1
3
data_b164
-1
3
data_b163
-1
3
data_b162
-1
3
data_b161
-1
3
data_b160
-1
3
data_b16
-1
3
data_b159
-1
3
data_b158
-1
3
data_b157
-1
3
data_b156
-1
3
data_b155
-1
3
data_b154
-1
3
data_b153
-1
3
data_b152
-1
3
data_b151
-1
3
data_b150
-1
3
data_b15
-1
3
data_b149
-1
3
data_b148
-1
3
data_b147
-1
3
data_b146
-1
3
data_b145
-1
3
data_b144
-1
3
data_b143
-1
3
data_b142
-1
3
data_b141
-1
3
data_b140
-1
3
data_b14
-1
3
data_b139
-1
3
data_b138
-1
3
data_b137
-1
3
data_b136
-1
3
data_b135
-1
3
data_b134
-1
3
data_b133
-1
3
data_b132
-1
3
data_b131
-1
3
data_b130
-1
3
data_b13
-1
3
data_b129
-1
3
data_b128
-1
3
data_b127
-1
3
data_b126
-1
3
data_b125
-1
3
data_b124
-1
3
data_b123
-1
3
data_b122
-1
3
data_b121
-1
3
data_b120
-1
3
data_b12
-1
3
data_b119
-1
3
data_b118
-1
3
data_b117
-1
3
data_b116
-1
3
data_b115
-1
3
data_b114
-1
3
data_b113
-1
3
data_b112
-1
3
data_b111
-1
3
data_b110
-1
3
data_b11
-1
3
data_b109
-1
3
data_b108
-1
3
data_b107
-1
3
data_b106
-1
3
data_b105
-1
3
data_b104
-1
3
data_b103
-1
3
data_b102
-1
3
data_b101
-1
3
data_b100
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a99
-1
2
data_a98
-1
2
data_a97
-1
2
data_a96
-1
2
data_a95
-1
2
data_a94
-1
2
data_a93
-1
2
data_a92
-1
2
data_a91
-1
2
data_a90
-1
2
data_a9
-1
2
data_a89
-1
2
data_a88
-1
2
data_a87
-1
2
data_a86
-1
2
data_a85
-1
2
data_a84
-1
2
data_a83
-1
2
data_a82
-1
2
data_a81
-1
2
data_a80
-1
2
data_a8
-1
2
data_a79
-1
2
data_a78
-1
2
data_a77
-1
2
data_a76
-1
2
data_a75
-1
2
data_a74
-1
2
data_a73
-1
2
data_a72
-1
2
data_a71
-1
2
data_a70
-1
2
data_a7
-1
2
data_a69
-1
2
data_a68
-1
2
data_a67
-1
2
data_a66
-1
2
data_a65
-1
2
data_a64
-1
2
data_a639
-1
2
data_a638
-1
2
data_a637
-1
2
data_a636
-1
2
data_a635
-1
2
data_a634
-1
2
data_a633
-1
2
data_a632
-1
2
data_a631
-1
2
data_a630
-1
2
data_a63
-1
2
data_a629
-1
2
data_a628
-1
2
data_a627
-1
2
data_a626
-1
2
data_a625
-1
2
data_a624
-1
2
data_a623
-1
2
data_a622
-1
2
data_a621
-1
2
data_a620
-1
2
data_a62
-1
2
data_a619
-1
2
data_a618
-1
2
data_a617
-1
2
data_a616
-1
2
data_a615
-1
2
data_a614
-1
2
data_a613
-1
2
data_a612
-1
2
data_a611
-1
2
data_a610
-1
2
data_a61
-1
2
data_a609
-1
2
data_a608
-1
2
data_a607
-1
2
data_a606
-1
2
data_a605
-1
2
data_a604
-1
2
data_a603
-1
2
data_a602
-1
2
data_a601
-1
2
data_a600
-1
2
data_a60
-1
2
data_a6
-1
2
data_a599
-1
2
data_a598
-1
2
data_a597
-1
2
data_a596
-1
2
data_a595
-1
2
data_a594
-1
2
data_a593
-1
2
data_a592
-1
2
data_a591
-1
2
data_a590
-1
2
data_a59
-1
2
data_a589
-1
2
data_a588
-1
2
data_a587
-1
2
data_a586
-1
2
data_a585
-1
2
data_a584
-1
2
data_a583
-1
2
data_a582
-1
2
data_a581
-1
2
data_a580
-1
2
data_a58
-1
2
data_a579
-1
2
data_a578
-1
2
data_a577
-1
2
data_a576
-1
2
data_a575
-1
2
data_a574
-1
2
data_a573
-1
2
data_a572
-1
2
data_a571
-1
2
data_a570
-1
2
data_a57
-1
2
data_a569
-1
2
data_a568
-1
2
data_a567
-1
2
data_a566
-1
2
data_a565
-1
2
data_a564
-1
2
data_a563
-1
2
data_a562
-1
2
data_a561
-1
2
data_a560
-1
2
data_a56
-1
2
data_a559
-1
2
data_a558
-1
2
data_a557
-1
2
data_a556
-1
2
data_a555
-1
2
data_a554
-1
2
data_a553
-1
2
data_a552
-1
2
data_a551
-1
2
data_a550
-1
2
data_a55
-1
2
data_a549
-1
2
data_a548
-1
2
data_a547
-1
2
data_a546
-1
2
data_a545
-1
2
data_a544
-1
2
data_a543
-1
2
data_a542
-1
2
data_a541
-1
2
data_a540
-1
2
data_a54
-1
2
data_a539
-1
2
data_a538
-1
2
data_a537
-1
2
data_a536
-1
2
data_a535
-1
2
data_a534
-1
2
data_a533
-1
2
data_a532
-1
2
data_a531
-1
2
data_a530
-1
2
data_a53
-1
2
data_a529
-1
2
data_a528
-1
2
data_a527
-1
2
data_a526
-1
2
data_a525
-1
2
data_a524
-1
2
data_a523
-1
2
data_a522
-1
2
data_a521
-1
2
data_a520
-1
2
data_a52
-1
2
data_a519
-1
2
data_a518
-1
2
data_a517
-1
2
data_a516
-1
2
data_a515
-1
2
data_a514
-1
2
data_a513
-1
2
data_a512
-1
2
data_a511
-1
2
data_a510
-1
2
data_a51
-1
2
data_a509
-1
2
data_a508
-1
2
data_a507
-1
2
data_a506
-1
2
data_a505
-1
2
data_a504
-1
2
data_a503
-1
2
data_a502
-1
2
data_a501
-1
2
data_a500
-1
2
data_a50
-1
2
data_a5
-1
2
data_a499
-1
2
data_a498
-1
2
data_a497
-1
2
data_a496
-1
2
data_a495
-1
2
data_a494
-1
2
data_a493
-1
2
data_a492
-1
2
data_a491
-1
2
data_a490
-1
2
data_a49
-1
2
data_a489
-1
2
data_a488
-1
2
data_a487
-1
2
data_a486
-1
2
data_a485
-1
2
data_a484
-1
2
data_a483
-1
2
data_a482
-1
2
data_a481
-1
2
data_a480
-1
2
data_a48
-1
2
data_a479
-1
2
data_a478
-1
2
data_a477
-1
2
data_a476
-1
2
data_a475
-1
2
data_a474
-1
2
data_a473
-1
2
data_a472
-1
2
data_a471
-1
2
data_a470
-1
2
data_a47
-1
2
data_a469
-1
2
data_a468
-1
2
data_a467
-1
2
data_a466
-1
2
data_a465
-1
2
data_a464
-1
2
data_a463
-1
2
data_a462
-1
2
data_a461
-1
2
data_a460
-1
2
data_a46
-1
2
data_a459
-1
2
data_a458
-1
2
data_a457
-1
2
data_a456
-1
2
data_a455
-1
2
data_a454
-1
2
data_a453
-1
2
data_a452
-1
2
data_a451
-1
2
data_a450
-1
2
data_a45
-1
2
data_a449
-1
2
data_a448
-1
2
data_a447
-1
2
data_a446
-1
2
data_a445
-1
2
data_a444
-1
2
data_a443
-1
2
data_a442
-1
2
data_a441
-1
2
data_a440
-1
2
data_a44
-1
2
data_a439
-1
2
data_a438
-1
2
data_a437
-1
2
data_a436
-1
2
data_a435
-1
2
data_a434
-1
2
data_a433
-1
2
data_a432
-1
2
data_a431
-1
2
data_a430
-1
2
data_a43
-1
2
data_a429
-1
2
data_a428
-1
2
data_a427
-1
2
data_a426
-1
2
data_a425
-1
2
data_a424
-1
2
data_a423
-1
2
data_a422
-1
2
data_a421
-1
2
data_a420
-1
2
data_a42
-1
2
data_a419
-1
2
data_a418
-1
2
data_a417
-1
2
data_a416
-1
2
data_a415
-1
2
data_a414
-1
2
data_a413
-1
2
data_a412
-1
2
data_a411
-1
2
data_a410
-1
2
data_a41
-1
2
data_a409
-1
2
data_a408
-1
2
data_a407
-1
2
data_a406
-1
2
data_a405
-1
2
data_a404
-1
2
data_a403
-1
2
data_a402
-1
2
data_a401
-1
2
data_a400
-1
2
data_a40
-1
2
data_a4
-1
2
data_a399
-1
2
data_a398
-1
2
data_a397
-1
2
data_a396
-1
2
data_a395
-1
2
data_a394
-1
2
data_a393
-1
2
data_a392
-1
2
data_a391
-1
2
data_a390
-1
2
data_a39
-1
2
data_a389
-1
2
data_a388
-1
2
data_a387
-1
2
data_a386
-1
2
data_a385
-1
2
data_a384
-1
2
data_a383
-1
2
data_a382
-1
2
data_a381
-1
2
data_a380
-1
2
data_a38
-1
2
data_a379
-1
2
data_a378
-1
2
data_a377
-1
2
data_a376
-1
2
data_a375
-1
2
data_a374
-1
2
data_a373
-1
2
data_a372
-1
2
data_a371
-1
2
data_a370
-1
2
data_a37
-1
2
data_a369
-1
2
data_a368
-1
2
data_a367
-1
2
data_a366
-1
2
data_a365
-1
2
data_a364
-1
2
data_a363
-1
2
data_a362
-1
2
data_a361
-1
2
data_a360
-1
2
data_a36
-1
2
data_a359
-1
2
data_a358
-1
2
data_a357
-1
2
data_a356
-1
2
data_a355
-1
2
data_a354
-1
2
data_a353
-1
2
data_a352
-1
2
data_a351
-1
2
data_a350
-1
2
data_a35
-1
2
data_a349
-1
2
data_a348
-1
2
data_a347
-1
2
data_a346
-1
2
data_a345
-1
2
data_a344
-1
2
data_a343
-1
2
data_a342
-1
2
data_a341
-1
2
data_a340
-1
2
data_a34
-1
2
data_a339
-1
2
data_a338
-1
2
data_a337
-1
2
data_a336
-1
2
data_a335
-1
2
data_a334
-1
2
data_a333
-1
2
data_a332
-1
2
data_a331
-1
2
data_a330
-1
2
data_a33
-1
2
data_a329
-1
2
data_a328
-1
2
data_a327
-1
2
data_a326
-1
2
data_a325
-1
2
data_a324
-1
2
data_a323
-1
2
data_a322
-1
2
data_a321
-1
2
data_a320
-1
2
data_a32
-1
2
data_a319
-1
2
data_a318
-1
2
data_a317
-1
2
data_a316
-1
2
data_a315
-1
2
data_a314
-1
2
data_a313
-1
2
data_a312
-1
2
data_a311
-1
2
data_a310
-1
2
data_a31
-1
2
data_a309
-1
2
data_a308
-1
2
data_a307
-1
2
data_a306
-1
2
data_a305
-1
2
data_a304
-1
2
data_a303
-1
2
data_a302
-1
2
data_a301
-1
2
data_a300
-1
2
data_a30
-1
2
data_a3
-1
2
data_a299
-1
2
data_a298
-1
2
data_a297
-1
2
data_a296
-1
2
data_a295
-1
2
data_a294
-1
2
data_a293
-1
2
data_a292
-1
2
data_a291
-1
2
data_a290
-1
2
data_a29
-1
2
data_a289
-1
2
data_a288
-1
2
data_a287
-1
2
data_a286
-1
2
data_a285
-1
2
data_a284
-1
2
data_a283
-1
2
data_a282
-1
2
data_a281
-1
2
data_a280
-1
2
data_a28
-1
2
data_a279
-1
2
data_a278
-1
2
data_a277
-1
2
data_a276
-1
2
data_a275
-1
2
data_a274
-1
2
data_a273
-1
2
data_a272
-1
2
data_a271
-1
2
data_a270
-1
2
data_a27
-1
2
data_a269
-1
2
data_a268
-1
2
data_a267
-1
2
data_a266
-1
2
data_a265
-1
2
data_a264
-1
2
data_a263
-1
2
data_a262
-1
2
data_a261
-1
2
data_a260
-1
2
data_a26
-1
2
data_a259
-1
2
data_a258
-1
2
data_a257
-1
2
data_a256
-1
2
data_a255
-1
2
data_a254
-1
2
data_a253
-1
2
data_a252
-1
2
data_a251
-1
2
data_a250
-1
2
data_a25
-1
2
data_a249
-1
2
data_a248
-1
2
data_a247
-1
2
data_a246
-1
2
data_a245
-1
2
data_a244
-1
2
data_a243
-1
2
data_a242
-1
2
data_a241
-1
2
data_a240
-1
2
data_a24
-1
2
data_a239
-1
2
data_a238
-1
2
data_a237
-1
2
data_a236
-1
2
data_a235
-1
2
data_a234
-1
2
data_a233
-1
2
data_a232
-1
2
data_a231
-1
2
data_a230
-1
2
data_a23
-1
2
data_a229
-1
2
data_a228
-1
2
data_a227
-1
2
data_a226
-1
2
data_a225
-1
2
data_a224
-1
2
data_a223
-1
2
data_a222
-1
2
data_a221
-1
2
data_a220
-1
2
data_a22
-1
2
data_a219
-1
2
data_a218
-1
2
data_a217
-1
2
data_a216
-1
2
data_a215
-1
2
data_a214
-1
2
data_a213
-1
2
data_a212
-1
2
data_a211
-1
2
data_a210
-1
2
data_a21
-1
2
data_a209
-1
2
data_a208
-1
2
data_a207
-1
2
data_a206
-1
2
data_a205
-1
2
data_a204
-1
2
data_a203
-1
2
data_a202
-1
2
data_a201
-1
2
data_a200
-1
2
data_a20
-1
2
data_a2
-1
2
data_a199
-1
2
data_a198
-1
2
data_a197
-1
2
data_a196
-1
2
data_a195
-1
2
data_a194
-1
2
data_a193
-1
2
data_a192
-1
2
data_a191
-1
2
data_a190
-1
2
data_a19
-1
2
data_a189
-1
2
data_a188
-1
2
data_a187
-1
2
data_a186
-1
2
data_a185
-1
2
data_a184
-1
2
data_a183
-1
2
data_a182
-1
2
data_a181
-1
2
data_a180
-1
2
data_a18
-1
2
data_a179
-1
2
data_a178
-1
2
data_a177
-1
2
data_a176
-1
2
data_a175
-1
2
data_a174
-1
2
data_a173
-1
2
data_a172
-1
2
data_a171
-1
2
data_a170
-1
2
data_a17
-1
2
data_a169
-1
2
data_a168
-1
2
data_a167
-1
2
data_a166
-1
2
data_a165
-1
2
data_a164
-1
2
data_a163
-1
2
data_a162
-1
2
data_a161
-1
2
data_a160
-1
2
data_a16
-1
2
data_a159
-1
2
data_a158
-1
2
data_a157
-1
2
data_a156
-1
2
data_a155
-1
2
data_a154
-1
2
data_a153
-1
2
data_a152
-1
2
data_a151
-1
2
data_a150
-1
2
data_a15
-1
2
data_a149
-1
2
data_a148
-1
2
data_a147
-1
2
data_a146
-1
2
data_a145
-1
2
data_a144
-1
2
data_a143
-1
2
data_a142
-1
2
data_a141
-1
2
data_a140
-1
2
data_a14
-1
2
data_a139
-1
2
data_a138
-1
2
data_a137
-1
2
data_a136
-1
2
data_a135
-1
2
data_a134
-1
2
data_a133
-1
2
data_a132
-1
2
data_a131
-1
2
data_a130
-1
2
data_a13
-1
2
data_a129
-1
2
data_a128
-1
2
data_a127
-1
2
data_a126
-1
2
data_a125
-1
2
data_a124
-1
2
data_a123
-1
2
data_a122
-1
2
data_a121
-1
2
data_a120
-1
2
data_a12
-1
2
data_a119
-1
2
data_a118
-1
2
data_a117
-1
2
data_a116
-1
2
data_a115
-1
2
data_a114
-1
2
data_a113
-1
2
data_a112
-1
2
data_a111
-1
2
data_a110
-1
2
data_a11
-1
2
data_a109
-1
2
data_a108
-1
2
data_a107
-1
2
data_a106
-1
2
data_a105
-1
2
data_a104
-1
2
data_a103
-1
2
data_a102
-1
2
data_a101
-1
2
data_a100
-1
2
data_a10
-1
2
data_a1
-1
2
data_a0
-1
2
}
# memory_file {
..|dbg.hex
bb797bf8b069a559fc33b52e334f306b
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
scfifo
# storage
db|DreamTangle_HDL.(10).cnf
db|DreamTangle_HDL.(10).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|scfifo.tdf
7dcf59d72dfbe1cc231d93cc1fa5ed9
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
16
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
1024
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
10
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
9
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_6h31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|a_i2fifo.inc
ca5bb76c5a51df22b24c8b01cbcc918
..|..|..|altera|72|quartus|libraries|megafunctions|a_regfifo.inc
afe6bfc54c15224ce61beaea9e71dc
..|..|..|altera|72|quartus|libraries|megafunctions|a_dpfifo.inc
748303753a041187a5d4113b5f62acf
..|..|..|altera|72|quartus|libraries|megafunctions|a_fffifo.inc
ebf62e69b8fb10b5db33a57861298d55
..|..|..|altera|72|quartus|libraries|megafunctions|a_f2fifo.inc
9bc132bd4e9e2ef1fb9633f6a742f
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
scfifo_6h31
# storage
db|DreamTangle_HDL.(11).cnf
db|DreamTangle_HDL.(11).cnf
# case_insensitive
# source_file
db|scfifo_6h31.tdf
5dacf89517b74e68ff3ce53cea5781af
6
# used_port {
wrreq
-1
3
usedw9
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
a_dpfifo_9n31
# storage
db|DreamTangle_HDL.(12).cnf
db|DreamTangle_HDL.(12).cnf
# case_insensitive
# source_file
db|a_dpfifo_9n31.tdf
c388b3e8e4f63143664f897dbc855
6
# used_port {
wreq
-1
3
usedw9
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_m2e1
# storage
db|DreamTangle_HDL.(13).cnf
db|DreamTangle_HDL.(13).cnf
# case_insensitive
# source_file
db|altsyncram_m2e1.tdf
d65576f88df8a84a0daab7d50f9767d
6
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_1qi1
# storage
db|DreamTangle_HDL.(14).cnf
db|DreamTangle_HDL.(14).cnf
# case_insensitive
# source_file
db|altsyncram_1qi1.tdf
1bd78a10b81d3c40673bb9f6a3c499e
6
# used_port {
wren_b
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a9
-1
2
data_a8
-1
2
data_a7
-1
2
data_a6
-1
2
data_a5
-1
2
data_a4
-1
2
data_a3
-1
2
data_a2
-1
2
data_a15
-1
2
data_a14
-1
2
data_a13
-1
2
data_a12
-1
2
data_a11
-1
2
data_a10
-1
2
data_a1
-1
2
data_a0
-1
2
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
cntr_g5b
# storage
db|DreamTangle_HDL.(15).cnf
db|DreamTangle_HDL.(15).cnf
# case_insensitive
# source_file
db|cntr_g5b.tdf
556aabc03d53f9accf5f5f3d1e30df
6
# used_port {
sclr
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
cntr_477
# storage
db|DreamTangle_HDL.(16).cnf
db|DreamTangle_HDL.(16).cnf
# case_insensitive
# source_file
db|cntr_477.tdf
1aa8476ed25e9ba351317f43fbf381c
6
# used_port {
updown
-1
3
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
cntr_o6b
# storage
db|DreamTangle_HDL.(17).cnf
db|DreamTangle_HDL.(17).cnf
# case_insensitive
# source_file
db|cntr_o6b.tdf
859155cf3668a08947a09a5d2c90df
6
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
Debounce
# storage
db|DreamTangle_HDL.(18).cnf
db|DreamTangle_HDL.(18).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Debounce.v
5d4fb5a46810101de47e8474bb49811
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# include_file {
Source|Global.h
497c779b7b4b115f6026ca4717d79c13
}
# hierarchies {
Debounce:Debounce00
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
ISP1362Ctrl
# storage
db|DreamTangle_HDL.(20).cnf
db|DreamTangle_HDL.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|ISP1362Ctrl.v
93e6b9e3b3883294348480ad58d96a8
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# include_file {
Source|Global.h
497c779b7b4b115f6026ca4717d79c13
}
# hierarchies {
USB:USB0|ISP1362Ctrl:ISP1362Ctrl0
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
USB
# storage
db|DreamTangle_HDL.(19).cnf
db|DreamTangle_HDL.(19).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|USBCtrl.v
b740b7d869dfc3f4731eec9691b42a
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# include_file {
Source|Global.h
497c779b7b4b115f6026ca4717d79c13
Source|USBCtrl.h
aaf69af4421bb8debb0e242fe8a8b86
Source|ISP1362Ctrl.h
8350e29d5278bbcff791ee2b3a1b2721
Source|romUSB.h
524b63e6a2eff76f8e2fc53cfd7c2694
}
# hierarchies {
USB:USB0
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence
Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Stall_control_IN_endpoint8'h41         Unlock_device8'hB0         Write_device_address8'hB6         Write_control_OUT_configuration8'h20         Write_control_IN_configuration8'h21         Write_endpoint_1_configuration8'h22         Write_endpoint_2_configuration8'h23         Write_endpoint_3_configuration8'h24         Write_endpoint_4_configuration8'h25         Write_endpoint_5_configuration8'h26         Write_endpoint_6_configuration8'h27         Write_endpoint_7_configuration8'h28         Write_endpoint_8_configuration8'h29         Write_endpoint_9_configuration8'h2A         Write_endpoint_10_configuration8'h2B         Write_endpoint_11_configuration8'h2C         Write_endpoint_12_configuration8'h2D         Write_endpoint_13_configuration8'h2E         Write_endpoint_14_configuration8'h2F         Write_Mode_register8'hB8         Write_hardware_configuration8'hBA         Write_DcInterruptEnable_register8'hC2         Write_DMA_configuration8'hF0         Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Write_control_IN_buffer8'h01         USB_ID_Vendor16'h0925USB_ID_Product16'h1234Validate_control_IN_buffer8'h61         Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Write_control_IN_buffer8'h01         Validate_control_IN_buffer8'h61         Write_device_address8'hB6         Validate_control_IN_buffer8'h61         Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Write_control_IN_buffer8'h01         Validate_control_IN_buffer8'h61         Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Write_control_IN_buffer8'h01         Validate_control_IN_buffer8'h61         Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Write_control_IN_buffer8'h01         Validate_control_IN_buffer8'h61         Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Write_control_IN_buffer8'h01         Validate_control_IN_buffer8'h61         Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Write_control_OUT_configuration8'h20         Write_control_IN_configuration8'h21         Write_endpoint_1_configuration8'h22         Write_control_IN_buffer8'h01         Validate_control_IN_buffer8'h61         Clear_control_OUT_buffer8'h70         Acknowledge_set_up8'hF4         Clear_control_OUT_buffer8'h70         Write_control_IN_buffer8'h01         Read_control_OUT_status8'h50         Read_control_IN_status8'h51         Read_endpoint_1_status8'h52         Read_control_OUT_buffer8'h10         Write_endpoint_1_buffer8'h02         Validate_endpoint_1_buffer8'h62         Read_DcInterrupt_register8'hC0         
# end
# entity
Line_Buffer
# storage
db|DreamTangle_HDL.(22).cnf
db|DreamTangle_HDL.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|Line_Buffer.v
bfbf974fb49721318dfbf71cbc28a66
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|Line_Buffer:u10
Video:Video0|Line_Buffer:u11
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altshift_taps
# storage
db|DreamTangle_HDL.(23).cnf
db|DreamTangle_HDL.(23).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|altshift_taps.tdf
f863aaf7dd9360df21e15956265bdcaa
6
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
NUMBER_OF_TAPS
1
PARAMETER_SIGNED_DEC
USR
TAP_DISTANCE
640
PARAMETER_SIGNED_DEC
USR
WIDTH
16
PARAMETER_SIGNED_DEC
USR
POWER_UP_STATE
CLEARED
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
shift_taps_rin
PARAMETER_UNKNOWN
USR
}
# used_port {
taps
-1
3
shiftout
-1
3
shiftin
-1
3
clock
-1
3
clken
-1
3
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_constant.inc
dcde44eee59335c1e2fe75d574f9646
}
# hierarchies {
Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component
Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
shift_taps_rin
# storage
db|DreamTangle_HDL.(24).cnf
db|DreamTangle_HDL.(24).cnf
# case_insensitive
# source_file
db|shift_taps_rin.tdf
b29373c36097f77d2c3cb6ab6f87994
6
# used_port {
taps9
-1
3
taps8
-1
3
taps7
-1
3
taps6
-1
3
taps5
-1
3
taps4
-1
3
taps3
-1
3
taps2
-1
3
taps15
-1
3
taps14
-1
3
taps13
-1
3
taps12
-1
3
taps11
-1
3
taps10
-1
3
taps1
-1
3
taps0
-1
3
shiftout9
-1
3
shiftout8
-1
3
shiftout7
-1
3
shiftout6
-1
3
shiftout5
-1
3
shiftout4
-1
3
shiftout3
-1
3
shiftout2
-1
3
shiftout15
-1
3
shiftout14
-1
3
shiftout13
-1
3
shiftout12
-1
3
shiftout11
-1
3
shiftout10
-1
3
shiftout1
-1
3
shiftout0
-1
3
shiftin9
-1
3
shiftin8
-1
3
shiftin7
-1
3
shiftin6
-1
3
shiftin5
-1
3
shiftin4
-1
3
shiftin3
-1
3
shiftin2
-1
3
shiftin15
-1
3
shiftin14
-1
3
shiftin13
-1
3
shiftin12
-1
3
shiftin11
-1
3
shiftin10
-1
3
shiftin1
-1
3
shiftin0
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated
Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_1j81
# storage
db|DreamTangle_HDL.(25).cnf
db|DreamTangle_HDL.(25).cnf
# case_insensitive
# source_file
db|altsyncram_1j81.tdf
fad060286cdbc925b272d6149a8ef2
6
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
2
}
# hierarchies {
Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2
Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
cntr_hpf
# storage
db|DreamTangle_HDL.(26).cnf
db|DreamTangle_HDL.(26).cnf
# case_insensitive
# source_file
db|cntr_hpf.tdf
872f68f6d28f5c1742b31cabdfc72519
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# hierarchies {
Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|cntr_hpf:cntr1
Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|cntr_hpf:cntr1
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
I2C_AV_Config
# storage
db|DreamTangle_HDL.(27).cnf
db|DreamTangle_HDL.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|I2C_AV_Config.v
2ccee178b73cec9eb9614db93df3cb9e
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
CLK_Freq
50000000
PARAMETER_SIGNED_DEC
DEF
I2C_Freq
20000
PARAMETER_SIGNED_DEC
DEF
LUT_SIZE
51
PARAMETER_SIGNED_DEC
DEF
Dummy_DATA
0
PARAMETER_SIGNED_DEC
DEF
SET_LIN_L
1
PARAMETER_SIGNED_DEC
DEF
SET_LIN_R
2
PARAMETER_SIGNED_DEC
DEF
SET_HEAD_L
3
PARAMETER_SIGNED_DEC
DEF
SET_HEAD_R
4
PARAMETER_SIGNED_DEC
DEF
A_PATH_CTRL
5
PARAMETER_SIGNED_DEC
DEF
D_PATH_CTRL
6
PARAMETER_SIGNED_DEC
DEF
POWER_ON
7
PARAMETER_SIGNED_DEC
DEF
SET_FORMAT
8
PARAMETER_SIGNED_DEC
DEF
SAMPLE_CTRL
9
PARAMETER_SIGNED_DEC
DEF
SET_ACTIVE
10
PARAMETER_SIGNED_DEC
DEF
SET_VIDEO
11
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Video:Video0|I2C_AV_Config:u1
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
I2C_Controller
# storage
db|DreamTangle_HDL.(28).cnf
db|DreamTangle_HDL.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|I2C_Controller.v
f8e3f19243cbdb6ef4d39fe9182f8f3
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
TD_Detect
# storage
db|DreamTangle_HDL.(29).cnf
db|DreamTangle_HDL.(29).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|TD_Detect.v
53f79ab11594c741a755a34a85c91034
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|TD_Detect:u2
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
Reset_Delay
# storage
db|DreamTangle_HDL.(30).cnf
db|DreamTangle_HDL.(30).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|Reset_Delay.v
ea3ffecedd5b32c7b31b9256247493b6
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|Reset_Delay:u3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
ITU_656_Decoder
# storage
db|DreamTangle_HDL.(31).cnf
db|DreamTangle_HDL.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|ITU_656_Decoder.v
c56b70ba2d7f18b9e7d24b18476d965b
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|ITU_656_Decoder:u4
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
DIV
# storage
db|DreamTangle_HDL.(32).cnf
db|DreamTangle_HDL.(32).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|DIV.v
a8dffaad12e1a1208097ac6aef15e5b8
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|DIV:u5
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
lpm_divide
# storage
db|DreamTangle_HDL.(33).cnf
db|DreamTangle_HDL.(33).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_divide.tdf
706ba3e8b43cbca887f6dcfbde4d7290
6
# user_parameter {
LPM_WIDTHN
10
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHD
4
PARAMETER_SIGNED_DEC
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_h6t
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
9
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
remain
-1
3
quotient
-1
3
numer
-1
3
denom
-1
3
clock
-1
3
aclr
-1
3
clken
-1
2
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|sign_div_unsign.inc
c1e17922387cb5d0c88d7fb673544bb4
..|..|..|altera|72|quartus|libraries|megafunctions|abs_divider.inc
cdfefd53e136b3a8e541899b82db37d
}
# hierarchies {
Video:Video0|DIV:u5|lpm_divide:lpm_divide_component
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
lpm_divide_h6t
# storage
db|DreamTangle_HDL.(34).cnf
db|DreamTangle_HDL.(34).cnf
# case_insensitive
# source_file
db|lpm_divide_h6t.tdf
5252286b6e6b6f1efb85726c1a991c9
6
# used_port {
remain3
-1
3
remain2
-1
3
remain1
-1
3
remain0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer1
-1
3
numer0
-1
3
denom3
-1
3
denom2
-1
3
denom1
-1
3
denom0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
sign_div_unsign_7li
# storage
db|DreamTangle_HDL.(35).cnf
db|DreamTangle_HDL.(35).cnf
# case_insensitive
# source_file
db|sign_div_unsign_7li.tdf
6d22af9722e63eb42f3407844a6a2d
6
# used_port {
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator1
-1
3
numerator0
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
alt_u_div_bqg
# storage
db|DreamTangle_HDL.(36).cnf
db|DreamTangle_HDL.(36).cnf
# case_insensitive
# source_file
db|alt_u_div_bqg.tdf
743f3e68070e2b1a51de583b956d7cc
6
# used_port {
remainder3
-1
3
remainder2
-1
3
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator1
-1
3
numerator0
-1
3
denominator3
-1
3
denominator2
-1
3
denominator1
-1
3
denominator0
-1
3
den_out3
-1
3
den_out2
-1
3
den_out1
-1
3
den_out0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
add_sub_lkc
# storage
db|DreamTangle_HDL.(37).cnf
db|DreamTangle_HDL.(37).cnf
# case_insensitive
# source_file
db|add_sub_lkc.tdf
4390ca3a75177c3c2b3763ec2fb44dda
6
# used_port {
result0
-1
3
datab0
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|add_sub_lkc:add_sub_0
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
add_sub_mkc
# storage
db|DreamTangle_HDL.(38).cnf
db|DreamTangle_HDL.(38).cnf
# case_insensitive
# source_file
db|add_sub_mkc.tdf
8e1b47b28ec4a47b2d4eb2ed14cf5c37
6
# used_port {
result1
-1
3
result0
-1
3
datab1
-1
3
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
cout
-1
3
}
# hierarchies {
Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|add_sub_mkc:add_sub_1
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
Sdram_Control_4Port
# storage
db|DreamTangle_HDL.(39).cnf
db|DreamTangle_HDL.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|Sdram_Control_4Port.v
8befd910748ad584097fd7c62fa9593
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
INIT_PER
24000
PARAMETER_SIGNED_DEC
DEF
REF_PER
1024
PARAMETER_SIGNED_DEC
DEF
SC_CL
3
PARAMETER_SIGNED_DEC
DEF
SC_RCD
3
PARAMETER_SIGNED_DEC
DEF
SC_RRD
7
PARAMETER_SIGNED_DEC
DEF
SC_PM
1
PARAMETER_SIGNED_DEC
DEF
SC_BL
1
PARAMETER_SIGNED_DEC
DEF
SDR_BL
111
PARAMETER_UNSIGNED_BIN
DEF
SDR_BT
0
PARAMETER_UNSIGNED_BIN
DEF
SDR_CL
011
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
source|video|Sdram_Params.h
f275caceb2982a5c6261a9748b135245
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence
DSIZE16      ASIZE23      ASIZE23      DSIZE16      ASIZE23      ASIZE23      DSIZE16      ASIZE23      ASIZE23      DSIZE16      ASIZE23      ASIZE23      DSIZE16      DSIZE16      ASIZE23      ASIZE23      ASIZE23      ASIZE23      ASIZE23      ASIZE23      ASIZE23      ASIZE23      ASIZE23      DSIZE16      DSIZE16      DSIZE16      DSIZE16      DSIZE16      DSIZE16      DSIZE16      ASIZE23      DSIZE16      
# end
# entity
Sdram_PLL
# storage
db|DreamTangle_HDL.(40).cnf
db|DreamTangle_HDL.(40).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|Sdram_PLL.v
5af682c97e93cf3d6518a0a99e8cdeeb
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altpll
# storage
db|DreamTangle_HDL.(41).cnf
db|DreamTangle_HDL.(41).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|altpll.tdf
d4b92ea4fba4c49118598123ca13cf
6
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
37037
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
931
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
4
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
4
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1350
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
-3000
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK7
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK8
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLK9
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
6
PARAMETER_UNKNOWN
DEF
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
areset
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|stratix_pll.inc
5f8211898149ceae8264a0ea5036254f
..|..|..|altera|72|quartus|libraries|megafunctions|stratixii_pll.inc
6d1985e16ab5f59a1fd6b0ae20978a4e
..|..|..|altera|72|quartus|libraries|megafunctions|cycloneii_pll.inc
39a0d9d1237d1db39c848c3f9faffc
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
control_interface
# storage
db|DreamTangle_HDL.(42).cnf
db|DreamTangle_HDL.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|control_interface.v
f269f46e0f3381c10fa32654c9c72f3
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
INIT_PER
24000
PARAMETER_SIGNED_DEC
DEF
REF_PER
1024
PARAMETER_SIGNED_DEC
DEF
SC_CL
3
PARAMETER_SIGNED_DEC
DEF
SC_RCD
3
PARAMETER_SIGNED_DEC
DEF
SC_RRD
7
PARAMETER_SIGNED_DEC
DEF
SC_PM
1
PARAMETER_SIGNED_DEC
DEF
SC_BL
1
PARAMETER_SIGNED_DEC
DEF
SDR_BL
111
PARAMETER_UNSIGNED_BIN
DEF
SDR_BT
0
PARAMETER_UNSIGNED_BIN
DEF
SDR_CL
011
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
source|video|Sdram_Params.h
f275caceb2982a5c6261a9748b135245
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|control_interface:control1
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence
ASIZE23      ASIZE23      ASIZE23      
# end
# entity
command
# storage
db|DreamTangle_HDL.(43).cnf
db|DreamTangle_HDL.(43).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|command.v
a7e807ca3959293dc31eb77e38aa3
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
INIT_PER
24000
PARAMETER_SIGNED_DEC
DEF
REF_PER
1024
PARAMETER_SIGNED_DEC
DEF
SC_CL
3
PARAMETER_SIGNED_DEC
DEF
SC_RCD
3
PARAMETER_SIGNED_DEC
DEF
SC_RRD
7
PARAMETER_SIGNED_DEC
DEF
SC_PM
1
PARAMETER_SIGNED_DEC
DEF
SC_BL
1
PARAMETER_SIGNED_DEC
DEF
SDR_BL
111
PARAMETER_UNSIGNED_BIN
DEF
SDR_BT
0
PARAMETER_UNSIGNED_BIN
DEF
SDR_CL
011
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
source|video|Sdram_Params.h
f275caceb2982a5c6261a9748b135245
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|command:command1
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence
ASIZE23      ROWSIZE12COLSIZE8BANKSIZE2ROWSTART8          ROWSIZE12ROWSTART8          COLSTART0COLSIZE8COLSTART0BANKSTART20BANKSIZE2BANKSTART20ASIZE23      ASIZE23      
# end
# entity
sdr_data_path
# storage
db|DreamTangle_HDL.(44).cnf
db|DreamTangle_HDL.(44).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|sdr_data_path.v
de752ab9c4558778f4e7459f1a713ee
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
INIT_PER
24000
PARAMETER_SIGNED_DEC
DEF
REF_PER
1024
PARAMETER_SIGNED_DEC
DEF
SC_CL
3
PARAMETER_SIGNED_DEC
DEF
SC_RCD
3
PARAMETER_SIGNED_DEC
DEF
SC_RRD
7
PARAMETER_SIGNED_DEC
DEF
SC_PM
1
PARAMETER_SIGNED_DEC
DEF
SC_BL
1
PARAMETER_SIGNED_DEC
DEF
SDR_BL
111
PARAMETER_UNSIGNED_BIN
DEF
SDR_BT
0
PARAMETER_UNSIGNED_BIN
DEF
SDR_CL
011
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
source|video|Sdram_Params.h
f275caceb2982a5c6261a9748b135245
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|sdr_data_path:data_path1
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence
DSIZE16      DSIZE16      DSIZE16      DSIZE16      DSIZE16      DSIZE16      
# end
# entity
Sdram_WR_FIFO
# storage
db|DreamTangle_HDL.(45).cnf
db|DreamTangle_HDL.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|Sdram_WR_FIFO.v
fb4a1ba2ee5b71a72a39c198b809d7b
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
dcfifo
# storage
db|DreamTangle_HDL.(46).cnf
db|DreamTangle_HDL.(46).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|dcfifo.tdf
3f8160e55eb1a7bff594d26d692f38
6
# user_parameter {
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
16
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
512
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
9
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
dcfifo_hlk1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_counter.inc
7f888b135ddf66f0653c44cb18ac5
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_compare.inc
aec4ea1b78f4cda1c3effe18f1abbf63
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_add_sub.inc
7d9a33dd39f13aa690c3d0edd88351
..|..|..|altera|72|quartus|libraries|megafunctions|a_graycounter.inc
6bb463da5ec6451f39fdb64aba52ffc0
..|..|..|altera|72|quartus|libraries|megafunctions|a_fefifo.inc
c8498561e0bdc47f87b5548333d65f50
..|..|..|altera|72|quartus|libraries|megafunctions|dffpipe.inc
8dfdb676c11c7bcef0694118a05ea2d
..|..|..|altera|72|quartus|libraries|megafunctions|a_gray2bin.inc
2466d892d81838e113e13f4e76e71f2
..|..|..|altera|72|quartus|libraries|megafunctions|alt_sync_fifo.inc
f4c68b9daca4a0e5389631895df30d0
..|..|..|altera|72|quartus|libraries|megafunctions|altsyncram_fifo.inc
12f7d8c61da985ee5330de43a169e
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
dcfifo_hlk1
# storage
db|DreamTangle_HDL.(47).cnf
db|DreamTangle_HDL.(47).cnf
# case_insensitive
# source_file
db|dcfifo_hlk1.tdf
d65cc6764f5629aa1ab9d89be11e070
6
# used_port {
wrusedw8
-1
3
wrusedw7
-1
3
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdusedw8
-1
3
rdusedw7
-1
3
rdusedw6
-1
3
rdusedw5
-1
3
rdusedw4
-1
3
rdusedw3
-1
3
rdusedw2
-1
3
rdusedw1
-1
3
rdusedw0
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
a_gray2bin_kdb
# storage
db|DreamTangle_HDL.(48).cnf
db|DreamTangle_HDL.(48).cnf
# case_insensitive
# source_file
db|a_gray2bin_kdb.tdf
e13f29541affcd7e421b4885669c911
6
# used_port {
gray9
-1
3
gray8
-1
3
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray1
-1
3
gray0
-1
3
bin9
-1
3
bin8
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
a_graycounter_o96
# storage
db|DreamTangle_HDL.(49).cnf
db|DreamTangle_HDL.(49).cnf
# case_insensitive
# source_file
db|a_graycounter_o96.tdf
b7cb649354ec556e526a7bf35ea6ba
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
a_graycounter_fgc
# storage
db|DreamTangle_HDL.(50).cnf
db|DreamTangle_HDL.(50).cnf
# case_insensitive
# source_file
db|a_graycounter_fgc.tdf
ca8eeb5a7dc710b8caef78cac486f984
6
# used_port {
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
a_graycounter_egc
# storage
db|DreamTangle_HDL.(51).cnf
db|DreamTangle_HDL.(51).cnf
# case_insensitive
# source_file
db|a_graycounter_egc.tdf
2a823d0b245dce487c0cdc687889592
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_q631
# storage
db|DreamTangle_HDL.(52).cnf
db|DreamTangle_HDL.(52).cnf
# case_insensitive
# source_file
db|altsyncram_q631.tdf
3e57c133d650ae3c147e58bce79526
6
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_k1g1
# storage
db|DreamTangle_HDL.(53).cnf
db|DreamTangle_HDL.(53).cnf
# case_insensitive
# source_file
db|altsyncram_k1g1.tdf
62c76656ddd324de2fe6e7ee86b166
6
# used_port {
wren_b
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
addressstall_a
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
wren_a
-1
1
data_a9
-1
2
data_a8
-1
2
data_a7
-1
2
data_a6
-1
2
data_a5
-1
2
data_a4
-1
2
data_a3
-1
2
data_a2
-1
2
data_a15
-1
2
data_a14
-1
2
data_a13
-1
2
data_a12
-1
2
data_a11
-1
2
data_a10
-1
2
data_a1
-1
2
data_a0
-1
2
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
dffpipe_mcc
# storage
db|DreamTangle_HDL.(54).cnf
db|DreamTangle_HDL.(54).cnf
# case_insensitive
# source_file
db|dffpipe_mcc.tdf
228c378b993036bbb9804a88675f29
6
# used_port {
q0
-1
3
clrn
-1
3
clock
-1
3
d0
-1
2
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
dffpipe_oe9
# storage
db|DreamTangle_HDL.(55).cnf
db|DreamTangle_HDL.(55).cnf
# case_insensitive
# source_file
db|dffpipe_oe9.tdf
67f0942de2603a9216654de1e4ddc43e
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
alt_synch_pipe_vd8
# storage
db|DreamTangle_HDL.(56).cnf
db|DreamTangle_HDL.(56).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_vd8.tdf
e964b0d867bb806344c23e991f36f25
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
dffpipe_pe9
# storage
db|DreamTangle_HDL.(57).cnf
db|DreamTangle_HDL.(57).cnf
# case_insensitive
# source_file
db|dffpipe_pe9.tdf
603d3b145281de375ad981ae48ccee
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
alt_synch_pipe_0e8
# storage
db|DreamTangle_HDL.(58).cnf
db|DreamTangle_HDL.(58).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_0e8.tdf
c01a9452962202179a8b0eb114661c3
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
dffpipe_qe9
# storage
db|DreamTangle_HDL.(59).cnf
db|DreamTangle_HDL.(59).cnf
# case_insensitive
# source_file
db|dffpipe_qe9.tdf
54c0f0987b5a453cb67f39938fc611
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
Sdram_RD_FIFO
# storage
db|DreamTangle_HDL.(60).cnf
db|DreamTangle_HDL.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|Sdram_RD_FIFO.v
4d4e5426808dafedc2c17fdcf3f3c4c8
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1
Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
YUV422_to_444
# storage
db|DreamTangle_HDL.(61).cnf
db|DreamTangle_HDL.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|YUV422_to_444.v
8327975c86745d64e7e6ebe1478afaf9
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|YUV422_to_444:u7
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
YCbCr2RGB
# storage
db|DreamTangle_HDL.(62).cnf
db|DreamTangle_HDL.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|YCbCr2RGB.v
93ab5b047478f2819bfce169e57d466
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|YCbCr2RGB:u8
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
MAC_3
# storage
db|DreamTangle_HDL.(63).cnf
db|DreamTangle_HDL.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|MAC_3.v
521baf75de3ef3596346369684441dc
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0|YCbCr2RGB:u8|MAC_3:u0
Video:Video0|YCbCr2RGB:u8|MAC_3:u1
Video:Video0|YCbCr2RGB:u8|MAC_3:u2
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altmult_add
# storage
db|DreamTangle_HDL.(64).cnf
db|DreamTangle_HDL.(64).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|altmult_add.tdf
303edfcfd2173d4f711a8aa270644b
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
ACCUM_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUM_SLOAD_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ACCUMULATOR
NO
PARAMETER_UNKNOWN
DEF
ADDER1_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDER3_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB1_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB3_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
ADDNSUB_MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
ADDNSUB_MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ADDER
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CHAINOUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
EXTRA_LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_A0
ACLR0
PARAMETER_UNKNOWN
USR
INPUT_ACLR_A1
ACLR0
PARAMETER_UNKNOWN
USR
INPUT_ACLR_A2
ACLR0
PARAMETER_UNKNOWN
USR
INPUT_ACLR_A3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_ACLR_B0
ACLR0
PARAMETER_UNKNOWN
USR
INPUT_ACLR_B1
ACLR0
PARAMETER_UNKNOWN
USR
INPUT_ACLR_B2
ACLR0
PARAMETER_UNKNOWN
USR
INPUT_ACLR_B3
ACLR3
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_A0
CLOCK0
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A1
CLOCK0
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A2
CLOCK0
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_A3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_REGISTER_B0
CLOCK0
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B1
CLOCK0
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B2
CLOCK0
PARAMETER_UNKNOWN
USR
INPUT_REGISTER_B3
CLOCK0
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_A0
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A1
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A2
DATAA
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_A3
DATAA
PARAMETER_UNKNOWN
DEF
INPUT_SOURCE_B0
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B1
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B2
DATAB
PARAMETER_UNKNOWN
USR
INPUT_SOURCE_B3
DATAB
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT01_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_ACLR
ACLR2
PARAMETER_UNKNOWN
DEF
MULT01_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
MULT23_SATURATION_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER01_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER1_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
MULTIPLIER23_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER23_SATURATION
NO
PARAMETER_UNKNOWN
DEF
MULTIPLIER3_DIRECTION
ADD
PARAMETER_UNKNOWN
DEF
MULTIPLIER_ACLR0
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR1
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR2
ACLR0
PARAMETER_UNKNOWN
USR
MULTIPLIER_ACLR3
ACLR3
PARAMETER_UNKNOWN
DEF
MULTIPLIER_REGISTER0
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER1
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER2
CLOCK0
PARAMETER_UNKNOWN
USR
MULTIPLIER_REGISTER3
CLOCK0
PARAMETER_UNKNOWN
DEF
NUMBER_OF_MULTIPLIERS
3
PARAMETER_SIGNED_DEC
USR
OUTPUT_ACLR
ACLR0
PARAMETER_UNKNOWN
USR
OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
USR
OUTPUT_ROUND_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUND_TYPE
NEAREST_INTEGER
PARAMETER_UNKNOWN
DEF
OUTPUT_ROUNDING
NO
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATE_TYPE
ASYMMETRIC
PARAMETER_UNKNOWN
DEF
OUTPUT_SATURATION
NO
PARAMETER_UNKNOWN
DEF
port_addnsub1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_addnsub3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CHAINOUT_SAT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT0_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT1_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT2_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_MULT3_IS_SATURATED
UNUSED
PARAMETER_UNKNOWN
DEF
PORT_OUTPUT_IS_OVERFLOW
PORT_UNUSED
PARAMETER_UNKNOWN
DEF
port_signa
PORT_UNUSED
PARAMETER_UNKNOWN
USR
port_signb
PORT_UNUSED
PARAMETER_UNKNOWN
USR
REPRESENTATION_A
UNSIGNED
PARAMETER_UNKNOWN
USR
REPRESENTATION_B
SIGNED
PARAMETER_UNKNOWN
USR
ROTATE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ROTATE_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ROTATE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
WIDTH_MSB
17
PARAMETER_UNKNOWN
DEF
WIDTH_SATURATE_SIGN
1
PARAMETER_UNKNOWN
DEF
SCANOUTA_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SCANOUTA_REGISTER
UNREGISTERED
PARAMETER_UNKNOWN
DEF
SHIFT_MODE
NO
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SHIFT_RIGHT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
SIGNED_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_A
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_ACLR_B
ACLR0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_PIPELINE_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_A
CLOCK0
PARAMETER_UNKNOWN
USR
SIGNED_REGISTER_B
CLOCK0
PARAMETER_UNKNOWN
USR
WIDTH_A
8
PARAMETER_SIGNED_DEC
USR
WIDTH_B
17
PARAMETER_SIGNED_DEC
USR
WIDTH_CHAININ
1
PARAMETER_UNKNOWN
DEF
WIDTH_RESULT
27
PARAMETER_SIGNED_DEC
USR
ZERO_CHAINOUT_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_CHAINOUT_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_OUTPUT_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_ACLR
ACLR3
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_PIPELINE_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
ZERO_LOOPBACK_REGISTER
CLOCK0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_add_4f74
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock0
-1
3
aclr0
-1
3
zero_loopback
-1
1
zero_chainout
-1
1
sourceb
-1
1
sourcea
-1
1
signb
-1
1
signa
-1
1
shift_right
-1
1
scaninb
-1
1
scanina
-1
1
rotate
-1
1
output_saturate
-1
1
output_round
-1
1
mult23_saturation
-1
1
mult23_round
-1
1
mult01_saturation
-1
1
mult01_round
-1
1
chainout_saturate
-1
1
chainout_round
-1
1
chainin
-1
1
addnsub3_round
-1
1
addnsub1_round
-1
1
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
accum_sload
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
ena0
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
addnsub3
-1
2
addnsub1
-1
2
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|stratix_mac_mult.inc
37fae19b7be3fd367b8beebe8242bb70
..|..|..|altera|72|quartus|libraries|megafunctions|stratix_mac_out.inc
7e6e79cdf4a1237186d7c89ebab37e
}
# hierarchies {
Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component
Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component
Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
mult_add_4f74
# storage
db|DreamTangle_HDL.(65).cnf
db|DreamTangle_HDL.(65).cnf
# case_insensitive
# source_file
db|mult_add_4f74.tdf
b6bb6cfd9354f1a46d42c919ce2162c
6
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab50
-1
3
datab5
-1
3
datab49
-1
3
datab48
-1
3
datab47
-1
3
datab46
-1
3
datab45
-1
3
datab44
-1
3
datab43
-1
3
datab42
-1
3
datab41
-1
3
datab40
-1
3
datab4
-1
3
datab39
-1
3
datab38
-1
3
datab37
-1
3
datab36
-1
3
datab35
-1
3
datab34
-1
3
datab33
-1
3
datab32
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
}
# hierarchies {
Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
ded_mult_ob91
# storage
db|DreamTangle_HDL.(66).cnf
db|DreamTangle_HDL.(66).cnf
# case_insensitive
# source_file
db|ded_mult_ob91.tdf
8aacd23ab3543015cd692125d9a38d9
6
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
ena0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
clock0
-1
3
aclr0
-1
3
aclr3
-1
1
aclr2
-1
1
aclr1
-1
1
ena3
-1
2
ena2
-1
2
ena1
-1
2
clock3
-1
2
clock2
-1
2
clock1
-1
2
}
# hierarchies {
Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
dffpipe_b3c
# storage
db|DreamTangle_HDL.(67).cnf
db|DreamTangle_HDL.(67).cnf
# case_insensitive
# source_file
db|dffpipe_b3c.tdf
4195c0e89790e658275791ae25ca363
6
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d24
-1
3
d23
-1
3
d22
-1
3
d21
-1
3
d20
-1
3
d2
-1
3
d19
-1
3
d18
-1
3
d17
-1
3
d16
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
}
# hierarchies {
Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
VGA_Ctrl
# storage
db|DreamTangle_HDL.(68).cnf
db|DreamTangle_HDL.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|VGA_Ctrl.v
ae6a9bd74a039316622cd325c5c5229
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# user_parameter {
H_FRONT
16
PARAMETER_SIGNED_DEC
DEF
H_SYNC
96
PARAMETER_SIGNED_DEC
DEF
H_BACK
48
PARAMETER_SIGNED_DEC
DEF
H_ACT
640
PARAMETER_SIGNED_DEC
DEF
H_BLANK
160
PARAMETER_SIGNED_DEC
DEF
H_TOTAL
800
PARAMETER_SIGNED_DEC
DEF
V_FRONT
11
PARAMETER_SIGNED_DEC
DEF
V_SYNC
2
PARAMETER_SIGNED_DEC
DEF
V_BACK
31
PARAMETER_SIGNED_DEC
DEF
V_ACT
480
PARAMETER_SIGNED_DEC
DEF
V_BLANK
44
PARAMETER_SIGNED_DEC
DEF
V_TOTAL
524
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
Video:Video0|VGA_Ctrl:u9
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram
# storage
db|DreamTangle_HDL.(69).cnf
db|DreamTangle_HDL.(69).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|altsyncram.tdf
56e814d9f431d4c82859865aa9372
6
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_UNKNOWN
USR
WIDTHAD_A
6
PARAMETER_UNKNOWN
USR
NUMWORDS_A
64
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
DreamTangle_HDL0.rtl.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_i801
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_mux.inc
c22bfd353214c01495b560fc34e47d79
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_decode.inc
bd0e2f5e01c1bd360461dceb53d48
..|..|..|altera|72|quartus|libraries|megafunctions|stratix_ram_block.inc
2263a3bdfffeb150af977ee13902f70
..|..|..|altera|72|quartus|libraries|megafunctions|altrom.inc
d4e3a69a331d3a99d3281790d99a1ebd
..|..|..|altera|72|quartus|libraries|megafunctions|altram.inc
e66a83eccf6717bed97c99d891ad085
..|..|..|altera|72|quartus|libraries|megafunctions|a_rdenreg.inc
60d229340bc3c24acb0a137b4849830
..|..|..|altera|72|quartus|libraries|megafunctions|altdpram.inc
99d442b5b66c88db4daf94d99c6e4e77
..|..|..|altera|72|quartus|libraries|megafunctions|altqpram.inc
74e08939f96a7ea8e7a4d59a5b01fe7
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_i801
# storage
db|DreamTangle_HDL.(70).cnf
db|DreamTangle_HDL.(70).cnf
# case_insensitive
# source_file
db|altsyncram_i801.tdf
d2b37562d129dedd839f62441c87dda5
6
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
DreamTangle_HDL0.rtl.mif
ac88e3749240eeaf72aae728f48bb6de
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
lpm_divide
# storage
db|DreamTangle_HDL.(71).cnf
db|DreamTangle_HDL.(71).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|lpm_divide.tdf
706ba3e8b43cbca887f6dcfbde4d7290
6
# user_parameter {
LPM_WIDTHN
12
PARAMETER_UNKNOWN
USR
LPM_WIDTHD
2
PARAMETER_UNKNOWN
USR
LPM_NREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DREPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LPM_REMAINDERPOSITIVE
TRUE
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
lpm_divide_eem
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
9
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom1
-1
2
denom0
-1
2
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|sign_div_unsign.inc
c1e17922387cb5d0c88d7fb673544bb4
..|..|..|altera|72|quartus|libraries|megafunctions|abs_divider.inc
cdfefd53e136b3a8e541899b82db37d
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
lpm_divide_eem
# storage
db|DreamTangle_HDL.(72).cnf
db|DreamTangle_HDL.(72).cnf
# case_insensitive
# source_file
db|lpm_divide_eem.tdf
e22019de83e2210c16a3887196a830
6
# used_port {
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numer9
-1
3
numer8
-1
3
numer7
-1
3
numer6
-1
3
numer5
-1
3
numer4
-1
3
numer3
-1
3
numer2
-1
3
numer11
-1
3
numer10
-1
3
numer1
-1
3
numer0
-1
3
denom1
-1
3
denom0
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
sign_div_unsign_olh
# storage
db|DreamTangle_HDL.(73).cnf
db|DreamTangle_HDL.(73).cnf
# case_insensitive
# source_file
db|sign_div_unsign_olh.tdf
a11c5e4129eb25698f30a4c1cc372179
6
# used_port {
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator1
-1
3
denominator0
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
alt_u_div_e2f
# storage
db|DreamTangle_HDL.(74).cnf
db|DreamTangle_HDL.(74).cnf
# case_insensitive
# source_file
db|alt_u_div_e2f.tdf
12487d5bc35635e6891b48d729ff61a
6
# used_port {
remainder1
-1
3
remainder0
-1
3
quotient9
-1
3
quotient8
-1
3
quotient7
-1
3
quotient6
-1
3
quotient5
-1
3
quotient4
-1
3
quotient3
-1
3
quotient2
-1
3
quotient11
-1
3
quotient10
-1
3
quotient1
-1
3
quotient0
-1
3
numerator9
-1
3
numerator8
-1
3
numerator7
-1
3
numerator6
-1
3
numerator5
-1
3
numerator4
-1
3
numerator3
-1
3
numerator2
-1
3
numerator11
-1
3
numerator10
-1
3
numerator1
-1
3
numerator0
-1
3
denominator1
-1
3
denominator0
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
add_sub_lgc
# storage
db|DreamTangle_HDL.(75).cnf
db|DreamTangle_HDL.(75).cnf
# case_insensitive
# source_file
db|add_sub_lgc.tdf
4bba9e3fcee00261c823c15ea4d4e
6
# used_port {
datab1
-1
3
datab0
-1
3
dataa1
-1
3
dataa0
-1
3
cin
-1
3
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
Video
# storage
db|DreamTangle_HDL.(21).cnf
db|DreamTangle_HDL.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|Video|Video.v
91d5f17fed40846068b15e079b7d17e
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
Video:Video0
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
USB_FIFO
# storage
db|DreamTangle_HDL.(9).cnf
db|DreamTangle_HDL.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Lib|USB_FIFO.v
d8ba77be1ee218c46964873bb75fb18c
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# hierarchies {
USB_FIFO:USB_FIFO0
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
scfifo
# storage
db|DreamTangle_HDL.(76).cnf
db|DreamTangle_HDL.(76).cnf
# case_insensitive
# source_file
..|..|..|altera|72|quartus|libraries|megafunctions|scfifo.tdf
7dcf59d72dfbe1cc231d93cc1fa5ed9
6
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
16
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
4096
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
12
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
ON
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Cyclone II
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
9
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_kh31
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
..|..|..|altera|72|quartus|libraries|megafunctions|aglobal72.inc
f39123b8592ab2dac019716e56b3ec18
..|..|..|altera|72|quartus|libraries|megafunctions|a_i2fifo.inc
ca5bb76c5a51df22b24c8b01cbcc918
..|..|..|altera|72|quartus|libraries|megafunctions|a_regfifo.inc
afe6bfc54c15224ce61beaea9e71dc
..|..|..|altera|72|quartus|libraries|megafunctions|a_dpfifo.inc
748303753a041187a5d4113b5f62acf
..|..|..|altera|72|quartus|libraries|megafunctions|a_fffifo.inc
ebf62e69b8fb10b5db33a57861298d55
..|..|..|altera|72|quartus|libraries|megafunctions|a_f2fifo.inc
9bc132bd4e9e2ef1fb9633f6a742f
}
# hierarchies {
USB_FIFO:USB_FIFO0|scfifo:scfifo_component
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
scfifo_kh31
# storage
db|DreamTangle_HDL.(77).cnf
db|DreamTangle_HDL.(77).cnf
# case_insensitive
# source_file
db|scfifo_kh31.tdf
468a9966a9148f4ae8e5704943484268
6
# used_port {
wrreq
-1
3
usedw9
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw11
-1
3
usedw10
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
a_dpfifo_nn31
# storage
db|DreamTangle_HDL.(78).cnf
db|DreamTangle_HDL.(78).cnf
# case_insensitive
# source_file
db|a_dpfifo_nn31.tdf
756cbdf4a6ed14e26f365c8560441c7f
6
# used_port {
wreq
-1
3
usedw9
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw11
-1
3
usedw10
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_i3e1
# storage
db|DreamTangle_HDL.(79).cnf
db|DreamTangle_HDL.(79).cnf
# case_insensitive
# source_file
db|altsyncram_i3e1.tdf
36c61f3477c0e8ed204338ae82711f4e
6
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
altsyncram_tqi1
# storage
db|DreamTangle_HDL.(80).cnf
db|DreamTangle_HDL.(80).cnf
# case_insensitive
# source_file
db|altsyncram_tqi1.tdf
5156e91fb3d0d846bbf78e89f7c5cf7f
6
# used_port {
wren_b
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
clocken0
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
wren_a
-1
1
data_a9
-1
2
data_a8
-1
2
data_a7
-1
2
data_a6
-1
2
data_a5
-1
2
data_a4
-1
2
data_a3
-1
2
data_a2
-1
2
data_a15
-1
2
data_a14
-1
2
data_a13
-1
2
data_a12
-1
2
data_a11
-1
2
data_a10
-1
2
data_a1
-1
2
data_a0
-1
2
}
# hierarchies {
USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram|altsyncram_tqi1:altsyncram1
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
cntr_p6b
# storage
db|DreamTangle_HDL.(81).cnf
db|DreamTangle_HDL.(81).cnf
# case_insensitive
# source_file
db|cntr_p6b.tdf
f8bc60c8fe3c1bdbb212653ef55f328
6
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_p6b:rd_ptr_msb
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
cntr_677
# storage
db|DreamTangle_HDL.(82).cnf
db|DreamTangle_HDL.(82).cnf
# case_insensitive
# source_file
db|cntr_677.tdf
e0612dfce5e4be4157b211a8f5b1c1c
6
# used_port {
updown
-1
3
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_677:usedw_counter
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
cntr_q6b
# storage
db|DreamTangle_HDL.(83).cnf
db|DreamTangle_HDL.(83).cnf
# case_insensitive
# source_file
db|cntr_q6b.tdf
9e1c5a8cc1324052441d96dee93c6b8
6
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_q6b:wr_ptr
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# entity
DreamTangle_HDL
# storage
db|DreamTangle_HDL.(0).cnf
db|DreamTangle_HDL.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
Source|DreamTangle_HDL.v
201be6cfccbcd5e5b8f50a7d069baac
7
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
}
# include_file {
Source|Global.h
497c779b7b4b115f6026ca4717d79c13
}
# hierarchies {
|
}
# lmf
..|..|..|altera|72|quartus|lmf|
d41d8cd98f0b24e980998ecf8427e
# macro_sequence

# end
# complete
