{"vcs1":{"timestamp_begin":1682327604.862626999, "rt":0.90, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1682327605.798136305, "rt":1.40, "ut":0.20, "st":0.29}}
{"link":{"timestamp_begin":1682327607.228180587, "rt":2.31, "ut":0.07, "st":1.74}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682327604.560167549}
{"VCS_COMP_START_TIME": 1682327604.560167549}
{"VCS_COMP_END_TIME": 1682327610.338767817}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340888}}
{"stitch_vcselab": {"peak_mem": 239048}}
