// Seed: 3993271350
module module_0 (
    input tri0 id_0,
    input wand id_1
    , id_20,
    input supply1 id_2,
    output tri id_3
    , id_21,
    input supply1 id_4,
    input tri id_5,
    output uwire id_6,
    input wire id_7,
    input uwire id_8,
    output wor module_0,
    input uwire id_10,
    input wand id_11,
    input supply1 id_12,
    output wire id_13,
    input supply1 id_14,
    output wire id_15,
    output wand id_16,
    output wire id_17,
    input wor id_18
);
  wire id_22;
  wire id_23;
  ;
  wire id_24;
  assign id_9 = 1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri1 id_1
    , id_7,
    output wand id_2,
    input  tri1 id_3,
    output wand id_4,
    output tri0 id_5
);
  assign id_7[-1'b0] = id_1 > 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_5,
      id_1,
      id_1,
      id_5,
      id_3,
      id_1,
      id_1,
      id_0,
      id_1,
      id_5,
      id_2,
      id_5,
      id_3
  );
  assign modCall_1.id_12 = 0;
  wire id_8;
endmodule
