[INF:CM0023] Creating log file ../../build/tests/TypedefAlias/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.sv:1: No timescale set for "package1".

[WRN:PA0205] dut.sv:9: No timescale set for "package2".

[WRN:PA0205] dut.sv:15: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1: Compile package "package1".

[INF:CP0301] dut.sv:9: Compile package "package2".

[INF:CP0303] dut.sv:15: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:15: Top level module "work@test".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/TypedefAlias/slpp_unit//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/TypedefAlias/slpp_unit//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/TypedefAlias/slpp_unit//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@test)
|vpiName:work@test
|vpiElaborated:1
|uhdmallPackages:
\_package: package1 (package1::) dut.sv:1:1: , endln:7:22, parent:work@test
  |vpiDefName:package1
  |vpiName:package1
  |vpiFullName:package1::
  |vpiTypedef:
  \_struct_typespec: (package1::type_alias), line:2:11, endln:2:17
    |vpiPacked:1
    |vpiName:package1::type_alias
    |vpiTypespecMember:
    \_typespec_member: (q), line:3:20, endln:3:21, parent:package1::type_alias
      |vpiName:q
      |vpiTypespec:
      \_logic_typespec: , line:3:7, endln:3:12, parent:q
        |vpiInstance:
        \_package: package1 (package1::) dut.sv:1:1: , endln:7:22, parent:work@test
    |vpiTypedefAlias:
    \_struct_typespec: (package1::type_t), line:2:11, endln:2:17
      |vpiPacked:1
      |vpiName:package1::type_t
      |vpiTypespecMember:
      \_typespec_member: (q), line:3:20, endln:3:21
        |vpiName:q
        |vpiTypespec:
        \_logic_typespec: , line:3:7, endln:3:12
          |vpiInstance:
          \_package: package1 (package1::) dut.sv:1:1: , endln:7:22, parent:work@test
      |vpiInstance:
      \_package: package1 (package1::) dut.sv:1:1: , endln:7:22, parent:work@test
    |vpiInstance:
    \_package: package1 (package1::) dut.sv:1:1: , endln:7:22, parent:work@test
  |vpiTypedef:
  \_struct_typespec: (package1::type_t), line:2:11, endln:2:17
|uhdmallPackages:
\_package: package2 (package2::) dut.sv:9:1: , endln:11:22, parent:work@test
  |vpiDefName:package2
  |vpiName:package2
  |vpiFullName:package2::
  |vpiTypedef:
  \_struct_typespec: (package2::type_alias), line:2:11, endln:2:17
    |vpiPacked:1
    |vpiName:package2::type_alias
    |vpiTypespecMember:
    \_typespec_member: (q), line:3:20, endln:3:21, parent:package2::type_alias
      |vpiName:q
      |vpiTypespec:
      \_logic_typespec: , line:3:7, endln:3:12, parent:q
        |vpiInstance:
        \_package: package1 (package1::) dut.sv:1:1: , endln:7:22, parent:work@test
    |vpiTypedefAlias:
    \_struct_typespec: (package1::type_t), line:2:11, endln:2:17
    |vpiInstance:
    \_package: package2 (package2::) dut.sv:9:1: , endln:11:22, parent:work@test
|uhdmallModules:
\_module: work@test (work@test) dut.sv:15:1: , endln:20:10, parent:work@test
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiNet:
  \_logic_net: (work@test.kkkk), line:18:16, parent:work@test
    |vpiName:kkkk
    |vpiFullName:work@test.kkkk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@test.zzzz), line:19:21, parent:work@test
    |vpiName:zzzz
    |vpiFullName:work@test.zzzz
    |vpiNetType:36
  |vpiTypedef:
  \_logic_typespec: (t_two_bits), line:16:13, endln:16:18
    |vpiName:t_two_bits
    |vpiRange:
    \_range: , line:16:20, endln:16:23
      |vpiLeftRange:
      \_constant: , line:16:20, endln:16:21
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:16:22, endln:16:23
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiTypedef:
  \_logic_typespec: (t_two_bits_copy), line:16:13, endln:16:18
    |vpiName:t_two_bits_copy
    |vpiRange:
    \_range: , line:16:20, endln:16:23, parent:t_two_bits_copy
      |vpiLeftRange:
      \_constant: , line:16:20, endln:16:21
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:16:22, endln:16:23
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiTypedefAlias:
    \_logic_typespec: (t_two_bits), line:16:13, endln:16:18
|uhdmtopModules:
\_module: work@test (work@test) dut.sv:15:1: , endln:20:10
  |vpiDefName:work@test
  |vpiName:work@test
  |vpiNet:
  \_logic_net: (work@test.kkkk), line:18:16, endln:18:20, parent:work@test
    |vpiName:kkkk
    |vpiFullName:work@test.kkkk
    |vpiNetType:36
    |vpiTypespec:
    \_logic_typespec: (t_two_bits), line:16:13, endln:16:18
      |vpiName:t_two_bits
      |vpiRange:
      \_range: , line:16:20, endln:16:23
        |vpiLeftRange:
        \_constant: , line:16:20, endln:16:21
          |vpiConstType:9
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
        |vpiRightRange:
        \_constant: , line:16:22, endln:16:23
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
  |vpiNet:
  \_logic_net: (work@test.zzzz), line:19:21, endln:19:25, parent:work@test
    |vpiName:zzzz
    |vpiFullName:work@test.zzzz
    |vpiNetType:36
    |vpiTypespec:
    \_logic_typespec: (t_two_bits), line:16:13, endln:16:18
  |vpiTypedef:
  \_logic_typespec: (t_two_bits), line:16:13, endln:16:18
  |vpiTypedef:
  \_logic_typespec: (t_two_bits_copy), line:16:13, endln:16:18
    |vpiName:t_two_bits_copy
    |vpiRange:
    \_range: , line:16:20, endln:16:23, parent:t_two_bits_copy
      |vpiLeftRange:
      \_constant: , line:16:20, endln:16:21
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiRightRange:
      \_constant: , line:16:22, endln:16:23
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiTypedefAlias:
    \_logic_typespec: (t_two_bits), line:16:13, endln:16:18
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5

