// Seed: 907881204
module module_0 ();
  logic id_1 = id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input  wor  id_2,
    output wire id_3,
    input  wire id_4
);
  tri0 id_6 = -1;
  wand id_7 = -1 <-> id_4;
  wor  id_8 = 1;
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output wand  id_4,
    output logic id_5,
    input  wire  id_6,
    input  tri0  id_7,
    input  tri1  id_8
);
  always #1 id_5 = -1;
  module_0 modCall_1 ();
endmodule
