

================================================================
== Vitis HLS Report for 'conv2d_aggregate_channels_14u_14u_32u_64u_s'
================================================================
* Date:           Tue Oct 18 21:15:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12566|    12566|  0.126 ms|  0.126 ms|  12566|  12566|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- inputs_filter  |    12564|    12564|        22|          1|          1|  12544|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filter = alloca i32 1"   --->   Operation 25 'alloca' 'filter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_31, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_30, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_29, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_28, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_27, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_26, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_25, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_24, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_2325, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_22, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_21, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_20, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_19, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_18, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_17, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_16, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_15, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_14, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_13, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_1213, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_11, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_10, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_9, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_8, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_7, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_6, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_5, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_4, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_3, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_2, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_1, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_0, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_64_f_map_out132, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %conv2d_64_activations_stream126, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_64_feature_map_stream125, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln323 = store i14 0, i14 %indvar_flatten" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 62 'store' 'store_ln323' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln323 = br void %in_c" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 64 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 65 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.88ns)   --->   "%icmp_ln323 = icmp_eq  i14 %indvar_flatten_load, i14 12544" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 67 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.05ns)   --->   "%add_ln323 = add i14 %indvar_flatten_load, i14 1" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 68 'add' 'add_ln323' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %icmp_ln323, void %for.inc16, void %for.end18" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 69 'br' 'br_ln323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln324 = store i14 %add_ln323, i14 %indvar_flatten" [forward_prop/src/forward_prop.cpp:324]   --->   Operation 70 'store' 'store_ln324' <Predicate = (!icmp_ln323)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 71 [1/1] (2.10ns)   --->   "%in_channel_map_stream_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_0" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'read' 'in_channel_map_stream_0_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 72 [1/1] (2.10ns)   --->   "%in_channel_map_stream_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'read' 'in_channel_map_stream_1_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 73 [1/1] (2.10ns)   --->   "%in_channel_map_stream_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_2" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'in_channel_map_stream_2_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 74 [1/1] (2.10ns)   --->   "%in_channel_map_stream_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_3" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'read' 'in_channel_map_stream_3_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 75 [1/1] (2.10ns)   --->   "%in_channel_map_stream_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_4" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'read' 'in_channel_map_stream_4_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 76 [1/1] (2.10ns)   --->   "%in_channel_map_stream_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_5" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'read' 'in_channel_map_stream_5_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 77 [1/1] (2.10ns)   --->   "%in_channel_map_stream_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_6" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'read' 'in_channel_map_stream_6_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 78 [1/1] (2.10ns)   --->   "%in_channel_map_stream_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_7" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'in_channel_map_stream_7_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 79 [1/1] (2.10ns)   --->   "%in_channel_map_stream_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_8" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'read' 'in_channel_map_stream_8_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 80 [1/1] (2.10ns)   --->   "%in_channel_map_stream_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_9" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'read' 'in_channel_map_stream_9_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 81 [1/1] (2.10ns)   --->   "%in_channel_map_stream_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_10" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'read' 'in_channel_map_stream_10_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 82 [1/1] (2.10ns)   --->   "%in_channel_map_stream_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_11" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'read' 'in_channel_map_stream_11_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 83 [1/1] (2.10ns)   --->   "%in_channel_map_stream_1213_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_1213" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'in_channel_map_stream_1213_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 84 [1/1] (2.10ns)   --->   "%in_channel_map_stream_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_13" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'read' 'in_channel_map_stream_13_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 85 [1/1] (2.10ns)   --->   "%in_channel_map_stream_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_14" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'read' 'in_channel_map_stream_14_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 86 [1/1] (2.10ns)   --->   "%in_channel_map_stream_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_15" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'read' 'in_channel_map_stream_15_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 87 [1/1] (2.10ns)   --->   "%in_channel_map_stream_16_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_16" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'read' 'in_channel_map_stream_16_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 88 [1/1] (2.10ns)   --->   "%in_channel_map_stream_17_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_17" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'read' 'in_channel_map_stream_17_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 89 [1/1] (2.10ns)   --->   "%in_channel_map_stream_18_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_18" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'in_channel_map_stream_18_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 90 [1/1] (2.10ns)   --->   "%in_channel_map_stream_19_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_19" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'read' 'in_channel_map_stream_19_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 91 [1/1] (2.10ns)   --->   "%in_channel_map_stream_20_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_20" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'in_channel_map_stream_20_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 92 [1/1] (2.10ns)   --->   "%in_channel_map_stream_21_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_21" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'in_channel_map_stream_21_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 93 [1/1] (2.10ns)   --->   "%in_channel_map_stream_22_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_22" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'read' 'in_channel_map_stream_22_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 94 [1/1] (2.10ns)   --->   "%in_channel_map_stream_2325_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_2325" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'read' 'in_channel_map_stream_2325_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 95 [1/1] (2.10ns)   --->   "%in_channel_map_stream_24_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_24" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'in_channel_map_stream_24_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 96 [1/1] (2.10ns)   --->   "%in_channel_map_stream_25_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_25" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'read' 'in_channel_map_stream_25_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 97 [1/1] (2.10ns)   --->   "%in_channel_map_stream_26_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_26" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'in_channel_map_stream_26_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 98 [1/1] (2.10ns)   --->   "%in_channel_map_stream_27_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_27" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'read' 'in_channel_map_stream_27_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 99 [1/1] (2.10ns)   --->   "%in_channel_map_stream_28_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_28" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'read' 'in_channel_map_stream_28_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 100 [1/1] (2.10ns)   --->   "%in_channel_map_stream_29_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_29" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'read' 'in_channel_map_stream_29_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 101 [1/1] (2.10ns)   --->   "%in_channel_map_stream_30_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_30" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'in_channel_map_stream_30_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 102 [1/1] (2.10ns)   --->   "%in_channel_map_stream_31_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %in_channel_map_stream_31" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'in_channel_map_stream_31_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>

State 3 <SV = 2> <Delay = 7.29>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %in_channel_map_stream_0_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln145_259 = bitcast i32 %in_channel_map_stream_1_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'bitcast' 'bitcast_ln145_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln145_260 = bitcast i32 %in_channel_map_stream_2_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'bitcast' 'bitcast_ln145_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%bitcast_ln145_261 = bitcast i32 %in_channel_map_stream_3_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'bitcast' 'bitcast_ln145_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln145_262 = bitcast i32 %in_channel_map_stream_4_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'bitcast' 'bitcast_ln145_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln145_263 = bitcast i32 %in_channel_map_stream_5_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'bitcast' 'bitcast_ln145_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln145_264 = bitcast i32 %in_channel_map_stream_6_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'bitcast' 'bitcast_ln145_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln145_265 = bitcast i32 %in_channel_map_stream_7_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'bitcast' 'bitcast_ln145_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln145_266 = bitcast i32 %in_channel_map_stream_8_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'bitcast' 'bitcast_ln145_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln145_267 = bitcast i32 %in_channel_map_stream_9_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'bitcast' 'bitcast_ln145_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln145_268 = bitcast i32 %in_channel_map_stream_10_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'bitcast' 'bitcast_ln145_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln145_269 = bitcast i32 %in_channel_map_stream_11_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'bitcast' 'bitcast_ln145_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln145_270 = bitcast i32 %in_channel_map_stream_1213_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'bitcast' 'bitcast_ln145_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln145_271 = bitcast i32 %in_channel_map_stream_13_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'bitcast' 'bitcast_ln145_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln145_273 = bitcast i32 %in_channel_map_stream_15_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'bitcast' 'bitcast_ln145_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln145_274 = bitcast i32 %in_channel_map_stream_16_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'bitcast' 'bitcast_ln145_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln145_275 = bitcast i32 %in_channel_map_stream_17_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'bitcast' 'bitcast_ln145_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln145_276 = bitcast i32 %in_channel_map_stream_18_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 120 'bitcast' 'bitcast_ln145_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln145_277 = bitcast i32 %in_channel_map_stream_19_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'bitcast' 'bitcast_ln145_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln145_278 = bitcast i32 %in_channel_map_stream_20_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'bitcast' 'bitcast_ln145_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln145_279 = bitcast i32 %in_channel_map_stream_21_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'bitcast' 'bitcast_ln145_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln145_280 = bitcast i32 %in_channel_map_stream_22_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'bitcast' 'bitcast_ln145_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln145_281 = bitcast i32 %in_channel_map_stream_2325_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'bitcast' 'bitcast_ln145_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln145_282 = bitcast i32 %in_channel_map_stream_24_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'bitcast' 'bitcast_ln145_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln145_283 = bitcast i32 %in_channel_map_stream_25_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'bitcast' 'bitcast_ln145_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln145_284 = bitcast i32 %in_channel_map_stream_26_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'bitcast' 'bitcast_ln145_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln145_285 = bitcast i32 %in_channel_map_stream_27_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'bitcast' 'bitcast_ln145_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln145_286 = bitcast i32 %in_channel_map_stream_28_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'bitcast' 'bitcast_ln145_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln145_288 = bitcast i32 %in_channel_map_stream_30_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'bitcast' 'bitcast_ln145_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln145_289 = bitcast i32 %in_channel_map_stream_31_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'bitcast' 'bitcast_ln145_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [3/3] (7.29ns)   --->   "%tmp34 = fadd i32 %bitcast_ln145_288, i32 %bitcast_ln145_286" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 133 'fadd' 'tmp34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [3/3] (7.29ns)   --->   "%tmp36 = fadd i32 %bitcast_ln145_285, i32 %bitcast_ln145_282" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 134 'fadd' 'tmp36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [3/3] (7.29ns)   --->   "%tmp37 = fadd i32 %bitcast_ln145_281, i32 %bitcast_ln145_284" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 135 'fadd' 'tmp37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [3/3] (7.29ns)   --->   "%tmp40 = fadd i32 %bitcast_ln145_283, i32 %bitcast_ln145_274" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 136 'fadd' 'tmp40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [3/3] (7.29ns)   --->   "%tmp41 = fadd i32 %bitcast_ln145_273, i32 %bitcast_ln145_276" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 137 'fadd' 'tmp41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [3/3] (7.29ns)   --->   "%tmp43 = fadd i32 %bitcast_ln145_275, i32 %bitcast_ln145_278" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 138 'fadd' 'tmp43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [3/3] (7.29ns)   --->   "%tmp44 = fadd i32 %bitcast_ln145_277, i32 %bitcast_ln145_280" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 139 'fadd' 'tmp44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [3/3] (7.29ns)   --->   "%tmp48 = fadd i32 %bitcast_ln145_279, i32 %bitcast_ln145" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 140 'fadd' 'tmp48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [3/3] (7.29ns)   --->   "%tmp49 = fadd i32 %bitcast_ln145_260, i32 %bitcast_ln145_259" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 141 'fadd' 'tmp49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [3/3] (7.29ns)   --->   "%tmp51 = fadd i32 %bitcast_ln145_262, i32 %bitcast_ln145_261" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 142 'fadd' 'tmp51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [3/3] (7.29ns)   --->   "%tmp52 = fadd i32 %bitcast_ln145_264, i32 %bitcast_ln145_263" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 143 'fadd' 'tmp52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [3/3] (7.29ns)   --->   "%tmp55 = fadd i32 %bitcast_ln145_266, i32 %bitcast_ln145_265" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 144 'fadd' 'tmp55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [3/3] (7.29ns)   --->   "%tmp56 = fadd i32 %bitcast_ln145_268, i32 %bitcast_ln145_267" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 145 'fadd' 'tmp56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [3/3] (7.29ns)   --->   "%tmp58 = fadd i32 %bitcast_ln145_270, i32 %bitcast_ln145_269" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 146 'fadd' 'tmp58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [3/3] (7.29ns)   --->   "%tmp60 = fadd i32 %bitcast_ln145_271, i32 %bitcast_ln145_289" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 147 'fadd' 'tmp60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln323 = store i7 0, i7 %filter" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 63 'store' 'store_ln323' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%filter_load = load i7 %filter" [forward_prop/src/forward_prop.cpp:324]   --->   Operation 148 'load' 'filter_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.71ns)   --->   "%icmp_ln324 = icmp_eq  i7 %filter_load, i7 64" [forward_prop/src/forward_prop.cpp:324]   --->   Operation 149 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.37ns)   --->   "%select_ln323 = select i1 %icmp_ln324, i7 0, i7 %filter_load" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 150 'select' 'select_ln323' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%filter_1_cast = zext i7 %select_ln323" [forward_prop/src/forward_prop.cpp:323]   --->   Operation 151 'zext' 'filter_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%biases_addr = getelementptr i32 %biases, i64 0, i64 %filter_1_cast" [forward_prop/src/forward_prop.cpp:326]   --->   Operation 152 'getelementptr' 'biases_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (1.29ns)   --->   "%temp_sum = load i6 %biases_addr" [forward_prop/src/forward_prop.cpp:326]   --->   Operation 153 'load' 'temp_sum' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 154 [2/3] (7.29ns)   --->   "%tmp34 = fadd i32 %bitcast_ln145_288, i32 %bitcast_ln145_286" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 154 'fadd' 'tmp34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [2/3] (7.29ns)   --->   "%tmp36 = fadd i32 %bitcast_ln145_285, i32 %bitcast_ln145_282" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 155 'fadd' 'tmp36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [2/3] (7.29ns)   --->   "%tmp37 = fadd i32 %bitcast_ln145_281, i32 %bitcast_ln145_284" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 156 'fadd' 'tmp37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [2/3] (7.29ns)   --->   "%tmp40 = fadd i32 %bitcast_ln145_283, i32 %bitcast_ln145_274" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 157 'fadd' 'tmp40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [2/3] (7.29ns)   --->   "%tmp41 = fadd i32 %bitcast_ln145_273, i32 %bitcast_ln145_276" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 158 'fadd' 'tmp41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [2/3] (7.29ns)   --->   "%tmp43 = fadd i32 %bitcast_ln145_275, i32 %bitcast_ln145_278" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 159 'fadd' 'tmp43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [2/3] (7.29ns)   --->   "%tmp44 = fadd i32 %bitcast_ln145_277, i32 %bitcast_ln145_280" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 160 'fadd' 'tmp44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [2/3] (7.29ns)   --->   "%tmp48 = fadd i32 %bitcast_ln145_279, i32 %bitcast_ln145" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 161 'fadd' 'tmp48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [2/3] (7.29ns)   --->   "%tmp49 = fadd i32 %bitcast_ln145_260, i32 %bitcast_ln145_259" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 162 'fadd' 'tmp49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [2/3] (7.29ns)   --->   "%tmp51 = fadd i32 %bitcast_ln145_262, i32 %bitcast_ln145_261" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 163 'fadd' 'tmp51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [2/3] (7.29ns)   --->   "%tmp52 = fadd i32 %bitcast_ln145_264, i32 %bitcast_ln145_263" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 164 'fadd' 'tmp52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [2/3] (7.29ns)   --->   "%tmp55 = fadd i32 %bitcast_ln145_266, i32 %bitcast_ln145_265" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 165 'fadd' 'tmp55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [2/3] (7.29ns)   --->   "%tmp56 = fadd i32 %bitcast_ln145_268, i32 %bitcast_ln145_267" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 166 'fadd' 'tmp56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [2/3] (7.29ns)   --->   "%tmp58 = fadd i32 %bitcast_ln145_270, i32 %bitcast_ln145_269" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 167 'fadd' 'tmp58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [2/3] (7.29ns)   --->   "%tmp60 = fadd i32 %bitcast_ln145_271, i32 %bitcast_ln145_289" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 168 'fadd' 'tmp60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.85ns)   --->   "%add_ln324 = add i7 %select_ln323, i7 1" [forward_prop/src/forward_prop.cpp:324]   --->   Operation 169 'add' 'add_ln324' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.46ns)   --->   "%store_ln324 = store i7 %add_ln324, i7 %filter" [forward_prop/src/forward_prop.cpp:324]   --->   Operation 170 'store' 'store_ln324' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 171 [1/2] (1.29ns)   --->   "%temp_sum = load i6 %biases_addr" [forward_prop/src/forward_prop.cpp:326]   --->   Operation 171 'load' 'temp_sum' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 172 [1/3] (7.29ns)   --->   "%tmp34 = fadd i32 %bitcast_ln145_288, i32 %bitcast_ln145_286" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 172 'fadd' 'tmp34' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/3] (7.29ns)   --->   "%tmp36 = fadd i32 %bitcast_ln145_285, i32 %bitcast_ln145_282" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 173 'fadd' 'tmp36' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/3] (7.29ns)   --->   "%tmp37 = fadd i32 %bitcast_ln145_281, i32 %bitcast_ln145_284" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 174 'fadd' 'tmp37' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/3] (7.29ns)   --->   "%tmp40 = fadd i32 %bitcast_ln145_283, i32 %bitcast_ln145_274" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 175 'fadd' 'tmp40' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/3] (7.29ns)   --->   "%tmp41 = fadd i32 %bitcast_ln145_273, i32 %bitcast_ln145_276" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 176 'fadd' 'tmp41' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/3] (7.29ns)   --->   "%tmp43 = fadd i32 %bitcast_ln145_275, i32 %bitcast_ln145_278" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 177 'fadd' 'tmp43' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/3] (7.29ns)   --->   "%tmp44 = fadd i32 %bitcast_ln145_277, i32 %bitcast_ln145_280" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 178 'fadd' 'tmp44' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/3] (7.29ns)   --->   "%tmp48 = fadd i32 %bitcast_ln145_279, i32 %bitcast_ln145" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 179 'fadd' 'tmp48' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/3] (7.29ns)   --->   "%tmp49 = fadd i32 %bitcast_ln145_260, i32 %bitcast_ln145_259" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 180 'fadd' 'tmp49' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/3] (7.29ns)   --->   "%tmp51 = fadd i32 %bitcast_ln145_262, i32 %bitcast_ln145_261" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 181 'fadd' 'tmp51' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/3] (7.29ns)   --->   "%tmp52 = fadd i32 %bitcast_ln145_264, i32 %bitcast_ln145_263" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 182 'fadd' 'tmp52' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/3] (7.29ns)   --->   "%tmp55 = fadd i32 %bitcast_ln145_266, i32 %bitcast_ln145_265" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 183 'fadd' 'tmp55' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/3] (7.29ns)   --->   "%tmp56 = fadd i32 %bitcast_ln145_268, i32 %bitcast_ln145_267" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 184 'fadd' 'tmp56' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/3] (7.29ns)   --->   "%tmp58 = fadd i32 %bitcast_ln145_270, i32 %bitcast_ln145_269" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 185 'fadd' 'tmp58' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/3] (7.29ns)   --->   "%tmp60 = fadd i32 %bitcast_ln145_271, i32 %bitcast_ln145_289" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 186 'fadd' 'tmp60' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln145_272 = bitcast i32 %in_channel_map_stream_14_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 187 'bitcast' 'bitcast_ln145_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln145_287 = bitcast i32 %in_channel_map_stream_29_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 188 'bitcast' 'bitcast_ln145_287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [3/3] (7.29ns)   --->   "%tmp33 = fadd i32 %temp_sum, i32 %bitcast_ln145_287" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 189 'fadd' 'tmp33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [3/3] (7.29ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 190 'fadd' 'tmp35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [3/3] (7.29ns)   --->   "%tmp39 = fadd i32 %tmp41, i32 %tmp40" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 191 'fadd' 'tmp39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [3/3] (7.29ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 192 'fadd' 'tmp42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [3/3] (7.29ns)   --->   "%tmp47 = fadd i32 %tmp49, i32 %tmp48" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 193 'fadd' 'tmp47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [3/3] (7.29ns)   --->   "%tmp50 = fadd i32 %tmp52, i32 %tmp51" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 194 'fadd' 'tmp50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [3/3] (7.29ns)   --->   "%tmp54 = fadd i32 %tmp56, i32 %tmp55" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 195 'fadd' 'tmp54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [3/3] (7.29ns)   --->   "%tmp59 = fadd i32 %tmp60, i32 %bitcast_ln145_272" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 196 'fadd' 'tmp59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 197 [2/3] (7.29ns)   --->   "%tmp33 = fadd i32 %temp_sum, i32 %bitcast_ln145_287" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 197 'fadd' 'tmp33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [2/3] (7.29ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 198 'fadd' 'tmp35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [2/3] (7.29ns)   --->   "%tmp39 = fadd i32 %tmp41, i32 %tmp40" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 199 'fadd' 'tmp39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [2/3] (7.29ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 200 'fadd' 'tmp42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [2/3] (7.29ns)   --->   "%tmp47 = fadd i32 %tmp49, i32 %tmp48" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 201 'fadd' 'tmp47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [2/3] (7.29ns)   --->   "%tmp50 = fadd i32 %tmp52, i32 %tmp51" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 202 'fadd' 'tmp50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [2/3] (7.29ns)   --->   "%tmp54 = fadd i32 %tmp56, i32 %tmp55" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 203 'fadd' 'tmp54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [2/3] (7.29ns)   --->   "%tmp59 = fadd i32 %tmp60, i32 %bitcast_ln145_272" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 204 'fadd' 'tmp59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 205 [1/3] (7.29ns)   --->   "%tmp33 = fadd i32 %temp_sum, i32 %bitcast_ln145_287" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 205 'fadd' 'tmp33' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/3] (7.29ns)   --->   "%tmp35 = fadd i32 %tmp37, i32 %tmp36" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 206 'fadd' 'tmp35' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/3] (7.29ns)   --->   "%tmp39 = fadd i32 %tmp41, i32 %tmp40" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 207 'fadd' 'tmp39' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/3] (7.29ns)   --->   "%tmp42 = fadd i32 %tmp44, i32 %tmp43" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 208 'fadd' 'tmp42' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/3] (7.29ns)   --->   "%tmp47 = fadd i32 %tmp49, i32 %tmp48" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 209 'fadd' 'tmp47' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [1/3] (7.29ns)   --->   "%tmp50 = fadd i32 %tmp52, i32 %tmp51" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 210 'fadd' 'tmp50' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/3] (7.29ns)   --->   "%tmp54 = fadd i32 %tmp56, i32 %tmp55" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 211 'fadd' 'tmp54' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/3] (7.29ns)   --->   "%tmp59 = fadd i32 %tmp60, i32 %bitcast_ln145_272" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 212 'fadd' 'tmp59' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 213 [3/3] (7.29ns)   --->   "%tmp32 = fadd i32 %tmp34, i32 %tmp33" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 213 'fadd' 'tmp32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 214 [3/3] (7.29ns)   --->   "%tmp38 = fadd i32 %tmp42, i32 %tmp39" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 214 'fadd' 'tmp38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [3/3] (7.29ns)   --->   "%tmp46 = fadd i32 %tmp50, i32 %tmp47" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 215 'fadd' 'tmp46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [3/3] (7.29ns)   --->   "%tmp57 = fadd i32 %tmp59, i32 %tmp58" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 216 'fadd' 'tmp57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 217 [2/3] (7.29ns)   --->   "%tmp32 = fadd i32 %tmp34, i32 %tmp33" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 217 'fadd' 'tmp32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [2/3] (7.29ns)   --->   "%tmp38 = fadd i32 %tmp42, i32 %tmp39" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 218 'fadd' 'tmp38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 219 [2/3] (7.29ns)   --->   "%tmp46 = fadd i32 %tmp50, i32 %tmp47" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 219 'fadd' 'tmp46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [2/3] (7.29ns)   --->   "%tmp57 = fadd i32 %tmp59, i32 %tmp58" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 220 'fadd' 'tmp57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 221 [1/3] (7.29ns)   --->   "%tmp32 = fadd i32 %tmp34, i32 %tmp33" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 221 'fadd' 'tmp32' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/3] (7.29ns)   --->   "%tmp38 = fadd i32 %tmp42, i32 %tmp39" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 222 'fadd' 'tmp38' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/3] (7.29ns)   --->   "%tmp46 = fadd i32 %tmp50, i32 %tmp47" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 223 'fadd' 'tmp46' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/3] (7.29ns)   --->   "%tmp57 = fadd i32 %tmp59, i32 %tmp58" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 224 'fadd' 'tmp57' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 225 [3/3] (7.29ns)   --->   "%tmp31 = fadd i32 %tmp35, i32 %tmp32" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 225 'fadd' 'tmp31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 226 [3/3] (7.29ns)   --->   "%tmp53 = fadd i32 %tmp57, i32 %tmp54" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 226 'fadd' 'tmp53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 227 [2/3] (7.29ns)   --->   "%tmp31 = fadd i32 %tmp35, i32 %tmp32" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 227 'fadd' 'tmp31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [2/3] (7.29ns)   --->   "%tmp53 = fadd i32 %tmp57, i32 %tmp54" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 228 'fadd' 'tmp53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 229 [1/3] (7.29ns)   --->   "%tmp31 = fadd i32 %tmp35, i32 %tmp32" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 229 'fadd' 'tmp31' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 230 [1/3] (7.29ns)   --->   "%tmp53 = fadd i32 %tmp57, i32 %tmp54" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 230 'fadd' 'tmp53' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 231 [3/3] (7.29ns)   --->   "%tmp30 = fadd i32 %tmp38, i32 %tmp31" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 231 'fadd' 'tmp30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [3/3] (7.29ns)   --->   "%tmp45 = fadd i32 %tmp53, i32 %tmp46" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 232 'fadd' 'tmp45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 233 [2/3] (7.29ns)   --->   "%tmp30 = fadd i32 %tmp38, i32 %tmp31" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 233 'fadd' 'tmp30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 234 [2/3] (7.29ns)   --->   "%tmp45 = fadd i32 %tmp53, i32 %tmp46" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 234 'fadd' 'tmp45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 235 [1/3] (7.29ns)   --->   "%tmp30 = fadd i32 %tmp38, i32 %tmp31" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 235 'fadd' 'tmp30' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 236 [1/3] (7.29ns)   --->   "%tmp45 = fadd i32 %tmp53, i32 %tmp46" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 236 'fadd' 'tmp45' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 237 [3/3] (7.29ns)   --->   "%temp_sum_18720_s = fadd i32 %tmp45, i32 %tmp30" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 237 'fadd' 'temp_sum_18720_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 238 [2/3] (7.29ns)   --->   "%temp_sum_18720_s = fadd i32 %tmp45, i32 %tmp30" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 238 'fadd' 'temp_sum_18720_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 239 [1/3] (7.29ns)   --->   "%temp_sum_18720_s = fadd i32 %tmp45, i32 %tmp30" [forward_prop/src/forward_prop.cpp:329]   --->   Operation 239 'fadd' 'temp_sum_18720_s' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.91>
ST_21 : Operation 240 [2/2] (1.91ns)   --->   "%activation = fcmp_ogt  i32 %temp_sum_18720_s, i32 0" [forward_prop/src/forward_prop.cpp:331]   --->   Operation 240 'fcmp' 'activation' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln338 = ret" [forward_prop/src/forward_prop.cpp:338]   --->   Operation 252 'ret' 'ret_ln338' <Predicate = (icmp_ln323)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.30>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @inputs_filter_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 242 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 243 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln324 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [forward_prop/src/forward_prop.cpp:324]   --->   Operation 244 'specloopname' 'specloopname_ln324' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/2] (1.91ns)   --->   "%activation = fcmp_ogt  i32 %temp_sum_18720_s, i32 0" [forward_prop/src/forward_prop.cpp:331]   --->   Operation 245 'fcmp' 'activation' <Predicate = true> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %temp_sum_18720_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (0.28ns)   --->   "%select_ln174 = select i1 %activation, i32 %bitcast_ln174, i32 0" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 247 'select' 'select_ln174' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv2d_64_feature_map_stream125, i32 %select_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 248 'write' 'write_ln174' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_22 : Operation 249 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %conv2d_64_activations_stream126, i1 %activation" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 12544> <FIFO>
ST_22 : Operation 250 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv2d_64_f_map_out132, i32 %select_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 250 'write' 'write_ln174' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 12544> <FIFO>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln324 = br void %in_c" [forward_prop/src/forward_prop.cpp:324]   --->   Operation 251 'br' 'br_ln324' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.52ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [38]  (0 ns)
	'load' operation ('indvar_flatten_load', forward_prop/src/forward_prop.cpp:323) on local variable 'indvar_flatten' [78]  (0 ns)
	'add' operation ('add_ln323', forward_prop/src/forward_prop.cpp:323) [81]  (1.06 ns)
	'store' operation ('store_ln324', forward_prop/src/forward_prop.cpp:324) of variable 'add_ln323', forward_prop/src/forward_prop.cpp:323 on local variable 'indvar_flatten' [197]  (0.46 ns)

 <State 2>: 2.1ns
The critical path consists of the following:
	fifo read operation ('in_channel_map_stream_0_read', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'in_channel_map_stream_0' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [94]  (2.1 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp34', forward_prop/src/forward_prop.cpp:329) [159]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp34', forward_prop/src/forward_prop.cpp:329) [159]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp34', forward_prop/src/forward_prop.cpp:329) [159]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp33', forward_prop/src/forward_prop.cpp:329) [158]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp33', forward_prop/src/forward_prop.cpp:329) [158]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp33', forward_prop/src/forward_prop.cpp:329) [158]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp32', forward_prop/src/forward_prop.cpp:329) [160]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp32', forward_prop/src/forward_prop.cpp:329) [160]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp32', forward_prop/src/forward_prop.cpp:329) [160]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp31', forward_prop/src/forward_prop.cpp:329) [164]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp31', forward_prop/src/forward_prop.cpp:329) [164]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp31', forward_prop/src/forward_prop.cpp:329) [164]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp30', forward_prop/src/forward_prop.cpp:329) [172]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp30', forward_prop/src/forward_prop.cpp:329) [172]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('tmp30', forward_prop/src/forward_prop.cpp:329) [172]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum_18720_s', forward_prop/src/forward_prop.cpp:329) [189]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum_18720_s', forward_prop/src/forward_prop.cpp:329) [189]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('temp_sum_18720_s', forward_prop/src/forward_prop.cpp:329) [189]  (7.3 ns)

 <State 21>: 1.91ns
The critical path consists of the following:
	'fcmp' operation ('activation', forward_prop/src/forward_prop.cpp:331) [190]  (1.91 ns)

 <State 22>: 4.3ns
The critical path consists of the following:
	'fcmp' operation ('activation', forward_prop/src/forward_prop.cpp:331) [190]  (1.91 ns)
	'select' operation ('select_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [192]  (0.286 ns)
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv2d_64_feature_map_stream125' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [193]  (2.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
