#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 19 19:20:24 2023
# Process ID: 9401
# Current directory: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1
# Command line: vivado -log tdoa.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tdoa.tcl -notrace
# Log file: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa.vdi
# Journal file: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/vivado.jou
# Running On: theo-ubuntu, OS: Linux, CPU Frequency: 2592.000 MHz, CPU Physical cores: 2, Host memory: 8328 MB
#-----------------------------------------------------------
source tdoa.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1296.430 ; gain = 0.023 ; free physical = 1916 ; free virtual = 6893
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_xadc_sampler_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_sdft_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_channel_demux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/led_debug'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/edge_detector'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/theo/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top tdoa -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1729.500 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6434
INFO: [Netlist 29-17] Analyzing 1917 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_processing_system7_0_2/tdoa_processing_system7_0_2.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_processing_system7_0_2/tdoa_processing_system7_0_2.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_axi_xadc_sampler_0_3/src/xadc_wiz_0_3/xadc_wiz_0.xdc] for cell 'axi_xadc_sampler_0/inst/xadc/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_axi_xadc_sampler_0_3/src/xadc_wiz_0_3/xadc_wiz_0.xdc] for cell 'axi_xadc_sampler_0/inst/xadc/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'jb[7]'. [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1884.734 ; gain = 0.000 ; free physical = 1338 ; free virtual = 6322
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 888 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 536 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 96 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

16 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1884.734 ; gain = 529.773 ; free physical = 1338 ; free virtual = 6322
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1925.512 ; gain = 40.777 ; free physical = 1318 ; free virtual = 6296

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 24b5090ae

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2389.371 ; gain = 463.859 ; free physical = 895 ; free virtual = 5899

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = c363300abeb4feb8.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2709.949 ; gain = 0.000 ; free physical = 616 ; free virtual = 5633
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17582dfec

Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2709.949 ; gain = 29.750 ; free physical = 616 ; free virtual = 5633

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 into driver instance axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_rd_rlen_i_1 into driver instance axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_ip2bus_data[17]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2 into driver instance ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_7__0, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_2__0 into driver instance ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.gen_thread_loop[7].active_target[57]_i_7, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 12 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 53 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 23ee66f95

Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2709.949 ; gain = 29.750 ; free physical = 644 ; free virtual = 5661
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Retarget, 184 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1d949a001

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2709.949 ; gain = 29.750 ; free physical = 637 ; free virtual = 5661
INFO: [Opt 31-389] Phase Constant propagation created 15 cells and removed 82 cells
INFO: [Opt 31-1021] In phase Constant propagation, 168 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1951b48db

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2709.949 ; gain = 29.750 ; free physical = 634 ; free virtual = 5657
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 97 cells
INFO: [Opt 31-1021] In phase Sweep, 2236 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1951b48db

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2741.965 ; gain = 61.766 ; free physical = 632 ; free virtual = 5655
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1951b48db

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2741.965 ; gain = 61.766 ; free physical = 632 ; free virtual = 5655
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 21f5c8760

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2741.965 ; gain = 61.766 ; free physical = 647 ; free virtual = 5664
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 176 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |              59  |                                            184  |
|  Constant propagation         |              15  |              82  |                                            168  |
|  Sweep                        |               0  |              97  |                                           2236  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            176  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2741.965 ; gain = 0.000 ; free physical = 646 ; free virtual = 5664
Ending Logic Optimization Task | Checksum: 1be74ba11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2741.965 ; gain = 61.766 ; free physical = 646 ; free virtual = 5664

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 20 newly gated: 0 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 1817eefa2

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2907.805 ; gain = 0.000 ; free physical = 574 ; free virtual = 5595
Ending Power Optimization Task | Checksum: 1817eefa2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2907.805 ; gain = 165.840 ; free physical = 596 ; free virtual = 5617

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1817eefa2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2907.805 ; gain = 0.000 ; free physical = 596 ; free virtual = 5617

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.805 ; gain = 0.000 ; free physical = 596 ; free virtual = 5617
Ending Netlist Obfuscation Task | Checksum: 14e33b1b4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.805 ; gain = 0.000 ; free physical = 596 ; free virtual = 5617
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2907.805 ; gain = 1023.070 ; free physical = 596 ; free virtual = 5617
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2939.820 ; gain = 32.016 ; free physical = 573 ; free virtual = 5600
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-191]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-91]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-35]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-78]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-314]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-102]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-164]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-127]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Timing 38-3]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[Common 17-14]}  -suppress '. The existing rule will be replaced.
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2939.820 ; gain = 32.016 ; free physical = 563 ; free virtual = 5612
INFO: [runtcl-4] Executing : report_drc -file tdoa_drc_opted.rpt -pb tdoa_drc_opted.pb -rpx tdoa_drc_opted.rpx
Command: report_drc -file tdoa_drc_opted.rpt -pb tdoa_drc_opted.pb -rpx tdoa_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 541 ; free virtual = 5591
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3243708

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 541 ; free virtual = 5591
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 541 ; free virtual = 5591

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a0231b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 537 ; free virtual = 5584

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1df497d65

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 499 ; free virtual = 5554

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1df497d65

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 499 ; free virtual = 5554
Phase 1 Placer Initialization | Checksum: 1df497d65

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 499 ; free virtual = 5554

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17d0bb926

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 485 ; free virtual = 5535

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 196d06624

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 484 ; free virtual = 5539

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 196d06624

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 484 ; free virtual = 5539

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e9d7cdcd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 474 ; free virtual = 5530

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 583 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 269 nets or LUTs. Breaked 0 LUT, combined 269 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 470 ; free virtual = 5528

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            269  |                   269  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            269  |                   269  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10100f571

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 470 ; free virtual = 5522
Phase 2.4 Global Placement Core | Checksum: 10edd5fe5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 464 ; free virtual = 5522
Phase 2 Global Placement | Checksum: 10edd5fe5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 464 ; free virtual = 5522

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12fd23696

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 469 ; free virtual = 5521

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e4a00ea

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 468 ; free virtual = 5520

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 152a52cf6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 468 ; free virtual = 5520

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f0d32cec

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 468 ; free virtual = 5520

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c2d2a44f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 454 ; free virtual = 5506

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13191755b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 449 ; free virtual = 5507

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 7c4d7cb9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 449 ; free virtual = 5507
Phase 3 Detail Placement | Checksum: 7c4d7cb9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 449 ; free virtual = 5507

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19d62a150

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.978 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1efc6085a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 444 ; free virtual = 5502
INFO: [Place 46-33] Processed net util_vector_logic_0/Res[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15c1962d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 444 ; free virtual = 5502
Phase 4.1.1.1 BUFG Insertion | Checksum: 19d62a150

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5501

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.978. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b6a03a4b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5501

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5501
Phase 4.1 Post Commit Optimization | Checksum: 1b6a03a4b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5501

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b6a03a4b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5501

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b6a03a4b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5501
Phase 4.3 Placer Reporting | Checksum: 1b6a03a4b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5496

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5496

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5496
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b58489d2

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5496
Ending Placer Task | Checksum: ffee37ac

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 443 ; free virtual = 5502
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:43 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 458 ; free virtual = 5516
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 431 ; free virtual = 5522
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 415 ; free virtual = 5517
INFO: [runtcl-4] Executing : report_io -file tdoa_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 408 ; free virtual = 5509
INFO: [runtcl-4] Executing : report_utilization -file tdoa_utilization_placed.rpt -pb tdoa_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tdoa_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 409 ; free virtual = 5510
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 380 ; free virtual = 5488
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 344 ; free virtual = 5478
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2963.832 ; gain = 0.000 ; free physical = 342 ; free virtual = 5487
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8ac13a2 ConstDB: 0 ShapeSum: f742240a RouteDB: 0
Post Restoration Checksum: NetGraph: d8219ef6 NumContArr: 604fd288 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13871717e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2981.785 ; gain = 17.953 ; free physical = 207 ; free virtual = 5357

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13871717e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2984.785 ; gain = 20.953 ; free physical = 200 ; free virtual = 5351

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13871717e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2984.785 ; gain = 20.953 ; free physical = 200 ; free virtual = 5351
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10cd02630

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 3019.668 ; gain = 55.836 ; free physical = 174 ; free virtual = 5319
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.137  | TNS=0.000  | WHS=-0.219 | THS=-652.828|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 14702c75e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 181 ; free virtual = 5326
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.137  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1d310ad34

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 180 ; free virtual = 5329

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20290
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20290
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1752e6692

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 163 ; free virtual = 5318

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1752e6692

Time (s): cpu = 00:00:43 ; elapsed = 00:00:33 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 163 ; free virtual = 5318
Phase 3 Initial Routing | Checksum: fd2130a7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 168 ; free virtual = 5317

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1596
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.699  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14ce6d1f0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 174 ; free virtual = 5323

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.699  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bba9c1f4

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 168 ; free virtual = 5323

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.699  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12e09ad78

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 168 ; free virtual = 5317
Phase 4 Rip-up And Reroute | Checksum: 12e09ad78

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 168 ; free virtual = 5317

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12e09ad78

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 168 ; free virtual = 5317

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12e09ad78

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 168 ; free virtual = 5317
Phase 5 Delay and Skew Optimization | Checksum: 12e09ad78

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 168 ; free virtual = 5317

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13da56eb8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 166 ; free virtual = 5323
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.713  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13e58a0c2

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 166 ; free virtual = 5323
Phase 6 Post Hold Fix | Checksum: 13e58a0c2

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 166 ; free virtual = 5323

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.7201 %
  Global Horizontal Routing Utilization  = 5.61055 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17e36cf4f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 166 ; free virtual = 5323

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17e36cf4f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 166 ; free virtual = 5323

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f48c1a86

Time (s): cpu = 00:01:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 166 ; free virtual = 5317

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.713  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f48c1a86

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 160 ; free virtual = 5317
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 172 ; free virtual = 5329

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:59 . Memory (MB): peak = 3050.668 ; gain = 86.836 ; free physical = 172 ; free virtual = 5329
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3066.676 ; gain = 8.004 ; free physical = 145 ; free virtual = 5330
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3066.676 ; gain = 16.008 ; free physical = 135 ; free virtual = 5332
INFO: [runtcl-4] Executing : report_drc -file tdoa_drc_routed.rpt -pb tdoa_drc_routed.pb -rpx tdoa_drc_routed.rpx
Command: report_drc -file tdoa_drc_routed.rpt -pb tdoa_drc_routed.pb -rpx tdoa_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tdoa_methodology_drc_routed.rpt -pb tdoa_methodology_drc_routed.pb -rpx tdoa_methodology_drc_routed.rpx
Command: report_methodology -file tdoa_methodology_drc_routed.rpt -pb tdoa_methodology_drc_routed.pb -rpx tdoa_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3066.676 ; gain = 0.000 ; free physical = 142 ; free virtual = 5323
INFO: [runtcl-4] Executing : report_power -file tdoa_power_routed.rpt -pb tdoa_power_summary_routed.pb -rpx tdoa_power_routed.rpx
Command: report_power -file tdoa_power_routed.rpt -pb tdoa_power_summary_routed.pb -rpx tdoa_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3066.676 ; gain = 0.000 ; free physical = 134 ; free virtual = 5289
INFO: [runtcl-4] Executing : report_route_status -file tdoa_route_status.rpt -pb tdoa_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file tdoa_timing_summary_routed.rpt -pb tdoa_timing_summary_routed.pb -rpx tdoa_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tdoa_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tdoa_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tdoa_bus_skew_routed.rpt -pb tdoa_bus_skew_routed.pb -rpx tdoa_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri May 19 19:24:23 2023...
#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May 19 19:24:36 2023
# Process ID: 11891
# Current directory: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1
# Command line: vivado -log tdoa.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tdoa.tcl -notrace
# Log file: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa.vdi
# Journal file: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/vivado.jou
# Running On: theo-ubuntu, OS: Linux, CPU Frequency: 2592.000 MHz, CPU Physical cores: 2, Host memory: 8328 MB
#-----------------------------------------------------------
source tdoa.tcl -notrace
Command: open_checkpoint tdoa_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1270.531 ; gain = 0.000 ; free physical = 1849 ; free virtual = 7008
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1662.570 ; gain = 0.000 ; free physical = 1311 ; free virtual = 6477
INFO: [Netlist 29-17] Analyzing 1929 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2327.906 ; gain = 15.938 ; free physical = 682 ; free virtual = 5848
Restored from archive | CPU: 2.200000 secs | Memory: 28.600685 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2327.906 ; gain = 15.938 ; free physical = 682 ; free virtual = 5848
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2327.906 ; gain = 0.000 ; free physical = 684 ; free virtual = 5850
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 895 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 536 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 96 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64M => RAM64M (RAMD64E(x4)): 128 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances
  SRLC32E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 211054534
----- Checksum: PlaceDB: 8039bc0c ShapeSum: f742240a RouteDB: 9989651e 
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2331.906 ; gain = 1061.375 ; free physical = 684 ; free virtual = 5850
INFO: [Memdata 28-167] Found XPM memory block axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axi_fifo_mm_s_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force tdoa.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/theo/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_0/inst/s_hi_im_sq_reg multiplier stage axi_fsk_demod_0/inst/s_hi_im_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_0/inst/s_hi_re_sq_reg multiplier stage axi_fsk_demod_0/inst/s_hi_re_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_0/inst/s_lo_im_sq_reg multiplier stage axi_fsk_demod_0/inst/s_lo_im_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_0/inst/s_lo_re_sq_reg multiplier stage axi_fsk_demod_0/inst/s_lo_re_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_0/inst/sample_last_damped_reg multiplier stage axi_fsk_demod_0/inst/sample_last_damped_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_1/inst/s_hi_im_sq_reg multiplier stage axi_fsk_demod_1/inst/s_hi_im_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_1/inst/s_hi_re_sq_reg multiplier stage axi_fsk_demod_1/inst/s_hi_re_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_1/inst/s_lo_im_sq_reg multiplier stage axi_fsk_demod_1/inst/s_lo_im_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_1/inst/s_lo_re_sq_reg multiplier stage axi_fsk_demod_1/inst/s_lo_re_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_1/inst/sample_last_damped_reg multiplier stage axi_fsk_demod_1/inst/sample_last_damped_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_2/inst/s_hi_im_sq_reg multiplier stage axi_fsk_demod_2/inst/s_hi_im_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_2/inst/s_hi_re_sq_reg multiplier stage axi_fsk_demod_2/inst/s_hi_re_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_2/inst/s_lo_im_sq_reg multiplier stage axi_fsk_demod_2/inst/s_lo_im_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_2/inst/s_lo_re_sq_reg multiplier stage axi_fsk_demod_2/inst/s_lo_re_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_2/inst/sample_last_damped_reg multiplier stage axi_fsk_demod_2/inst/sample_last_damped_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_3/inst/s_hi_im_sq_reg multiplier stage axi_fsk_demod_3/inst/s_hi_im_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_3/inst/s_hi_re_sq_reg multiplier stage axi_fsk_demod_3/inst/s_hi_re_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_3/inst/s_lo_im_sq_reg multiplier stage axi_fsk_demod_3/inst/s_lo_im_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_3/inst/s_lo_re_sq_reg multiplier stage axi_fsk_demod_3/inst/s_lo_re_sq_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP axi_fsk_demod_3/inst/sample_last_damped_reg multiplier stage axi_fsk_demod_3/inst/sample_last_damped_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A1*A5)+(A1*(~A5)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A1*A5)+(A1*(~A5)*(~A3))+((~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 114 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, ps7_0_axi_periph_M01_AXI_AWADDR[31:0], ps7_0_axi_periph_M01_AXI_AWBURST[1:0]... and (the first 15 of 32 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./tdoa.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2837.398 ; gain = 487.648 ; free physical = 593 ; free virtual = 5766
INFO: [Common 17-206] Exiting Vivado at Fri May 19 19:25:36 2023...
