Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 703813088037464fbc6341ca569b479b --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot rx_fsm_tb_behav xil_defaultlib.rx_fsm_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.RX_FSM [rx_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.rx_fsm_tb
Built simulation snapshot rx_fsm_tb_behav
