library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all

entity deco7segV1 is
	Port
	(
		-- Input ports
			SW : in std_logic_vector(3 downto 0);
		-- Output ports
			HEX : out std_logic_vector (6 downto 0)
	);
end deco7segV1;


architecture behavioral of deco7segV1 is


begin
	when SW select
		HEX <=  "1000000" when "0000", --0
				  "1111001" when "0001", --1
				  "0100100" when "0010", --2
				  "0110000" when "0011", --3
				  "0011001" when "0100", --4
				  "1101010" when "0101", --5
				  "0100000" when "0110", --6
				  "1111000" when "0111", --7
				  "0000000" when "1000", --8
				  "0010000" when others; --9
	
end behavioral;
