
*** Running vivado
    with args -log design_1_myip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_0_1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_myip_0_1.tcl -notrace
Command: synth_design -top design_1_myip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8540 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 291.871 ; gain = 81.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_myip_0_1' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/synth/design_1_myip_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXIS' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXIS' (1#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0_S00_AXIS.v:4]
INFO: [Synth 8-638] synthesizing module 'TopLevel_Convolution' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:23]
INFO: [Synth 8-638] synthesizing module 'FifoTesting' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/FifoTesting.v:24]
INFO: [Synth 8-256] done synthesizing module 'FifoTesting' (2#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/FifoTesting.v:24]
INFO: [Synth 8-638] synthesizing module 'Reg' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/Reg.v:23]
INFO: [Synth 8-256] done synthesizing module 'Reg' (3#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/Reg.v:23]
INFO: [Synth 8-638] synthesizing module 'TFlipFlop' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TFlipFlop.v:23]
INFO: [Synth 8-256] done synthesizing module 'TFlipFlop' (4#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TFlipFlop.v:23]
INFO: [Synth 8-638] synthesizing module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/ConvolutionEngine.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_0/synth/mult_gen_0.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_0/synth/mult_gen_0.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (10#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-689] width (1) of port connection 'P' does not match port width (18) of module 'mult_gen_0' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/ConvolutionEngine.v:236]
INFO: [Synth 8-256] done synthesizing module 'ConvolutionEngine' (11#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/ConvolutionEngine.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'P1' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:678]
WARNING: [Synth 8-689] width (8) of port connection 'P2' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:679]
WARNING: [Synth 8-689] width (8) of port connection 'P3' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:680]
WARNING: [Synth 8-689] width (8) of port connection 'P4' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:681]
WARNING: [Synth 8-689] width (8) of port connection 'P5' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:682]
WARNING: [Synth 8-689] width (8) of port connection 'P6' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:683]
WARNING: [Synth 8-689] width (8) of port connection 'P7' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:684]
WARNING: [Synth 8-689] width (8) of port connection 'P8' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:685]
WARNING: [Synth 8-689] width (8) of port connection 'P9' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:686]
WARNING: [Synth 8-689] width (8) of port connection 'P10' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:687]
WARNING: [Synth 8-689] width (8) of port connection 'P11' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:688]
WARNING: [Synth 8-689] width (8) of port connection 'P12' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:689]
WARNING: [Synth 8-689] width (8) of port connection 'P13' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:690]
WARNING: [Synth 8-689] width (8) of port connection 'P14' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:691]
WARNING: [Synth 8-689] width (8) of port connection 'P15' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:692]
WARNING: [Synth 8-689] width (8) of port connection 'P16' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:693]
WARNING: [Synth 8-689] width (8) of port connection 'P17' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:694]
WARNING: [Synth 8-689] width (8) of port connection 'P18' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:695]
WARNING: [Synth 8-689] width (8) of port connection 'P19' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:696]
WARNING: [Synth 8-689] width (8) of port connection 'P20' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:697]
WARNING: [Synth 8-689] width (8) of port connection 'P21' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:698]
WARNING: [Synth 8-689] width (8) of port connection 'P22' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:699]
WARNING: [Synth 8-689] width (8) of port connection 'P23' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:700]
WARNING: [Synth 8-689] width (8) of port connection 'P24' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:701]
WARNING: [Synth 8-689] width (8) of port connection 'P25' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:702]
WARNING: [Synth 8-689] width (8) of port connection 'P26' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:703]
WARNING: [Synth 8-689] width (8) of port connection 'P27' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:704]
WARNING: [Synth 8-689] width (8) of port connection 'P28' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:705]
WARNING: [Synth 8-689] width (8) of port connection 'P29' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:706]
WARNING: [Synth 8-689] width (8) of port connection 'P30' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:707]
WARNING: [Synth 8-689] width (8) of port connection 'P31' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:708]
WARNING: [Synth 8-689] width (8) of port connection 'P32' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:709]
WARNING: [Synth 8-689] width (8) of port connection 'P33' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:710]
WARNING: [Synth 8-689] width (8) of port connection 'P34' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:711]
WARNING: [Synth 8-689] width (8) of port connection 'P35' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:712]
WARNING: [Synth 8-689] width (8) of port connection 'P36' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:713]
WARNING: [Synth 8-689] width (8) of port connection 'P37' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:714]
WARNING: [Synth 8-689] width (8) of port connection 'P38' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:715]
WARNING: [Synth 8-689] width (8) of port connection 'P39' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:716]
WARNING: [Synth 8-689] width (8) of port connection 'P40' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:717]
WARNING: [Synth 8-689] width (8) of port connection 'P41' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:718]
WARNING: [Synth 8-689] width (8) of port connection 'P42' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:719]
WARNING: [Synth 8-689] width (8) of port connection 'P43' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:720]
WARNING: [Synth 8-689] width (8) of port connection 'P44' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:721]
WARNING: [Synth 8-689] width (8) of port connection 'P45' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:722]
WARNING: [Synth 8-689] width (8) of port connection 'P46' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:723]
WARNING: [Synth 8-689] width (8) of port connection 'P47' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:724]
WARNING: [Synth 8-689] width (8) of port connection 'P48' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:725]
WARNING: [Synth 8-689] width (8) of port connection 'P49' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:726]
WARNING: [Synth 8-689] width (8) of port connection 'result' does not match port width (23) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:777]
WARNING: [Synth 8-689] width (8) of port connection 'P1' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:779]
WARNING: [Synth 8-689] width (8) of port connection 'P2' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:780]
WARNING: [Synth 8-689] width (8) of port connection 'P3' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:781]
WARNING: [Synth 8-689] width (8) of port connection 'P4' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:782]
WARNING: [Synth 8-689] width (8) of port connection 'P5' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:783]
WARNING: [Synth 8-689] width (8) of port connection 'P6' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:784]
WARNING: [Synth 8-689] width (8) of port connection 'P7' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:785]
WARNING: [Synth 8-689] width (8) of port connection 'P8' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:786]
WARNING: [Synth 8-689] width (8) of port connection 'P9' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:787]
WARNING: [Synth 8-689] width (8) of port connection 'P10' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:788]
WARNING: [Synth 8-689] width (8) of port connection 'P11' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:789]
WARNING: [Synth 8-689] width (8) of port connection 'P12' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:790]
WARNING: [Synth 8-689] width (8) of port connection 'P13' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:791]
WARNING: [Synth 8-689] width (8) of port connection 'P14' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:792]
WARNING: [Synth 8-689] width (8) of port connection 'P15' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:793]
WARNING: [Synth 8-689] width (8) of port connection 'P16' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:794]
WARNING: [Synth 8-689] width (8) of port connection 'P17' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:795]
WARNING: [Synth 8-689] width (8) of port connection 'P18' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:796]
WARNING: [Synth 8-689] width (8) of port connection 'P19' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:797]
WARNING: [Synth 8-689] width (8) of port connection 'P20' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:798]
WARNING: [Synth 8-689] width (8) of port connection 'P21' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:799]
WARNING: [Synth 8-689] width (8) of port connection 'P22' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:800]
WARNING: [Synth 8-689] width (8) of port connection 'P23' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:801]
WARNING: [Synth 8-689] width (8) of port connection 'P24' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:802]
WARNING: [Synth 8-689] width (8) of port connection 'P25' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:803]
WARNING: [Synth 8-689] width (8) of port connection 'P26' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:804]
WARNING: [Synth 8-689] width (8) of port connection 'P27' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:805]
WARNING: [Synth 8-689] width (8) of port connection 'P28' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:806]
WARNING: [Synth 8-689] width (8) of port connection 'P29' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:807]
WARNING: [Synth 8-689] width (8) of port connection 'P30' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:808]
WARNING: [Synth 8-689] width (8) of port connection 'P31' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:809]
WARNING: [Synth 8-689] width (8) of port connection 'P32' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:810]
WARNING: [Synth 8-689] width (8) of port connection 'P33' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:811]
WARNING: [Synth 8-689] width (8) of port connection 'P34' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:812]
WARNING: [Synth 8-689] width (8) of port connection 'P35' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:813]
WARNING: [Synth 8-689] width (8) of port connection 'P36' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:814]
WARNING: [Synth 8-689] width (8) of port connection 'P37' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:815]
WARNING: [Synth 8-689] width (8) of port connection 'P38' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:816]
WARNING: [Synth 8-689] width (8) of port connection 'P39' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:817]
WARNING: [Synth 8-689] width (8) of port connection 'P40' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:818]
WARNING: [Synth 8-689] width (8) of port connection 'P41' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:819]
WARNING: [Synth 8-689] width (8) of port connection 'P42' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:820]
WARNING: [Synth 8-689] width (8) of port connection 'P43' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:821]
WARNING: [Synth 8-689] width (8) of port connection 'P44' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:822]
WARNING: [Synth 8-689] width (8) of port connection 'P45' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:823]
WARNING: [Synth 8-689] width (8) of port connection 'P46' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:824]
WARNING: [Synth 8-689] width (8) of port connection 'P47' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:825]
WARNING: [Synth 8-689] width (8) of port connection 'P48' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:826]
WARNING: [Synth 8-689] width (8) of port connection 'P49' does not match port width (9) of module 'ConvolutionEngine' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:827]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'Divide' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/Divide.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_1' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_1/synth/mult_gen_1.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_1/synth/mult_gen_1.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_1/synth/mult_gen_1.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_1/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_1/synth/mult_gen_1.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_1' (12#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/src/mult_gen_1/synth/mult_gen_1.vhd:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'intermediate_reg' and it is trimmed from '46' to '8' bits. [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/Divide.v:46]
INFO: [Synth 8-256] done synthesizing module 'Divide' (13#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/Divide.v:23]
INFO: [Synth 8-256] done synthesizing module 'TopLevel_Convolution' (14#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/TopLevel_Convolution.v:23]
INFO: [Synth 8-638] synthesizing module 'FifoBuffer2' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/FifoBuffer2.v:23]
INFO: [Synth 8-256] done synthesizing module 'FifoBuffer2' (15#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/FifoBuffer2.v:23]
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_M00_AXIS' [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0_M00_AXIS.v:4]
WARNING: [Synth 8-3848] Net M_AXIS_TVALID in module/entity myip_v1_0_M00_AXIS does not have driver. [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0_M00_AXIS.v:27]
WARNING: [Synth 8-3848] Net M_AXIS_TLAST in module/entity myip_v1_0_M00_AXIS does not have driver. [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0_M00_AXIS.v:33]
WARNING: [Synth 8-3848] Net M_AXIS_TSOF in module/entity myip_v1_0_M00_AXIS does not have driver. [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0_M00_AXIS.v:37]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_M00_AXIS' (16#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0_M00_AXIS.v:4]
WARNING: [Synth 8-3848] Net m00_axis_tvalid in module/entity myip_v1_0 does not have driver. [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0.v:53]
WARNING: [Synth 8-3848] Net m00_axis_tlast in module/entity myip_v1_0 does not have driver. [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0.v:56]
WARNING: [Synth 8-3848] Net m00_axis_t_sof in module/entity myip_v1_0 does not have driver. [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0.v:58]
WARNING: [Synth 8-3848] Net s00_axis_sof in module/entity myip_v1_0 does not have driver. [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0.v:71]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (17#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/hdl/myip_v1_0.v:4]
WARNING: [Synth 8-350] instance 'inst' of module 'myip_v1_0' requires 19 connections, but only 15 given [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/synth/design_1_myip_0_1.v:111]
INFO: [Synth 8-256] done synthesizing module 'design_1_myip_0_1' (18#1) [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ip/design_1_myip_0_1/synth/design_1_myip_0_1.v:57]
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXIS has unconnected port M_AXIS_TVALID
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXIS has unconnected port M_AXIS_TLAST
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXIS has unconnected port M_AXIS_TSOF
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design myip_v1_0_M00_AXIS has unconnected port M_AXIS_TREADY
WARNING: [Synth 8-3331] design delay_line has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line has unconnected port CE
WARNING: [Synth 8-3331] design delay_line has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized4 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized4 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port CLK
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port CE
WARNING: [Synth 8-3331] design delay_line__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[24]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[23]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[22]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[21]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[20]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[19]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[18]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[17]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[16]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[15]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[14]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[13]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[12]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[11]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[10]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[9]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[8]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[7]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[6]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[5]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[4]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[3]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[2]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[1]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port D_PORT[0]
WARNING: [Synth 8-3331] design dsp__parameterized0 has unconnected port CARRY_IN
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_12_viv__parameterized1 has unconnected port SCLR
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[47]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[46]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[45]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[44]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[43]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[42]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[41]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[40]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[39]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[38]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[37]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[36]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[35]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[34]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[33]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[32]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[31]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[30]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[29]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[28]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[27]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[26]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[25]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[24]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[23]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[22]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[21]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[20]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[19]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[18]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[17]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[16]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[15]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[14]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[13]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[12]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[11]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[10]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[9]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[8]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[7]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[6]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[5]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[4]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[3]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[2]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[1]
WARNING: [Synth 8-3331] design dsp has unconnected port C_PORT[0]
WARNING: [Synth 8-3331] design dsp has unconnected port D_PORT[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 345.922 ; gain = 135.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 345.922 ; gain = 135.883
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/design_1_myip_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/design_1_myip_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.635 . Memory (MB): peak = 660.480 ; gain = 5.207
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 660.480 ; gain = 450.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 660.480 ; gain = 450.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_31. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_34. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_35. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_36. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_37. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_38. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_39. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_40. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_41. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_42. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_43. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_44. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_45. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_46. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_47. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_48. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_49. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Blue/DSP_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_31. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_34. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_35. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_36. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_37. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_38. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_39. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_40. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_41. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_42. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_43. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_44. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_45. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_46. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_47. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_48. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_49. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Green/DSP_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_31. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_32. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_34. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_35. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_36. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_37. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_38. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_39. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_40. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_41. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_42. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_43. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_44. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_45. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_46. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_47. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_48. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_49. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/ConEngine_Red/DSP_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/divide_blue/mult_result. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/divide_green/mult_result. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/ConEng/divide_red/mult_result. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 660.480 ; gain = 450.441
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/FifoTesting.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.srcs/sources_1/bd/design_1/ipshared/f34a/src/FifoBuffer2.v:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 660.480 ; gain = 450.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design design_1_myip_0_1 has port s00_axis_tready driven by constant 1
INFO: [Synth 8-3917] design design_1_myip_0_1 has port m00_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port m00_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port m00_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port m00_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port m00_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port m00_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port m00_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_myip_0_1 has port m00_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[21]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[20]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[19]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[18]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[17]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[16]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[15]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[14]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[13]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[12]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[11]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[10]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[9]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/intermediate_reg[8]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[22]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[21]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[20]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[19]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[18]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[17]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[16]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[15]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[14]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[13]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[12]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[11]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[10]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[9]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Red/result_reg[8]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[21]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[20]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[19]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[18]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[17]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[16]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[15]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[14]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[13]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[12]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[11]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[10]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[9]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/intermediate_reg[8]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[22]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[21]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[20]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[19]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[18]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[17]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[16]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[15]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[14]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[13]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[12]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[11]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[10]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[9]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Green/result_reg[8]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[21]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[20]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[19]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[18]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[17]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[16]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[15]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[14]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[13]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[12]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[11]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[10]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[9]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/intermediate_reg[8]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[22]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[21]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[20]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[19]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[18]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[17]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[16]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[15]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[14]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[13]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[12]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[11]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[10]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[9]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/ConEngine_Blue/result_reg[8]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[45]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[44]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[43]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[42]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[41]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[40]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[39]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[38]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[37]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[36]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[35]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[34]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Synth 8-3332] Sequential element (inst/ConEng/divide_red/multiplication_result_reg[33]) is unused and will be removed from module design_1_myip_0_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 660.480 ; gain = 450.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 684.801 ; gain = 474.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:09 . Memory (MB): peak = 692.586 ; gain = 482.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 718.133 ; gain = 508.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:16 . Memory (MB): peak = 718.133 ; gain = 508.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:17 . Memory (MB): peak = 718.133 ; gain = 508.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 718.133 ; gain = 508.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 718.133 ; gain = 508.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 718.133 ; gain = 508.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 718.133 ; gain = 508.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   762|
|2     |DSP48E1   |   147|
|3     |DSP48E1_1 |     3|
|4     |DSP48E1_2 |     3|
|5     |LUT1      |   277|
|6     |LUT2      |  2732|
|7     |LUT3      |    10|
|8     |LUT4      |    14|
|9     |LUT5      |    10|
|10    |LUT6      |    63|
|11    |RAM32M    |    28|
|12    |SRL16E    |    54|
|13    |FDRE      |  8157|
|14    |FDSE      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 718.133 ; gain = 508.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 718.133 ; gain = 188.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 718.133 ; gain = 508.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 943 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
155 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 718.133 ; gain = 502.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/saina/Desktop/SeniorDesign/Ip_Try1/Ip_Try1.runs/design_1_myip_0_1_synth_1/design_1_myip_0_1.dcp' has been generated.
