
black_box_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e454  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000524  0800e518  0800e518  0000f518  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea3c  0800ea3c  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ea3c  0800ea3c  0000fa3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea44  0800ea44  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea44  0800ea44  0000fa44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ea48  0800ea48  0000fa48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800ea4c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ca8  200001d8  0800ec24  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e80  0800ec24  00010e80  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d115  00000000  00000000  00010200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f92  00000000  00000000  0002d315  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b50  00000000  00000000  000312a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000154e  00000000  00000000  00032df8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000052f6  00000000  00000000  00034346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f3a9  00000000  00000000  0003963c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000994ef  00000000  00000000  000589e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1ed4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007438  00000000  00000000  000f1f18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000f9350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800e4fc 	.word	0x0800e4fc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800e4fc 	.word	0x0800e4fc

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f8b1 	bl	80015a4 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fff5 	bl	800143c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f8a3 	bl	80015a4 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f899 	bl	80015a4 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f81f 	bl	80014c4 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f815 	bl	80014c4 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f806 	bl	80004e8 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__udivmoddi4>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	4657      	mov	r7, sl
 80004ec:	464e      	mov	r6, r9
 80004ee:	4645      	mov	r5, r8
 80004f0:	46de      	mov	lr, fp
 80004f2:	b5e0      	push	{r5, r6, r7, lr}
 80004f4:	0004      	movs	r4, r0
 80004f6:	000d      	movs	r5, r1
 80004f8:	4692      	mov	sl, r2
 80004fa:	4699      	mov	r9, r3
 80004fc:	b083      	sub	sp, #12
 80004fe:	428b      	cmp	r3, r1
 8000500:	d830      	bhi.n	8000564 <__udivmoddi4+0x7c>
 8000502:	d02d      	beq.n	8000560 <__udivmoddi4+0x78>
 8000504:	4649      	mov	r1, r9
 8000506:	4650      	mov	r0, sl
 8000508:	f002 f942 	bl	8002790 <__clzdi2>
 800050c:	0029      	movs	r1, r5
 800050e:	0006      	movs	r6, r0
 8000510:	0020      	movs	r0, r4
 8000512:	f002 f93d 	bl	8002790 <__clzdi2>
 8000516:	1a33      	subs	r3, r6, r0
 8000518:	4698      	mov	r8, r3
 800051a:	3b20      	subs	r3, #32
 800051c:	d434      	bmi.n	8000588 <__udivmoddi4+0xa0>
 800051e:	469b      	mov	fp, r3
 8000520:	4653      	mov	r3, sl
 8000522:	465a      	mov	r2, fp
 8000524:	4093      	lsls	r3, r2
 8000526:	4642      	mov	r2, r8
 8000528:	001f      	movs	r7, r3
 800052a:	4653      	mov	r3, sl
 800052c:	4093      	lsls	r3, r2
 800052e:	001e      	movs	r6, r3
 8000530:	42af      	cmp	r7, r5
 8000532:	d83b      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000534:	42af      	cmp	r7, r5
 8000536:	d100      	bne.n	800053a <__udivmoddi4+0x52>
 8000538:	e079      	b.n	800062e <__udivmoddi4+0x146>
 800053a:	465b      	mov	r3, fp
 800053c:	1ba4      	subs	r4, r4, r6
 800053e:	41bd      	sbcs	r5, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	da00      	bge.n	8000546 <__udivmoddi4+0x5e>
 8000544:	e076      	b.n	8000634 <__udivmoddi4+0x14c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	2301      	movs	r3, #1
 8000550:	465a      	mov	r2, fp
 8000552:	4093      	lsls	r3, r2
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	4642      	mov	r2, r8
 800055a:	4093      	lsls	r3, r2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	e029      	b.n	80005b4 <__udivmoddi4+0xcc>
 8000560:	4282      	cmp	r2, r0
 8000562:	d9cf      	bls.n	8000504 <__udivmoddi4+0x1c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <__udivmoddi4+0x8e>
 8000572:	601c      	str	r4, [r3, #0]
 8000574:	605d      	str	r5, [r3, #4]
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	b003      	add	sp, #12
 800057c:	bcf0      	pop	{r4, r5, r6, r7}
 800057e:	46bb      	mov	fp, r7
 8000580:	46b2      	mov	sl, r6
 8000582:	46a9      	mov	r9, r5
 8000584:	46a0      	mov	r8, r4
 8000586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000588:	4642      	mov	r2, r8
 800058a:	469b      	mov	fp, r3
 800058c:	2320      	movs	r3, #32
 800058e:	1a9b      	subs	r3, r3, r2
 8000590:	4652      	mov	r2, sl
 8000592:	40da      	lsrs	r2, r3
 8000594:	4641      	mov	r1, r8
 8000596:	0013      	movs	r3, r2
 8000598:	464a      	mov	r2, r9
 800059a:	408a      	lsls	r2, r1
 800059c:	0017      	movs	r7, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	431f      	orrs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d9c3      	bls.n	8000534 <__udivmoddi4+0x4c>
 80005ac:	2200      	movs	r2, #0
 80005ae:	2300      	movs	r3, #0
 80005b0:	9200      	str	r2, [sp, #0]
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	4643      	mov	r3, r8
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0d8      	beq.n	800056c <__udivmoddi4+0x84>
 80005ba:	07fb      	lsls	r3, r7, #31
 80005bc:	0872      	lsrs	r2, r6, #1
 80005be:	431a      	orrs	r2, r3
 80005c0:	4646      	mov	r6, r8
 80005c2:	087b      	lsrs	r3, r7, #1
 80005c4:	e00e      	b.n	80005e4 <__udivmoddi4+0xfc>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d101      	bne.n	80005ce <__udivmoddi4+0xe6>
 80005ca:	42a2      	cmp	r2, r4
 80005cc:	d80c      	bhi.n	80005e8 <__udivmoddi4+0x100>
 80005ce:	1aa4      	subs	r4, r4, r2
 80005d0:	419d      	sbcs	r5, r3
 80005d2:	2001      	movs	r0, #1
 80005d4:	1924      	adds	r4, r4, r4
 80005d6:	416d      	adcs	r5, r5
 80005d8:	2100      	movs	r1, #0
 80005da:	3e01      	subs	r6, #1
 80005dc:	1824      	adds	r4, r4, r0
 80005de:	414d      	adcs	r5, r1
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d006      	beq.n	80005f2 <__udivmoddi4+0x10a>
 80005e4:	42ab      	cmp	r3, r5
 80005e6:	d9ee      	bls.n	80005c6 <__udivmoddi4+0xde>
 80005e8:	3e01      	subs	r6, #1
 80005ea:	1924      	adds	r4, r4, r4
 80005ec:	416d      	adcs	r5, r5
 80005ee:	2e00      	cmp	r6, #0
 80005f0:	d1f8      	bne.n	80005e4 <__udivmoddi4+0xfc>
 80005f2:	9800      	ldr	r0, [sp, #0]
 80005f4:	9901      	ldr	r1, [sp, #4]
 80005f6:	465b      	mov	r3, fp
 80005f8:	1900      	adds	r0, r0, r4
 80005fa:	4169      	adcs	r1, r5
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	db24      	blt.n	800064a <__udivmoddi4+0x162>
 8000600:	002b      	movs	r3, r5
 8000602:	465a      	mov	r2, fp
 8000604:	4644      	mov	r4, r8
 8000606:	40d3      	lsrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	db2a      	blt.n	800066c <__udivmoddi4+0x184>
 8000616:	0026      	movs	r6, r4
 8000618:	409e      	lsls	r6, r3
 800061a:	0033      	movs	r3, r6
 800061c:	0026      	movs	r6, r4
 800061e:	4647      	mov	r7, r8
 8000620:	40be      	lsls	r6, r7
 8000622:	0032      	movs	r2, r6
 8000624:	1a80      	subs	r0, r0, r2
 8000626:	4199      	sbcs	r1, r3
 8000628:	9000      	str	r0, [sp, #0]
 800062a:	9101      	str	r1, [sp, #4]
 800062c:	e79e      	b.n	800056c <__udivmoddi4+0x84>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d8bc      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000632:	e782      	b.n	800053a <__udivmoddi4+0x52>
 8000634:	4642      	mov	r2, r8
 8000636:	2320      	movs	r3, #32
 8000638:	2100      	movs	r1, #0
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	2200      	movs	r2, #0
 800063e:	9100      	str	r1, [sp, #0]
 8000640:	9201      	str	r2, [sp, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	40da      	lsrs	r2, r3
 8000646:	9201      	str	r2, [sp, #4]
 8000648:	e785      	b.n	8000556 <__udivmoddi4+0x6e>
 800064a:	4642      	mov	r2, r8
 800064c:	2320      	movs	r3, #32
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	002a      	movs	r2, r5
 8000652:	4646      	mov	r6, r8
 8000654:	409a      	lsls	r2, r3
 8000656:	0023      	movs	r3, r4
 8000658:	40f3      	lsrs	r3, r6
 800065a:	4644      	mov	r4, r8
 800065c:	4313      	orrs	r3, r2
 800065e:	002a      	movs	r2, r5
 8000660:	40e2      	lsrs	r2, r4
 8000662:	001c      	movs	r4, r3
 8000664:	465b      	mov	r3, fp
 8000666:	0015      	movs	r5, r2
 8000668:	2b00      	cmp	r3, #0
 800066a:	dad4      	bge.n	8000616 <__udivmoddi4+0x12e>
 800066c:	4642      	mov	r2, r8
 800066e:	002f      	movs	r7, r5
 8000670:	2320      	movs	r3, #32
 8000672:	0026      	movs	r6, r4
 8000674:	4097      	lsls	r7, r2
 8000676:	1a9b      	subs	r3, r3, r2
 8000678:	40de      	lsrs	r6, r3
 800067a:	003b      	movs	r3, r7
 800067c:	4333      	orrs	r3, r6
 800067e:	e7cd      	b.n	800061c <__udivmoddi4+0x134>

08000680 <__aeabi_dadd>:
 8000680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000682:	464f      	mov	r7, r9
 8000684:	4646      	mov	r6, r8
 8000686:	46d6      	mov	lr, sl
 8000688:	b5c0      	push	{r6, r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	9000      	str	r0, [sp, #0]
 800068e:	9101      	str	r1, [sp, #4]
 8000690:	030e      	lsls	r6, r1, #12
 8000692:	004c      	lsls	r4, r1, #1
 8000694:	0fcd      	lsrs	r5, r1, #31
 8000696:	0a71      	lsrs	r1, r6, #9
 8000698:	9e00      	ldr	r6, [sp, #0]
 800069a:	005f      	lsls	r7, r3, #1
 800069c:	0f76      	lsrs	r6, r6, #29
 800069e:	430e      	orrs	r6, r1
 80006a0:	9900      	ldr	r1, [sp, #0]
 80006a2:	9200      	str	r2, [sp, #0]
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	00c9      	lsls	r1, r1, #3
 80006a8:	4689      	mov	r9, r1
 80006aa:	0319      	lsls	r1, r3, #12
 80006ac:	0d7b      	lsrs	r3, r7, #21
 80006ae:	4698      	mov	r8, r3
 80006b0:	9b01      	ldr	r3, [sp, #4]
 80006b2:	0a49      	lsrs	r1, r1, #9
 80006b4:	0fdb      	lsrs	r3, r3, #31
 80006b6:	469c      	mov	ip, r3
 80006b8:	9b00      	ldr	r3, [sp, #0]
 80006ba:	9a00      	ldr	r2, [sp, #0]
 80006bc:	0f5b      	lsrs	r3, r3, #29
 80006be:	430b      	orrs	r3, r1
 80006c0:	4641      	mov	r1, r8
 80006c2:	0d64      	lsrs	r4, r4, #21
 80006c4:	00d2      	lsls	r2, r2, #3
 80006c6:	1a61      	subs	r1, r4, r1
 80006c8:	4565      	cmp	r5, ip
 80006ca:	d100      	bne.n	80006ce <__aeabi_dadd+0x4e>
 80006cc:	e0a6      	b.n	800081c <__aeabi_dadd+0x19c>
 80006ce:	2900      	cmp	r1, #0
 80006d0:	dd72      	ble.n	80007b8 <__aeabi_dadd+0x138>
 80006d2:	4647      	mov	r7, r8
 80006d4:	2f00      	cmp	r7, #0
 80006d6:	d100      	bne.n	80006da <__aeabi_dadd+0x5a>
 80006d8:	e0dd      	b.n	8000896 <__aeabi_dadd+0x216>
 80006da:	4fcc      	ldr	r7, [pc, #816]	@ (8000a0c <__aeabi_dadd+0x38c>)
 80006dc:	42bc      	cmp	r4, r7
 80006de:	d100      	bne.n	80006e2 <__aeabi_dadd+0x62>
 80006e0:	e19a      	b.n	8000a18 <__aeabi_dadd+0x398>
 80006e2:	2701      	movs	r7, #1
 80006e4:	2938      	cmp	r1, #56	@ 0x38
 80006e6:	dc17      	bgt.n	8000718 <__aeabi_dadd+0x98>
 80006e8:	2780      	movs	r7, #128	@ 0x80
 80006ea:	043f      	lsls	r7, r7, #16
 80006ec:	433b      	orrs	r3, r7
 80006ee:	291f      	cmp	r1, #31
 80006f0:	dd00      	ble.n	80006f4 <__aeabi_dadd+0x74>
 80006f2:	e1dd      	b.n	8000ab0 <__aeabi_dadd+0x430>
 80006f4:	2720      	movs	r7, #32
 80006f6:	1a78      	subs	r0, r7, r1
 80006f8:	001f      	movs	r7, r3
 80006fa:	4087      	lsls	r7, r0
 80006fc:	46ba      	mov	sl, r7
 80006fe:	0017      	movs	r7, r2
 8000700:	40cf      	lsrs	r7, r1
 8000702:	4684      	mov	ip, r0
 8000704:	0038      	movs	r0, r7
 8000706:	4657      	mov	r7, sl
 8000708:	4307      	orrs	r7, r0
 800070a:	4660      	mov	r0, ip
 800070c:	4082      	lsls	r2, r0
 800070e:	40cb      	lsrs	r3, r1
 8000710:	1e50      	subs	r0, r2, #1
 8000712:	4182      	sbcs	r2, r0
 8000714:	1af6      	subs	r6, r6, r3
 8000716:	4317      	orrs	r7, r2
 8000718:	464b      	mov	r3, r9
 800071a:	1bdf      	subs	r7, r3, r7
 800071c:	45b9      	cmp	r9, r7
 800071e:	4180      	sbcs	r0, r0
 8000720:	4240      	negs	r0, r0
 8000722:	1a36      	subs	r6, r6, r0
 8000724:	0233      	lsls	r3, r6, #8
 8000726:	d400      	bmi.n	800072a <__aeabi_dadd+0xaa>
 8000728:	e0ff      	b.n	800092a <__aeabi_dadd+0x2aa>
 800072a:	0276      	lsls	r6, r6, #9
 800072c:	0a76      	lsrs	r6, r6, #9
 800072e:	2e00      	cmp	r6, #0
 8000730:	d100      	bne.n	8000734 <__aeabi_dadd+0xb4>
 8000732:	e13c      	b.n	80009ae <__aeabi_dadd+0x32e>
 8000734:	0030      	movs	r0, r6
 8000736:	f002 f80d 	bl	8002754 <__clzsi2>
 800073a:	0003      	movs	r3, r0
 800073c:	3b08      	subs	r3, #8
 800073e:	2120      	movs	r1, #32
 8000740:	0038      	movs	r0, r7
 8000742:	1aca      	subs	r2, r1, r3
 8000744:	40d0      	lsrs	r0, r2
 8000746:	409e      	lsls	r6, r3
 8000748:	0002      	movs	r2, r0
 800074a:	409f      	lsls	r7, r3
 800074c:	4332      	orrs	r2, r6
 800074e:	429c      	cmp	r4, r3
 8000750:	dd00      	ble.n	8000754 <__aeabi_dadd+0xd4>
 8000752:	e1a6      	b.n	8000aa2 <__aeabi_dadd+0x422>
 8000754:	1b18      	subs	r0, r3, r4
 8000756:	3001      	adds	r0, #1
 8000758:	1a09      	subs	r1, r1, r0
 800075a:	003e      	movs	r6, r7
 800075c:	408f      	lsls	r7, r1
 800075e:	40c6      	lsrs	r6, r0
 8000760:	1e7b      	subs	r3, r7, #1
 8000762:	419f      	sbcs	r7, r3
 8000764:	0013      	movs	r3, r2
 8000766:	408b      	lsls	r3, r1
 8000768:	4337      	orrs	r7, r6
 800076a:	431f      	orrs	r7, r3
 800076c:	40c2      	lsrs	r2, r0
 800076e:	003b      	movs	r3, r7
 8000770:	0016      	movs	r6, r2
 8000772:	2400      	movs	r4, #0
 8000774:	4313      	orrs	r3, r2
 8000776:	d100      	bne.n	800077a <__aeabi_dadd+0xfa>
 8000778:	e1df      	b.n	8000b3a <__aeabi_dadd+0x4ba>
 800077a:	077b      	lsls	r3, r7, #29
 800077c:	d100      	bne.n	8000780 <__aeabi_dadd+0x100>
 800077e:	e332      	b.n	8000de6 <__aeabi_dadd+0x766>
 8000780:	230f      	movs	r3, #15
 8000782:	003a      	movs	r2, r7
 8000784:	403b      	ands	r3, r7
 8000786:	2b04      	cmp	r3, #4
 8000788:	d004      	beq.n	8000794 <__aeabi_dadd+0x114>
 800078a:	1d3a      	adds	r2, r7, #4
 800078c:	42ba      	cmp	r2, r7
 800078e:	41bf      	sbcs	r7, r7
 8000790:	427f      	negs	r7, r7
 8000792:	19f6      	adds	r6, r6, r7
 8000794:	0233      	lsls	r3, r6, #8
 8000796:	d400      	bmi.n	800079a <__aeabi_dadd+0x11a>
 8000798:	e323      	b.n	8000de2 <__aeabi_dadd+0x762>
 800079a:	4b9c      	ldr	r3, [pc, #624]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800079c:	3401      	adds	r4, #1
 800079e:	429c      	cmp	r4, r3
 80007a0:	d100      	bne.n	80007a4 <__aeabi_dadd+0x124>
 80007a2:	e0b4      	b.n	800090e <__aeabi_dadd+0x28e>
 80007a4:	4b9a      	ldr	r3, [pc, #616]	@ (8000a10 <__aeabi_dadd+0x390>)
 80007a6:	0564      	lsls	r4, r4, #21
 80007a8:	401e      	ands	r6, r3
 80007aa:	0d64      	lsrs	r4, r4, #21
 80007ac:	0777      	lsls	r7, r6, #29
 80007ae:	08d2      	lsrs	r2, r2, #3
 80007b0:	0276      	lsls	r6, r6, #9
 80007b2:	4317      	orrs	r7, r2
 80007b4:	0b36      	lsrs	r6, r6, #12
 80007b6:	e0ac      	b.n	8000912 <__aeabi_dadd+0x292>
 80007b8:	2900      	cmp	r1, #0
 80007ba:	d100      	bne.n	80007be <__aeabi_dadd+0x13e>
 80007bc:	e07e      	b.n	80008bc <__aeabi_dadd+0x23c>
 80007be:	4641      	mov	r1, r8
 80007c0:	1b09      	subs	r1, r1, r4
 80007c2:	2c00      	cmp	r4, #0
 80007c4:	d000      	beq.n	80007c8 <__aeabi_dadd+0x148>
 80007c6:	e160      	b.n	8000a8a <__aeabi_dadd+0x40a>
 80007c8:	0034      	movs	r4, r6
 80007ca:	4648      	mov	r0, r9
 80007cc:	4304      	orrs	r4, r0
 80007ce:	d100      	bne.n	80007d2 <__aeabi_dadd+0x152>
 80007d0:	e1c9      	b.n	8000b66 <__aeabi_dadd+0x4e6>
 80007d2:	1e4c      	subs	r4, r1, #1
 80007d4:	2901      	cmp	r1, #1
 80007d6:	d100      	bne.n	80007da <__aeabi_dadd+0x15a>
 80007d8:	e22e      	b.n	8000c38 <__aeabi_dadd+0x5b8>
 80007da:	4d8c      	ldr	r5, [pc, #560]	@ (8000a0c <__aeabi_dadd+0x38c>)
 80007dc:	42a9      	cmp	r1, r5
 80007de:	d100      	bne.n	80007e2 <__aeabi_dadd+0x162>
 80007e0:	e224      	b.n	8000c2c <__aeabi_dadd+0x5ac>
 80007e2:	2701      	movs	r7, #1
 80007e4:	2c38      	cmp	r4, #56	@ 0x38
 80007e6:	dc11      	bgt.n	800080c <__aeabi_dadd+0x18c>
 80007e8:	0021      	movs	r1, r4
 80007ea:	291f      	cmp	r1, #31
 80007ec:	dd00      	ble.n	80007f0 <__aeabi_dadd+0x170>
 80007ee:	e20b      	b.n	8000c08 <__aeabi_dadd+0x588>
 80007f0:	2420      	movs	r4, #32
 80007f2:	0037      	movs	r7, r6
 80007f4:	4648      	mov	r0, r9
 80007f6:	1a64      	subs	r4, r4, r1
 80007f8:	40a7      	lsls	r7, r4
 80007fa:	40c8      	lsrs	r0, r1
 80007fc:	4307      	orrs	r7, r0
 80007fe:	4648      	mov	r0, r9
 8000800:	40a0      	lsls	r0, r4
 8000802:	40ce      	lsrs	r6, r1
 8000804:	1e44      	subs	r4, r0, #1
 8000806:	41a0      	sbcs	r0, r4
 8000808:	1b9b      	subs	r3, r3, r6
 800080a:	4307      	orrs	r7, r0
 800080c:	1bd7      	subs	r7, r2, r7
 800080e:	42ba      	cmp	r2, r7
 8000810:	4192      	sbcs	r2, r2
 8000812:	4252      	negs	r2, r2
 8000814:	4665      	mov	r5, ip
 8000816:	4644      	mov	r4, r8
 8000818:	1a9e      	subs	r6, r3, r2
 800081a:	e783      	b.n	8000724 <__aeabi_dadd+0xa4>
 800081c:	2900      	cmp	r1, #0
 800081e:	dc00      	bgt.n	8000822 <__aeabi_dadd+0x1a2>
 8000820:	e09c      	b.n	800095c <__aeabi_dadd+0x2dc>
 8000822:	4647      	mov	r7, r8
 8000824:	2f00      	cmp	r7, #0
 8000826:	d167      	bne.n	80008f8 <__aeabi_dadd+0x278>
 8000828:	001f      	movs	r7, r3
 800082a:	4317      	orrs	r7, r2
 800082c:	d100      	bne.n	8000830 <__aeabi_dadd+0x1b0>
 800082e:	e0e4      	b.n	80009fa <__aeabi_dadd+0x37a>
 8000830:	1e48      	subs	r0, r1, #1
 8000832:	2901      	cmp	r1, #1
 8000834:	d100      	bne.n	8000838 <__aeabi_dadd+0x1b8>
 8000836:	e19b      	b.n	8000b70 <__aeabi_dadd+0x4f0>
 8000838:	4f74      	ldr	r7, [pc, #464]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800083a:	42b9      	cmp	r1, r7
 800083c:	d100      	bne.n	8000840 <__aeabi_dadd+0x1c0>
 800083e:	e0eb      	b.n	8000a18 <__aeabi_dadd+0x398>
 8000840:	2701      	movs	r7, #1
 8000842:	0001      	movs	r1, r0
 8000844:	2838      	cmp	r0, #56	@ 0x38
 8000846:	dc11      	bgt.n	800086c <__aeabi_dadd+0x1ec>
 8000848:	291f      	cmp	r1, #31
 800084a:	dd00      	ble.n	800084e <__aeabi_dadd+0x1ce>
 800084c:	e1c7      	b.n	8000bde <__aeabi_dadd+0x55e>
 800084e:	2720      	movs	r7, #32
 8000850:	1a78      	subs	r0, r7, r1
 8000852:	001f      	movs	r7, r3
 8000854:	4684      	mov	ip, r0
 8000856:	4087      	lsls	r7, r0
 8000858:	0010      	movs	r0, r2
 800085a:	40c8      	lsrs	r0, r1
 800085c:	4307      	orrs	r7, r0
 800085e:	4660      	mov	r0, ip
 8000860:	4082      	lsls	r2, r0
 8000862:	40cb      	lsrs	r3, r1
 8000864:	1e50      	subs	r0, r2, #1
 8000866:	4182      	sbcs	r2, r0
 8000868:	18f6      	adds	r6, r6, r3
 800086a:	4317      	orrs	r7, r2
 800086c:	444f      	add	r7, r9
 800086e:	454f      	cmp	r7, r9
 8000870:	4180      	sbcs	r0, r0
 8000872:	4240      	negs	r0, r0
 8000874:	1836      	adds	r6, r6, r0
 8000876:	0233      	lsls	r3, r6, #8
 8000878:	d557      	bpl.n	800092a <__aeabi_dadd+0x2aa>
 800087a:	4b64      	ldr	r3, [pc, #400]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800087c:	3401      	adds	r4, #1
 800087e:	429c      	cmp	r4, r3
 8000880:	d045      	beq.n	800090e <__aeabi_dadd+0x28e>
 8000882:	2101      	movs	r1, #1
 8000884:	4b62      	ldr	r3, [pc, #392]	@ (8000a10 <__aeabi_dadd+0x390>)
 8000886:	087a      	lsrs	r2, r7, #1
 8000888:	401e      	ands	r6, r3
 800088a:	4039      	ands	r1, r7
 800088c:	430a      	orrs	r2, r1
 800088e:	07f7      	lsls	r7, r6, #31
 8000890:	4317      	orrs	r7, r2
 8000892:	0876      	lsrs	r6, r6, #1
 8000894:	e771      	b.n	800077a <__aeabi_dadd+0xfa>
 8000896:	001f      	movs	r7, r3
 8000898:	4317      	orrs	r7, r2
 800089a:	d100      	bne.n	800089e <__aeabi_dadd+0x21e>
 800089c:	e0ad      	b.n	80009fa <__aeabi_dadd+0x37a>
 800089e:	1e4f      	subs	r7, r1, #1
 80008a0:	46bc      	mov	ip, r7
 80008a2:	2901      	cmp	r1, #1
 80008a4:	d100      	bne.n	80008a8 <__aeabi_dadd+0x228>
 80008a6:	e182      	b.n	8000bae <__aeabi_dadd+0x52e>
 80008a8:	4f58      	ldr	r7, [pc, #352]	@ (8000a0c <__aeabi_dadd+0x38c>)
 80008aa:	42b9      	cmp	r1, r7
 80008ac:	d100      	bne.n	80008b0 <__aeabi_dadd+0x230>
 80008ae:	e190      	b.n	8000bd2 <__aeabi_dadd+0x552>
 80008b0:	4661      	mov	r1, ip
 80008b2:	2701      	movs	r7, #1
 80008b4:	2938      	cmp	r1, #56	@ 0x38
 80008b6:	dd00      	ble.n	80008ba <__aeabi_dadd+0x23a>
 80008b8:	e72e      	b.n	8000718 <__aeabi_dadd+0x98>
 80008ba:	e718      	b.n	80006ee <__aeabi_dadd+0x6e>
 80008bc:	4f55      	ldr	r7, [pc, #340]	@ (8000a14 <__aeabi_dadd+0x394>)
 80008be:	1c61      	adds	r1, r4, #1
 80008c0:	4239      	tst	r1, r7
 80008c2:	d000      	beq.n	80008c6 <__aeabi_dadd+0x246>
 80008c4:	e0d0      	b.n	8000a68 <__aeabi_dadd+0x3e8>
 80008c6:	0031      	movs	r1, r6
 80008c8:	4648      	mov	r0, r9
 80008ca:	001f      	movs	r7, r3
 80008cc:	4301      	orrs	r1, r0
 80008ce:	4317      	orrs	r7, r2
 80008d0:	2c00      	cmp	r4, #0
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x256>
 80008d4:	e13d      	b.n	8000b52 <__aeabi_dadd+0x4d2>
 80008d6:	2900      	cmp	r1, #0
 80008d8:	d100      	bne.n	80008dc <__aeabi_dadd+0x25c>
 80008da:	e1bc      	b.n	8000c56 <__aeabi_dadd+0x5d6>
 80008dc:	2f00      	cmp	r7, #0
 80008de:	d000      	beq.n	80008e2 <__aeabi_dadd+0x262>
 80008e0:	e1bf      	b.n	8000c62 <__aeabi_dadd+0x5e2>
 80008e2:	464b      	mov	r3, r9
 80008e4:	2100      	movs	r1, #0
 80008e6:	08d8      	lsrs	r0, r3, #3
 80008e8:	0777      	lsls	r7, r6, #29
 80008ea:	4307      	orrs	r7, r0
 80008ec:	08f0      	lsrs	r0, r6, #3
 80008ee:	0306      	lsls	r6, r0, #12
 80008f0:	054c      	lsls	r4, r1, #21
 80008f2:	0b36      	lsrs	r6, r6, #12
 80008f4:	0d64      	lsrs	r4, r4, #21
 80008f6:	e00c      	b.n	8000912 <__aeabi_dadd+0x292>
 80008f8:	4f44      	ldr	r7, [pc, #272]	@ (8000a0c <__aeabi_dadd+0x38c>)
 80008fa:	42bc      	cmp	r4, r7
 80008fc:	d100      	bne.n	8000900 <__aeabi_dadd+0x280>
 80008fe:	e08b      	b.n	8000a18 <__aeabi_dadd+0x398>
 8000900:	2701      	movs	r7, #1
 8000902:	2938      	cmp	r1, #56	@ 0x38
 8000904:	dcb2      	bgt.n	800086c <__aeabi_dadd+0x1ec>
 8000906:	2780      	movs	r7, #128	@ 0x80
 8000908:	043f      	lsls	r7, r7, #16
 800090a:	433b      	orrs	r3, r7
 800090c:	e79c      	b.n	8000848 <__aeabi_dadd+0x1c8>
 800090e:	2600      	movs	r6, #0
 8000910:	2700      	movs	r7, #0
 8000912:	0524      	lsls	r4, r4, #20
 8000914:	4334      	orrs	r4, r6
 8000916:	07ed      	lsls	r5, r5, #31
 8000918:	432c      	orrs	r4, r5
 800091a:	0038      	movs	r0, r7
 800091c:	0021      	movs	r1, r4
 800091e:	b002      	add	sp, #8
 8000920:	bce0      	pop	{r5, r6, r7}
 8000922:	46ba      	mov	sl, r7
 8000924:	46b1      	mov	r9, r6
 8000926:	46a8      	mov	r8, r5
 8000928:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800092a:	077b      	lsls	r3, r7, #29
 800092c:	d004      	beq.n	8000938 <__aeabi_dadd+0x2b8>
 800092e:	230f      	movs	r3, #15
 8000930:	403b      	ands	r3, r7
 8000932:	2b04      	cmp	r3, #4
 8000934:	d000      	beq.n	8000938 <__aeabi_dadd+0x2b8>
 8000936:	e728      	b.n	800078a <__aeabi_dadd+0x10a>
 8000938:	08f8      	lsrs	r0, r7, #3
 800093a:	4b34      	ldr	r3, [pc, #208]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800093c:	0777      	lsls	r7, r6, #29
 800093e:	4307      	orrs	r7, r0
 8000940:	08f0      	lsrs	r0, r6, #3
 8000942:	429c      	cmp	r4, r3
 8000944:	d000      	beq.n	8000948 <__aeabi_dadd+0x2c8>
 8000946:	e24a      	b.n	8000dde <__aeabi_dadd+0x75e>
 8000948:	003b      	movs	r3, r7
 800094a:	4303      	orrs	r3, r0
 800094c:	d059      	beq.n	8000a02 <__aeabi_dadd+0x382>
 800094e:	2680      	movs	r6, #128	@ 0x80
 8000950:	0336      	lsls	r6, r6, #12
 8000952:	4306      	orrs	r6, r0
 8000954:	0336      	lsls	r6, r6, #12
 8000956:	4c2d      	ldr	r4, [pc, #180]	@ (8000a0c <__aeabi_dadd+0x38c>)
 8000958:	0b36      	lsrs	r6, r6, #12
 800095a:	e7da      	b.n	8000912 <__aeabi_dadd+0x292>
 800095c:	2900      	cmp	r1, #0
 800095e:	d061      	beq.n	8000a24 <__aeabi_dadd+0x3a4>
 8000960:	4641      	mov	r1, r8
 8000962:	1b09      	subs	r1, r1, r4
 8000964:	2c00      	cmp	r4, #0
 8000966:	d100      	bne.n	800096a <__aeabi_dadd+0x2ea>
 8000968:	e0b9      	b.n	8000ade <__aeabi_dadd+0x45e>
 800096a:	4c28      	ldr	r4, [pc, #160]	@ (8000a0c <__aeabi_dadd+0x38c>)
 800096c:	45a0      	cmp	r8, r4
 800096e:	d100      	bne.n	8000972 <__aeabi_dadd+0x2f2>
 8000970:	e1a5      	b.n	8000cbe <__aeabi_dadd+0x63e>
 8000972:	2701      	movs	r7, #1
 8000974:	2938      	cmp	r1, #56	@ 0x38
 8000976:	dc13      	bgt.n	80009a0 <__aeabi_dadd+0x320>
 8000978:	2480      	movs	r4, #128	@ 0x80
 800097a:	0424      	lsls	r4, r4, #16
 800097c:	4326      	orrs	r6, r4
 800097e:	291f      	cmp	r1, #31
 8000980:	dd00      	ble.n	8000984 <__aeabi_dadd+0x304>
 8000982:	e1c8      	b.n	8000d16 <__aeabi_dadd+0x696>
 8000984:	2420      	movs	r4, #32
 8000986:	0037      	movs	r7, r6
 8000988:	4648      	mov	r0, r9
 800098a:	1a64      	subs	r4, r4, r1
 800098c:	40a7      	lsls	r7, r4
 800098e:	40c8      	lsrs	r0, r1
 8000990:	4307      	orrs	r7, r0
 8000992:	4648      	mov	r0, r9
 8000994:	40a0      	lsls	r0, r4
 8000996:	40ce      	lsrs	r6, r1
 8000998:	1e44      	subs	r4, r0, #1
 800099a:	41a0      	sbcs	r0, r4
 800099c:	199b      	adds	r3, r3, r6
 800099e:	4307      	orrs	r7, r0
 80009a0:	18bf      	adds	r7, r7, r2
 80009a2:	4297      	cmp	r7, r2
 80009a4:	4192      	sbcs	r2, r2
 80009a6:	4252      	negs	r2, r2
 80009a8:	4644      	mov	r4, r8
 80009aa:	18d6      	adds	r6, r2, r3
 80009ac:	e763      	b.n	8000876 <__aeabi_dadd+0x1f6>
 80009ae:	0038      	movs	r0, r7
 80009b0:	f001 fed0 	bl	8002754 <__clzsi2>
 80009b4:	0003      	movs	r3, r0
 80009b6:	3318      	adds	r3, #24
 80009b8:	2b1f      	cmp	r3, #31
 80009ba:	dc00      	bgt.n	80009be <__aeabi_dadd+0x33e>
 80009bc:	e6bf      	b.n	800073e <__aeabi_dadd+0xbe>
 80009be:	003a      	movs	r2, r7
 80009c0:	3808      	subs	r0, #8
 80009c2:	4082      	lsls	r2, r0
 80009c4:	429c      	cmp	r4, r3
 80009c6:	dd00      	ble.n	80009ca <__aeabi_dadd+0x34a>
 80009c8:	e083      	b.n	8000ad2 <__aeabi_dadd+0x452>
 80009ca:	1b1b      	subs	r3, r3, r4
 80009cc:	1c58      	adds	r0, r3, #1
 80009ce:	281f      	cmp	r0, #31
 80009d0:	dc00      	bgt.n	80009d4 <__aeabi_dadd+0x354>
 80009d2:	e1b4      	b.n	8000d3e <__aeabi_dadd+0x6be>
 80009d4:	0017      	movs	r7, r2
 80009d6:	3b1f      	subs	r3, #31
 80009d8:	40df      	lsrs	r7, r3
 80009da:	2820      	cmp	r0, #32
 80009dc:	d005      	beq.n	80009ea <__aeabi_dadd+0x36a>
 80009de:	2340      	movs	r3, #64	@ 0x40
 80009e0:	1a1b      	subs	r3, r3, r0
 80009e2:	409a      	lsls	r2, r3
 80009e4:	1e53      	subs	r3, r2, #1
 80009e6:	419a      	sbcs	r2, r3
 80009e8:	4317      	orrs	r7, r2
 80009ea:	2400      	movs	r4, #0
 80009ec:	2f00      	cmp	r7, #0
 80009ee:	d00a      	beq.n	8000a06 <__aeabi_dadd+0x386>
 80009f0:	077b      	lsls	r3, r7, #29
 80009f2:	d000      	beq.n	80009f6 <__aeabi_dadd+0x376>
 80009f4:	e6c4      	b.n	8000780 <__aeabi_dadd+0x100>
 80009f6:	0026      	movs	r6, r4
 80009f8:	e79e      	b.n	8000938 <__aeabi_dadd+0x2b8>
 80009fa:	464b      	mov	r3, r9
 80009fc:	000c      	movs	r4, r1
 80009fe:	08d8      	lsrs	r0, r3, #3
 8000a00:	e79b      	b.n	800093a <__aeabi_dadd+0x2ba>
 8000a02:	2700      	movs	r7, #0
 8000a04:	4c01      	ldr	r4, [pc, #4]	@ (8000a0c <__aeabi_dadd+0x38c>)
 8000a06:	2600      	movs	r6, #0
 8000a08:	e783      	b.n	8000912 <__aeabi_dadd+0x292>
 8000a0a:	46c0      	nop			@ (mov r8, r8)
 8000a0c:	000007ff 	.word	0x000007ff
 8000a10:	ff7fffff 	.word	0xff7fffff
 8000a14:	000007fe 	.word	0x000007fe
 8000a18:	464b      	mov	r3, r9
 8000a1a:	0777      	lsls	r7, r6, #29
 8000a1c:	08d8      	lsrs	r0, r3, #3
 8000a1e:	4307      	orrs	r7, r0
 8000a20:	08f0      	lsrs	r0, r6, #3
 8000a22:	e791      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000a24:	4fcd      	ldr	r7, [pc, #820]	@ (8000d5c <__aeabi_dadd+0x6dc>)
 8000a26:	1c61      	adds	r1, r4, #1
 8000a28:	4239      	tst	r1, r7
 8000a2a:	d16b      	bne.n	8000b04 <__aeabi_dadd+0x484>
 8000a2c:	0031      	movs	r1, r6
 8000a2e:	4648      	mov	r0, r9
 8000a30:	4301      	orrs	r1, r0
 8000a32:	2c00      	cmp	r4, #0
 8000a34:	d000      	beq.n	8000a38 <__aeabi_dadd+0x3b8>
 8000a36:	e14b      	b.n	8000cd0 <__aeabi_dadd+0x650>
 8000a38:	001f      	movs	r7, r3
 8000a3a:	4317      	orrs	r7, r2
 8000a3c:	2900      	cmp	r1, #0
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_dadd+0x3c2>
 8000a40:	e181      	b.n	8000d46 <__aeabi_dadd+0x6c6>
 8000a42:	2f00      	cmp	r7, #0
 8000a44:	d100      	bne.n	8000a48 <__aeabi_dadd+0x3c8>
 8000a46:	e74c      	b.n	80008e2 <__aeabi_dadd+0x262>
 8000a48:	444a      	add	r2, r9
 8000a4a:	454a      	cmp	r2, r9
 8000a4c:	4180      	sbcs	r0, r0
 8000a4e:	18f6      	adds	r6, r6, r3
 8000a50:	4240      	negs	r0, r0
 8000a52:	1836      	adds	r6, r6, r0
 8000a54:	0233      	lsls	r3, r6, #8
 8000a56:	d500      	bpl.n	8000a5a <__aeabi_dadd+0x3da>
 8000a58:	e1b0      	b.n	8000dbc <__aeabi_dadd+0x73c>
 8000a5a:	0017      	movs	r7, r2
 8000a5c:	4691      	mov	r9, r2
 8000a5e:	4337      	orrs	r7, r6
 8000a60:	d000      	beq.n	8000a64 <__aeabi_dadd+0x3e4>
 8000a62:	e73e      	b.n	80008e2 <__aeabi_dadd+0x262>
 8000a64:	2600      	movs	r6, #0
 8000a66:	e754      	b.n	8000912 <__aeabi_dadd+0x292>
 8000a68:	4649      	mov	r1, r9
 8000a6a:	1a89      	subs	r1, r1, r2
 8000a6c:	4688      	mov	r8, r1
 8000a6e:	45c1      	cmp	r9, r8
 8000a70:	41bf      	sbcs	r7, r7
 8000a72:	1af1      	subs	r1, r6, r3
 8000a74:	427f      	negs	r7, r7
 8000a76:	1bc9      	subs	r1, r1, r7
 8000a78:	020f      	lsls	r7, r1, #8
 8000a7a:	d461      	bmi.n	8000b40 <__aeabi_dadd+0x4c0>
 8000a7c:	4647      	mov	r7, r8
 8000a7e:	430f      	orrs	r7, r1
 8000a80:	d100      	bne.n	8000a84 <__aeabi_dadd+0x404>
 8000a82:	e0bd      	b.n	8000c00 <__aeabi_dadd+0x580>
 8000a84:	000e      	movs	r6, r1
 8000a86:	4647      	mov	r7, r8
 8000a88:	e651      	b.n	800072e <__aeabi_dadd+0xae>
 8000a8a:	4cb5      	ldr	r4, [pc, #724]	@ (8000d60 <__aeabi_dadd+0x6e0>)
 8000a8c:	45a0      	cmp	r8, r4
 8000a8e:	d100      	bne.n	8000a92 <__aeabi_dadd+0x412>
 8000a90:	e100      	b.n	8000c94 <__aeabi_dadd+0x614>
 8000a92:	2701      	movs	r7, #1
 8000a94:	2938      	cmp	r1, #56	@ 0x38
 8000a96:	dd00      	ble.n	8000a9a <__aeabi_dadd+0x41a>
 8000a98:	e6b8      	b.n	800080c <__aeabi_dadd+0x18c>
 8000a9a:	2480      	movs	r4, #128	@ 0x80
 8000a9c:	0424      	lsls	r4, r4, #16
 8000a9e:	4326      	orrs	r6, r4
 8000aa0:	e6a3      	b.n	80007ea <__aeabi_dadd+0x16a>
 8000aa2:	4eb0      	ldr	r6, [pc, #704]	@ (8000d64 <__aeabi_dadd+0x6e4>)
 8000aa4:	1ae4      	subs	r4, r4, r3
 8000aa6:	4016      	ands	r6, r2
 8000aa8:	077b      	lsls	r3, r7, #29
 8000aaa:	d000      	beq.n	8000aae <__aeabi_dadd+0x42e>
 8000aac:	e73f      	b.n	800092e <__aeabi_dadd+0x2ae>
 8000aae:	e743      	b.n	8000938 <__aeabi_dadd+0x2b8>
 8000ab0:	000f      	movs	r7, r1
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	3f20      	subs	r7, #32
 8000ab6:	40f8      	lsrs	r0, r7
 8000ab8:	4684      	mov	ip, r0
 8000aba:	2920      	cmp	r1, #32
 8000abc:	d003      	beq.n	8000ac6 <__aeabi_dadd+0x446>
 8000abe:	2740      	movs	r7, #64	@ 0x40
 8000ac0:	1a79      	subs	r1, r7, r1
 8000ac2:	408b      	lsls	r3, r1
 8000ac4:	431a      	orrs	r2, r3
 8000ac6:	1e53      	subs	r3, r2, #1
 8000ac8:	419a      	sbcs	r2, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	0017      	movs	r7, r2
 8000ace:	431f      	orrs	r7, r3
 8000ad0:	e622      	b.n	8000718 <__aeabi_dadd+0x98>
 8000ad2:	48a4      	ldr	r0, [pc, #656]	@ (8000d64 <__aeabi_dadd+0x6e4>)
 8000ad4:	1ae1      	subs	r1, r4, r3
 8000ad6:	4010      	ands	r0, r2
 8000ad8:	0747      	lsls	r7, r0, #29
 8000ada:	08c0      	lsrs	r0, r0, #3
 8000adc:	e707      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000ade:	0034      	movs	r4, r6
 8000ae0:	4648      	mov	r0, r9
 8000ae2:	4304      	orrs	r4, r0
 8000ae4:	d100      	bne.n	8000ae8 <__aeabi_dadd+0x468>
 8000ae6:	e0fa      	b.n	8000cde <__aeabi_dadd+0x65e>
 8000ae8:	1e4c      	subs	r4, r1, #1
 8000aea:	2901      	cmp	r1, #1
 8000aec:	d100      	bne.n	8000af0 <__aeabi_dadd+0x470>
 8000aee:	e0d7      	b.n	8000ca0 <__aeabi_dadd+0x620>
 8000af0:	4f9b      	ldr	r7, [pc, #620]	@ (8000d60 <__aeabi_dadd+0x6e0>)
 8000af2:	42b9      	cmp	r1, r7
 8000af4:	d100      	bne.n	8000af8 <__aeabi_dadd+0x478>
 8000af6:	e0e2      	b.n	8000cbe <__aeabi_dadd+0x63e>
 8000af8:	2701      	movs	r7, #1
 8000afa:	2c38      	cmp	r4, #56	@ 0x38
 8000afc:	dd00      	ble.n	8000b00 <__aeabi_dadd+0x480>
 8000afe:	e74f      	b.n	80009a0 <__aeabi_dadd+0x320>
 8000b00:	0021      	movs	r1, r4
 8000b02:	e73c      	b.n	800097e <__aeabi_dadd+0x2fe>
 8000b04:	4c96      	ldr	r4, [pc, #600]	@ (8000d60 <__aeabi_dadd+0x6e0>)
 8000b06:	42a1      	cmp	r1, r4
 8000b08:	d100      	bne.n	8000b0c <__aeabi_dadd+0x48c>
 8000b0a:	e0dd      	b.n	8000cc8 <__aeabi_dadd+0x648>
 8000b0c:	444a      	add	r2, r9
 8000b0e:	454a      	cmp	r2, r9
 8000b10:	4180      	sbcs	r0, r0
 8000b12:	18f3      	adds	r3, r6, r3
 8000b14:	4240      	negs	r0, r0
 8000b16:	1818      	adds	r0, r3, r0
 8000b18:	07c7      	lsls	r7, r0, #31
 8000b1a:	0852      	lsrs	r2, r2, #1
 8000b1c:	4317      	orrs	r7, r2
 8000b1e:	0846      	lsrs	r6, r0, #1
 8000b20:	0752      	lsls	r2, r2, #29
 8000b22:	d005      	beq.n	8000b30 <__aeabi_dadd+0x4b0>
 8000b24:	220f      	movs	r2, #15
 8000b26:	000c      	movs	r4, r1
 8000b28:	403a      	ands	r2, r7
 8000b2a:	2a04      	cmp	r2, #4
 8000b2c:	d000      	beq.n	8000b30 <__aeabi_dadd+0x4b0>
 8000b2e:	e62c      	b.n	800078a <__aeabi_dadd+0x10a>
 8000b30:	0776      	lsls	r6, r6, #29
 8000b32:	08ff      	lsrs	r7, r7, #3
 8000b34:	4337      	orrs	r7, r6
 8000b36:	0900      	lsrs	r0, r0, #4
 8000b38:	e6d9      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000b3a:	2700      	movs	r7, #0
 8000b3c:	2600      	movs	r6, #0
 8000b3e:	e6e8      	b.n	8000912 <__aeabi_dadd+0x292>
 8000b40:	4649      	mov	r1, r9
 8000b42:	1a57      	subs	r7, r2, r1
 8000b44:	42ba      	cmp	r2, r7
 8000b46:	4192      	sbcs	r2, r2
 8000b48:	1b9e      	subs	r6, r3, r6
 8000b4a:	4252      	negs	r2, r2
 8000b4c:	4665      	mov	r5, ip
 8000b4e:	1ab6      	subs	r6, r6, r2
 8000b50:	e5ed      	b.n	800072e <__aeabi_dadd+0xae>
 8000b52:	2900      	cmp	r1, #0
 8000b54:	d000      	beq.n	8000b58 <__aeabi_dadd+0x4d8>
 8000b56:	e0c6      	b.n	8000ce6 <__aeabi_dadd+0x666>
 8000b58:	2f00      	cmp	r7, #0
 8000b5a:	d167      	bne.n	8000c2c <__aeabi_dadd+0x5ac>
 8000b5c:	2680      	movs	r6, #128	@ 0x80
 8000b5e:	2500      	movs	r5, #0
 8000b60:	4c7f      	ldr	r4, [pc, #508]	@ (8000d60 <__aeabi_dadd+0x6e0>)
 8000b62:	0336      	lsls	r6, r6, #12
 8000b64:	e6d5      	b.n	8000912 <__aeabi_dadd+0x292>
 8000b66:	4665      	mov	r5, ip
 8000b68:	000c      	movs	r4, r1
 8000b6a:	001e      	movs	r6, r3
 8000b6c:	08d0      	lsrs	r0, r2, #3
 8000b6e:	e6e4      	b.n	800093a <__aeabi_dadd+0x2ba>
 8000b70:	444a      	add	r2, r9
 8000b72:	454a      	cmp	r2, r9
 8000b74:	4180      	sbcs	r0, r0
 8000b76:	18f3      	adds	r3, r6, r3
 8000b78:	4240      	negs	r0, r0
 8000b7a:	1818      	adds	r0, r3, r0
 8000b7c:	0011      	movs	r1, r2
 8000b7e:	0203      	lsls	r3, r0, #8
 8000b80:	d400      	bmi.n	8000b84 <__aeabi_dadd+0x504>
 8000b82:	e096      	b.n	8000cb2 <__aeabi_dadd+0x632>
 8000b84:	4b77      	ldr	r3, [pc, #476]	@ (8000d64 <__aeabi_dadd+0x6e4>)
 8000b86:	0849      	lsrs	r1, r1, #1
 8000b88:	4018      	ands	r0, r3
 8000b8a:	07c3      	lsls	r3, r0, #31
 8000b8c:	430b      	orrs	r3, r1
 8000b8e:	0844      	lsrs	r4, r0, #1
 8000b90:	0749      	lsls	r1, r1, #29
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dadd+0x516>
 8000b94:	e129      	b.n	8000dea <__aeabi_dadd+0x76a>
 8000b96:	220f      	movs	r2, #15
 8000b98:	401a      	ands	r2, r3
 8000b9a:	2a04      	cmp	r2, #4
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_dadd+0x520>
 8000b9e:	e0ea      	b.n	8000d76 <__aeabi_dadd+0x6f6>
 8000ba0:	1d1f      	adds	r7, r3, #4
 8000ba2:	429f      	cmp	r7, r3
 8000ba4:	41b6      	sbcs	r6, r6
 8000ba6:	4276      	negs	r6, r6
 8000ba8:	1936      	adds	r6, r6, r4
 8000baa:	2402      	movs	r4, #2
 8000bac:	e6c4      	b.n	8000938 <__aeabi_dadd+0x2b8>
 8000bae:	4649      	mov	r1, r9
 8000bb0:	1a8f      	subs	r7, r1, r2
 8000bb2:	45b9      	cmp	r9, r7
 8000bb4:	4180      	sbcs	r0, r0
 8000bb6:	1af6      	subs	r6, r6, r3
 8000bb8:	4240      	negs	r0, r0
 8000bba:	1a36      	subs	r6, r6, r0
 8000bbc:	0233      	lsls	r3, r6, #8
 8000bbe:	d406      	bmi.n	8000bce <__aeabi_dadd+0x54e>
 8000bc0:	0773      	lsls	r3, r6, #29
 8000bc2:	08ff      	lsrs	r7, r7, #3
 8000bc4:	2101      	movs	r1, #1
 8000bc6:	431f      	orrs	r7, r3
 8000bc8:	08f0      	lsrs	r0, r6, #3
 8000bca:	e690      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000bcc:	4665      	mov	r5, ip
 8000bce:	2401      	movs	r4, #1
 8000bd0:	e5ab      	b.n	800072a <__aeabi_dadd+0xaa>
 8000bd2:	464b      	mov	r3, r9
 8000bd4:	0777      	lsls	r7, r6, #29
 8000bd6:	08d8      	lsrs	r0, r3, #3
 8000bd8:	4307      	orrs	r7, r0
 8000bda:	08f0      	lsrs	r0, r6, #3
 8000bdc:	e6b4      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000bde:	000f      	movs	r7, r1
 8000be0:	0018      	movs	r0, r3
 8000be2:	3f20      	subs	r7, #32
 8000be4:	40f8      	lsrs	r0, r7
 8000be6:	4684      	mov	ip, r0
 8000be8:	2920      	cmp	r1, #32
 8000bea:	d003      	beq.n	8000bf4 <__aeabi_dadd+0x574>
 8000bec:	2740      	movs	r7, #64	@ 0x40
 8000bee:	1a79      	subs	r1, r7, r1
 8000bf0:	408b      	lsls	r3, r1
 8000bf2:	431a      	orrs	r2, r3
 8000bf4:	1e53      	subs	r3, r2, #1
 8000bf6:	419a      	sbcs	r2, r3
 8000bf8:	4663      	mov	r3, ip
 8000bfa:	0017      	movs	r7, r2
 8000bfc:	431f      	orrs	r7, r3
 8000bfe:	e635      	b.n	800086c <__aeabi_dadd+0x1ec>
 8000c00:	2500      	movs	r5, #0
 8000c02:	2400      	movs	r4, #0
 8000c04:	2600      	movs	r6, #0
 8000c06:	e684      	b.n	8000912 <__aeabi_dadd+0x292>
 8000c08:	000c      	movs	r4, r1
 8000c0a:	0035      	movs	r5, r6
 8000c0c:	3c20      	subs	r4, #32
 8000c0e:	40e5      	lsrs	r5, r4
 8000c10:	2920      	cmp	r1, #32
 8000c12:	d005      	beq.n	8000c20 <__aeabi_dadd+0x5a0>
 8000c14:	2440      	movs	r4, #64	@ 0x40
 8000c16:	1a61      	subs	r1, r4, r1
 8000c18:	408e      	lsls	r6, r1
 8000c1a:	4649      	mov	r1, r9
 8000c1c:	4331      	orrs	r1, r6
 8000c1e:	4689      	mov	r9, r1
 8000c20:	4648      	mov	r0, r9
 8000c22:	1e41      	subs	r1, r0, #1
 8000c24:	4188      	sbcs	r0, r1
 8000c26:	0007      	movs	r7, r0
 8000c28:	432f      	orrs	r7, r5
 8000c2a:	e5ef      	b.n	800080c <__aeabi_dadd+0x18c>
 8000c2c:	08d2      	lsrs	r2, r2, #3
 8000c2e:	075f      	lsls	r7, r3, #29
 8000c30:	4665      	mov	r5, ip
 8000c32:	4317      	orrs	r7, r2
 8000c34:	08d8      	lsrs	r0, r3, #3
 8000c36:	e687      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000c38:	1a17      	subs	r7, r2, r0
 8000c3a:	42ba      	cmp	r2, r7
 8000c3c:	4192      	sbcs	r2, r2
 8000c3e:	1b9e      	subs	r6, r3, r6
 8000c40:	4252      	negs	r2, r2
 8000c42:	1ab6      	subs	r6, r6, r2
 8000c44:	0233      	lsls	r3, r6, #8
 8000c46:	d4c1      	bmi.n	8000bcc <__aeabi_dadd+0x54c>
 8000c48:	0773      	lsls	r3, r6, #29
 8000c4a:	08ff      	lsrs	r7, r7, #3
 8000c4c:	4665      	mov	r5, ip
 8000c4e:	2101      	movs	r1, #1
 8000c50:	431f      	orrs	r7, r3
 8000c52:	08f0      	lsrs	r0, r6, #3
 8000c54:	e64b      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000c56:	2f00      	cmp	r7, #0
 8000c58:	d07b      	beq.n	8000d52 <__aeabi_dadd+0x6d2>
 8000c5a:	4665      	mov	r5, ip
 8000c5c:	001e      	movs	r6, r3
 8000c5e:	4691      	mov	r9, r2
 8000c60:	e63f      	b.n	80008e2 <__aeabi_dadd+0x262>
 8000c62:	1a81      	subs	r1, r0, r2
 8000c64:	4688      	mov	r8, r1
 8000c66:	45c1      	cmp	r9, r8
 8000c68:	41a4      	sbcs	r4, r4
 8000c6a:	1af1      	subs	r1, r6, r3
 8000c6c:	4264      	negs	r4, r4
 8000c6e:	1b09      	subs	r1, r1, r4
 8000c70:	2480      	movs	r4, #128	@ 0x80
 8000c72:	0424      	lsls	r4, r4, #16
 8000c74:	4221      	tst	r1, r4
 8000c76:	d077      	beq.n	8000d68 <__aeabi_dadd+0x6e8>
 8000c78:	1a10      	subs	r0, r2, r0
 8000c7a:	4282      	cmp	r2, r0
 8000c7c:	4192      	sbcs	r2, r2
 8000c7e:	0007      	movs	r7, r0
 8000c80:	1b9e      	subs	r6, r3, r6
 8000c82:	4252      	negs	r2, r2
 8000c84:	1ab6      	subs	r6, r6, r2
 8000c86:	4337      	orrs	r7, r6
 8000c88:	d000      	beq.n	8000c8c <__aeabi_dadd+0x60c>
 8000c8a:	e0a0      	b.n	8000dce <__aeabi_dadd+0x74e>
 8000c8c:	4665      	mov	r5, ip
 8000c8e:	2400      	movs	r4, #0
 8000c90:	2600      	movs	r6, #0
 8000c92:	e63e      	b.n	8000912 <__aeabi_dadd+0x292>
 8000c94:	075f      	lsls	r7, r3, #29
 8000c96:	08d2      	lsrs	r2, r2, #3
 8000c98:	4665      	mov	r5, ip
 8000c9a:	4317      	orrs	r7, r2
 8000c9c:	08d8      	lsrs	r0, r3, #3
 8000c9e:	e653      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000ca0:	1881      	adds	r1, r0, r2
 8000ca2:	4291      	cmp	r1, r2
 8000ca4:	4192      	sbcs	r2, r2
 8000ca6:	18f0      	adds	r0, r6, r3
 8000ca8:	4252      	negs	r2, r2
 8000caa:	1880      	adds	r0, r0, r2
 8000cac:	0203      	lsls	r3, r0, #8
 8000cae:	d500      	bpl.n	8000cb2 <__aeabi_dadd+0x632>
 8000cb0:	e768      	b.n	8000b84 <__aeabi_dadd+0x504>
 8000cb2:	0747      	lsls	r7, r0, #29
 8000cb4:	08c9      	lsrs	r1, r1, #3
 8000cb6:	430f      	orrs	r7, r1
 8000cb8:	08c0      	lsrs	r0, r0, #3
 8000cba:	2101      	movs	r1, #1
 8000cbc:	e617      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000cbe:	08d2      	lsrs	r2, r2, #3
 8000cc0:	075f      	lsls	r7, r3, #29
 8000cc2:	4317      	orrs	r7, r2
 8000cc4:	08d8      	lsrs	r0, r3, #3
 8000cc6:	e63f      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000cc8:	000c      	movs	r4, r1
 8000cca:	2600      	movs	r6, #0
 8000ccc:	2700      	movs	r7, #0
 8000cce:	e620      	b.n	8000912 <__aeabi_dadd+0x292>
 8000cd0:	2900      	cmp	r1, #0
 8000cd2:	d156      	bne.n	8000d82 <__aeabi_dadd+0x702>
 8000cd4:	075f      	lsls	r7, r3, #29
 8000cd6:	08d2      	lsrs	r2, r2, #3
 8000cd8:	4317      	orrs	r7, r2
 8000cda:	08d8      	lsrs	r0, r3, #3
 8000cdc:	e634      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000cde:	000c      	movs	r4, r1
 8000ce0:	001e      	movs	r6, r3
 8000ce2:	08d0      	lsrs	r0, r2, #3
 8000ce4:	e629      	b.n	800093a <__aeabi_dadd+0x2ba>
 8000ce6:	08c1      	lsrs	r1, r0, #3
 8000ce8:	0770      	lsls	r0, r6, #29
 8000cea:	4301      	orrs	r1, r0
 8000cec:	08f0      	lsrs	r0, r6, #3
 8000cee:	2f00      	cmp	r7, #0
 8000cf0:	d062      	beq.n	8000db8 <__aeabi_dadd+0x738>
 8000cf2:	2480      	movs	r4, #128	@ 0x80
 8000cf4:	0324      	lsls	r4, r4, #12
 8000cf6:	4220      	tst	r0, r4
 8000cf8:	d007      	beq.n	8000d0a <__aeabi_dadd+0x68a>
 8000cfa:	08de      	lsrs	r6, r3, #3
 8000cfc:	4226      	tst	r6, r4
 8000cfe:	d104      	bne.n	8000d0a <__aeabi_dadd+0x68a>
 8000d00:	4665      	mov	r5, ip
 8000d02:	0030      	movs	r0, r6
 8000d04:	08d1      	lsrs	r1, r2, #3
 8000d06:	075b      	lsls	r3, r3, #29
 8000d08:	4319      	orrs	r1, r3
 8000d0a:	0f4f      	lsrs	r7, r1, #29
 8000d0c:	00c9      	lsls	r1, r1, #3
 8000d0e:	08c9      	lsrs	r1, r1, #3
 8000d10:	077f      	lsls	r7, r7, #29
 8000d12:	430f      	orrs	r7, r1
 8000d14:	e618      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000d16:	000c      	movs	r4, r1
 8000d18:	0030      	movs	r0, r6
 8000d1a:	3c20      	subs	r4, #32
 8000d1c:	40e0      	lsrs	r0, r4
 8000d1e:	4684      	mov	ip, r0
 8000d20:	2920      	cmp	r1, #32
 8000d22:	d005      	beq.n	8000d30 <__aeabi_dadd+0x6b0>
 8000d24:	2440      	movs	r4, #64	@ 0x40
 8000d26:	1a61      	subs	r1, r4, r1
 8000d28:	408e      	lsls	r6, r1
 8000d2a:	4649      	mov	r1, r9
 8000d2c:	4331      	orrs	r1, r6
 8000d2e:	4689      	mov	r9, r1
 8000d30:	4648      	mov	r0, r9
 8000d32:	1e41      	subs	r1, r0, #1
 8000d34:	4188      	sbcs	r0, r1
 8000d36:	4661      	mov	r1, ip
 8000d38:	0007      	movs	r7, r0
 8000d3a:	430f      	orrs	r7, r1
 8000d3c:	e630      	b.n	80009a0 <__aeabi_dadd+0x320>
 8000d3e:	2120      	movs	r1, #32
 8000d40:	2700      	movs	r7, #0
 8000d42:	1a09      	subs	r1, r1, r0
 8000d44:	e50e      	b.n	8000764 <__aeabi_dadd+0xe4>
 8000d46:	001e      	movs	r6, r3
 8000d48:	2f00      	cmp	r7, #0
 8000d4a:	d000      	beq.n	8000d4e <__aeabi_dadd+0x6ce>
 8000d4c:	e522      	b.n	8000794 <__aeabi_dadd+0x114>
 8000d4e:	2400      	movs	r4, #0
 8000d50:	e758      	b.n	8000c04 <__aeabi_dadd+0x584>
 8000d52:	2500      	movs	r5, #0
 8000d54:	2400      	movs	r4, #0
 8000d56:	2600      	movs	r6, #0
 8000d58:	e5db      	b.n	8000912 <__aeabi_dadd+0x292>
 8000d5a:	46c0      	nop			@ (mov r8, r8)
 8000d5c:	000007fe 	.word	0x000007fe
 8000d60:	000007ff 	.word	0x000007ff
 8000d64:	ff7fffff 	.word	0xff7fffff
 8000d68:	4647      	mov	r7, r8
 8000d6a:	430f      	orrs	r7, r1
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_dadd+0x6f0>
 8000d6e:	e747      	b.n	8000c00 <__aeabi_dadd+0x580>
 8000d70:	000e      	movs	r6, r1
 8000d72:	46c1      	mov	r9, r8
 8000d74:	e5b5      	b.n	80008e2 <__aeabi_dadd+0x262>
 8000d76:	08df      	lsrs	r7, r3, #3
 8000d78:	0764      	lsls	r4, r4, #29
 8000d7a:	2102      	movs	r1, #2
 8000d7c:	4327      	orrs	r7, r4
 8000d7e:	0900      	lsrs	r0, r0, #4
 8000d80:	e5b5      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000d82:	0019      	movs	r1, r3
 8000d84:	08c0      	lsrs	r0, r0, #3
 8000d86:	0777      	lsls	r7, r6, #29
 8000d88:	4307      	orrs	r7, r0
 8000d8a:	4311      	orrs	r1, r2
 8000d8c:	08f0      	lsrs	r0, r6, #3
 8000d8e:	2900      	cmp	r1, #0
 8000d90:	d100      	bne.n	8000d94 <__aeabi_dadd+0x714>
 8000d92:	e5d9      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000d94:	2180      	movs	r1, #128	@ 0x80
 8000d96:	0309      	lsls	r1, r1, #12
 8000d98:	4208      	tst	r0, r1
 8000d9a:	d007      	beq.n	8000dac <__aeabi_dadd+0x72c>
 8000d9c:	08dc      	lsrs	r4, r3, #3
 8000d9e:	420c      	tst	r4, r1
 8000da0:	d104      	bne.n	8000dac <__aeabi_dadd+0x72c>
 8000da2:	08d2      	lsrs	r2, r2, #3
 8000da4:	075b      	lsls	r3, r3, #29
 8000da6:	431a      	orrs	r2, r3
 8000da8:	0017      	movs	r7, r2
 8000daa:	0020      	movs	r0, r4
 8000dac:	0f7b      	lsrs	r3, r7, #29
 8000dae:	00ff      	lsls	r7, r7, #3
 8000db0:	08ff      	lsrs	r7, r7, #3
 8000db2:	075b      	lsls	r3, r3, #29
 8000db4:	431f      	orrs	r7, r3
 8000db6:	e5c7      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000db8:	000f      	movs	r7, r1
 8000dba:	e5c5      	b.n	8000948 <__aeabi_dadd+0x2c8>
 8000dbc:	4b12      	ldr	r3, [pc, #72]	@ (8000e08 <__aeabi_dadd+0x788>)
 8000dbe:	08d2      	lsrs	r2, r2, #3
 8000dc0:	4033      	ands	r3, r6
 8000dc2:	075f      	lsls	r7, r3, #29
 8000dc4:	025b      	lsls	r3, r3, #9
 8000dc6:	2401      	movs	r4, #1
 8000dc8:	4317      	orrs	r7, r2
 8000dca:	0b1e      	lsrs	r6, r3, #12
 8000dcc:	e5a1      	b.n	8000912 <__aeabi_dadd+0x292>
 8000dce:	4226      	tst	r6, r4
 8000dd0:	d012      	beq.n	8000df8 <__aeabi_dadd+0x778>
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <__aeabi_dadd+0x788>)
 8000dd4:	4665      	mov	r5, ip
 8000dd6:	0002      	movs	r2, r0
 8000dd8:	2401      	movs	r4, #1
 8000dda:	401e      	ands	r6, r3
 8000ddc:	e4e6      	b.n	80007ac <__aeabi_dadd+0x12c>
 8000dde:	0021      	movs	r1, r4
 8000de0:	e585      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000de2:	0017      	movs	r7, r2
 8000de4:	e5a8      	b.n	8000938 <__aeabi_dadd+0x2b8>
 8000de6:	003a      	movs	r2, r7
 8000de8:	e4d4      	b.n	8000794 <__aeabi_dadd+0x114>
 8000dea:	08db      	lsrs	r3, r3, #3
 8000dec:	0764      	lsls	r4, r4, #29
 8000dee:	431c      	orrs	r4, r3
 8000df0:	0027      	movs	r7, r4
 8000df2:	2102      	movs	r1, #2
 8000df4:	0900      	lsrs	r0, r0, #4
 8000df6:	e57a      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000df8:	08c0      	lsrs	r0, r0, #3
 8000dfa:	0777      	lsls	r7, r6, #29
 8000dfc:	4307      	orrs	r7, r0
 8000dfe:	4665      	mov	r5, ip
 8000e00:	2100      	movs	r1, #0
 8000e02:	08f0      	lsrs	r0, r6, #3
 8000e04:	e573      	b.n	80008ee <__aeabi_dadd+0x26e>
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	ff7fffff 	.word	0xff7fffff

08000e0c <__aeabi_ddiv>:
 8000e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0e:	46de      	mov	lr, fp
 8000e10:	4645      	mov	r5, r8
 8000e12:	4657      	mov	r7, sl
 8000e14:	464e      	mov	r6, r9
 8000e16:	b5e0      	push	{r5, r6, r7, lr}
 8000e18:	b087      	sub	sp, #28
 8000e1a:	9200      	str	r2, [sp, #0]
 8000e1c:	9301      	str	r3, [sp, #4]
 8000e1e:	030b      	lsls	r3, r1, #12
 8000e20:	0b1b      	lsrs	r3, r3, #12
 8000e22:	469b      	mov	fp, r3
 8000e24:	0fca      	lsrs	r2, r1, #31
 8000e26:	004b      	lsls	r3, r1, #1
 8000e28:	0004      	movs	r4, r0
 8000e2a:	4680      	mov	r8, r0
 8000e2c:	0d5b      	lsrs	r3, r3, #21
 8000e2e:	9202      	str	r2, [sp, #8]
 8000e30:	d100      	bne.n	8000e34 <__aeabi_ddiv+0x28>
 8000e32:	e098      	b.n	8000f66 <__aeabi_ddiv+0x15a>
 8000e34:	4a7c      	ldr	r2, [pc, #496]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d037      	beq.n	8000eaa <__aeabi_ddiv+0x9e>
 8000e3a:	4659      	mov	r1, fp
 8000e3c:	0f42      	lsrs	r2, r0, #29
 8000e3e:	00c9      	lsls	r1, r1, #3
 8000e40:	430a      	orrs	r2, r1
 8000e42:	2180      	movs	r1, #128	@ 0x80
 8000e44:	0409      	lsls	r1, r1, #16
 8000e46:	4311      	orrs	r1, r2
 8000e48:	00c2      	lsls	r2, r0, #3
 8000e4a:	4690      	mov	r8, r2
 8000e4c:	4a77      	ldr	r2, [pc, #476]	@ (800102c <__aeabi_ddiv+0x220>)
 8000e4e:	4689      	mov	r9, r1
 8000e50:	4692      	mov	sl, r2
 8000e52:	449a      	add	sl, r3
 8000e54:	2300      	movs	r3, #0
 8000e56:	2400      	movs	r4, #0
 8000e58:	9303      	str	r3, [sp, #12]
 8000e5a:	9e00      	ldr	r6, [sp, #0]
 8000e5c:	9f01      	ldr	r7, [sp, #4]
 8000e5e:	033b      	lsls	r3, r7, #12
 8000e60:	0b1b      	lsrs	r3, r3, #12
 8000e62:	469b      	mov	fp, r3
 8000e64:	007b      	lsls	r3, r7, #1
 8000e66:	0030      	movs	r0, r6
 8000e68:	0d5b      	lsrs	r3, r3, #21
 8000e6a:	0ffd      	lsrs	r5, r7, #31
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d059      	beq.n	8000f24 <__aeabi_ddiv+0x118>
 8000e70:	4a6d      	ldr	r2, [pc, #436]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d048      	beq.n	8000f08 <__aeabi_ddiv+0xfc>
 8000e76:	4659      	mov	r1, fp
 8000e78:	0f72      	lsrs	r2, r6, #29
 8000e7a:	00c9      	lsls	r1, r1, #3
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	2180      	movs	r1, #128	@ 0x80
 8000e80:	0409      	lsls	r1, r1, #16
 8000e82:	4311      	orrs	r1, r2
 8000e84:	468b      	mov	fp, r1
 8000e86:	4969      	ldr	r1, [pc, #420]	@ (800102c <__aeabi_ddiv+0x220>)
 8000e88:	00f2      	lsls	r2, r6, #3
 8000e8a:	468c      	mov	ip, r1
 8000e8c:	4651      	mov	r1, sl
 8000e8e:	4463      	add	r3, ip
 8000e90:	1acb      	subs	r3, r1, r3
 8000e92:	469a      	mov	sl, r3
 8000e94:	2100      	movs	r1, #0
 8000e96:	9e02      	ldr	r6, [sp, #8]
 8000e98:	406e      	eors	r6, r5
 8000e9a:	b2f6      	uxtb	r6, r6
 8000e9c:	2c0f      	cmp	r4, #15
 8000e9e:	d900      	bls.n	8000ea2 <__aeabi_ddiv+0x96>
 8000ea0:	e0ce      	b.n	8001040 <__aeabi_ddiv+0x234>
 8000ea2:	4b63      	ldr	r3, [pc, #396]	@ (8001030 <__aeabi_ddiv+0x224>)
 8000ea4:	00a4      	lsls	r4, r4, #2
 8000ea6:	591b      	ldr	r3, [r3, r4]
 8000ea8:	469f      	mov	pc, r3
 8000eaa:	465a      	mov	r2, fp
 8000eac:	4302      	orrs	r2, r0
 8000eae:	4691      	mov	r9, r2
 8000eb0:	d000      	beq.n	8000eb4 <__aeabi_ddiv+0xa8>
 8000eb2:	e090      	b.n	8000fd6 <__aeabi_ddiv+0x1ca>
 8000eb4:	469a      	mov	sl, r3
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	4690      	mov	r8, r2
 8000eba:	2408      	movs	r4, #8
 8000ebc:	9303      	str	r3, [sp, #12]
 8000ebe:	e7cc      	b.n	8000e5a <__aeabi_ddiv+0x4e>
 8000ec0:	46cb      	mov	fp, r9
 8000ec2:	4642      	mov	r2, r8
 8000ec4:	9d02      	ldr	r5, [sp, #8]
 8000ec6:	9903      	ldr	r1, [sp, #12]
 8000ec8:	2902      	cmp	r1, #2
 8000eca:	d100      	bne.n	8000ece <__aeabi_ddiv+0xc2>
 8000ecc:	e1de      	b.n	800128c <__aeabi_ddiv+0x480>
 8000ece:	2903      	cmp	r1, #3
 8000ed0:	d100      	bne.n	8000ed4 <__aeabi_ddiv+0xc8>
 8000ed2:	e08d      	b.n	8000ff0 <__aeabi_ddiv+0x1e4>
 8000ed4:	2901      	cmp	r1, #1
 8000ed6:	d000      	beq.n	8000eda <__aeabi_ddiv+0xce>
 8000ed8:	e179      	b.n	80011ce <__aeabi_ddiv+0x3c2>
 8000eda:	002e      	movs	r6, r5
 8000edc:	2200      	movs	r2, #0
 8000ede:	2300      	movs	r3, #0
 8000ee0:	2400      	movs	r4, #0
 8000ee2:	4690      	mov	r8, r2
 8000ee4:	051b      	lsls	r3, r3, #20
 8000ee6:	4323      	orrs	r3, r4
 8000ee8:	07f6      	lsls	r6, r6, #31
 8000eea:	4333      	orrs	r3, r6
 8000eec:	4640      	mov	r0, r8
 8000eee:	0019      	movs	r1, r3
 8000ef0:	b007      	add	sp, #28
 8000ef2:	bcf0      	pop	{r4, r5, r6, r7}
 8000ef4:	46bb      	mov	fp, r7
 8000ef6:	46b2      	mov	sl, r6
 8000ef8:	46a9      	mov	r9, r5
 8000efa:	46a0      	mov	r8, r4
 8000efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000efe:	2200      	movs	r2, #0
 8000f00:	2400      	movs	r4, #0
 8000f02:	4690      	mov	r8, r2
 8000f04:	4b48      	ldr	r3, [pc, #288]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8000f06:	e7ed      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8000f08:	465a      	mov	r2, fp
 8000f0a:	9b00      	ldr	r3, [sp, #0]
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	4b49      	ldr	r3, [pc, #292]	@ (8001034 <__aeabi_ddiv+0x228>)
 8000f10:	469c      	mov	ip, r3
 8000f12:	44e2      	add	sl, ip
 8000f14:	2a00      	cmp	r2, #0
 8000f16:	d159      	bne.n	8000fcc <__aeabi_ddiv+0x1c0>
 8000f18:	2302      	movs	r3, #2
 8000f1a:	431c      	orrs	r4, r3
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	2102      	movs	r1, #2
 8000f20:	469b      	mov	fp, r3
 8000f22:	e7b8      	b.n	8000e96 <__aeabi_ddiv+0x8a>
 8000f24:	465a      	mov	r2, fp
 8000f26:	9b00      	ldr	r3, [sp, #0]
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	d049      	beq.n	8000fc0 <__aeabi_ddiv+0x1b4>
 8000f2c:	465b      	mov	r3, fp
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d100      	bne.n	8000f34 <__aeabi_ddiv+0x128>
 8000f32:	e19c      	b.n	800126e <__aeabi_ddiv+0x462>
 8000f34:	4658      	mov	r0, fp
 8000f36:	f001 fc0d 	bl	8002754 <__clzsi2>
 8000f3a:	0002      	movs	r2, r0
 8000f3c:	0003      	movs	r3, r0
 8000f3e:	3a0b      	subs	r2, #11
 8000f40:	271d      	movs	r7, #29
 8000f42:	9e00      	ldr	r6, [sp, #0]
 8000f44:	1aba      	subs	r2, r7, r2
 8000f46:	0019      	movs	r1, r3
 8000f48:	4658      	mov	r0, fp
 8000f4a:	40d6      	lsrs	r6, r2
 8000f4c:	3908      	subs	r1, #8
 8000f4e:	4088      	lsls	r0, r1
 8000f50:	0032      	movs	r2, r6
 8000f52:	4302      	orrs	r2, r0
 8000f54:	4693      	mov	fp, r2
 8000f56:	9a00      	ldr	r2, [sp, #0]
 8000f58:	408a      	lsls	r2, r1
 8000f5a:	4937      	ldr	r1, [pc, #220]	@ (8001038 <__aeabi_ddiv+0x22c>)
 8000f5c:	4453      	add	r3, sl
 8000f5e:	468a      	mov	sl, r1
 8000f60:	2100      	movs	r1, #0
 8000f62:	449a      	add	sl, r3
 8000f64:	e797      	b.n	8000e96 <__aeabi_ddiv+0x8a>
 8000f66:	465b      	mov	r3, fp
 8000f68:	4303      	orrs	r3, r0
 8000f6a:	4699      	mov	r9, r3
 8000f6c:	d021      	beq.n	8000fb2 <__aeabi_ddiv+0x1a6>
 8000f6e:	465b      	mov	r3, fp
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d100      	bne.n	8000f76 <__aeabi_ddiv+0x16a>
 8000f74:	e169      	b.n	800124a <__aeabi_ddiv+0x43e>
 8000f76:	4658      	mov	r0, fp
 8000f78:	f001 fbec 	bl	8002754 <__clzsi2>
 8000f7c:	230b      	movs	r3, #11
 8000f7e:	425b      	negs	r3, r3
 8000f80:	469c      	mov	ip, r3
 8000f82:	0002      	movs	r2, r0
 8000f84:	4484      	add	ip, r0
 8000f86:	4666      	mov	r6, ip
 8000f88:	231d      	movs	r3, #29
 8000f8a:	1b9b      	subs	r3, r3, r6
 8000f8c:	0026      	movs	r6, r4
 8000f8e:	0011      	movs	r1, r2
 8000f90:	4658      	mov	r0, fp
 8000f92:	40de      	lsrs	r6, r3
 8000f94:	3908      	subs	r1, #8
 8000f96:	4088      	lsls	r0, r1
 8000f98:	0033      	movs	r3, r6
 8000f9a:	4303      	orrs	r3, r0
 8000f9c:	4699      	mov	r9, r3
 8000f9e:	0023      	movs	r3, r4
 8000fa0:	408b      	lsls	r3, r1
 8000fa2:	4698      	mov	r8, r3
 8000fa4:	4b25      	ldr	r3, [pc, #148]	@ (800103c <__aeabi_ddiv+0x230>)
 8000fa6:	2400      	movs	r4, #0
 8000fa8:	1a9b      	subs	r3, r3, r2
 8000faa:	469a      	mov	sl, r3
 8000fac:	2300      	movs	r3, #0
 8000fae:	9303      	str	r3, [sp, #12]
 8000fb0:	e753      	b.n	8000e5a <__aeabi_ddiv+0x4e>
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	4698      	mov	r8, r3
 8000fb6:	469a      	mov	sl, r3
 8000fb8:	3301      	adds	r3, #1
 8000fba:	2404      	movs	r4, #4
 8000fbc:	9303      	str	r3, [sp, #12]
 8000fbe:	e74c      	b.n	8000e5a <__aeabi_ddiv+0x4e>
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	431c      	orrs	r4, r3
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	469b      	mov	fp, r3
 8000fca:	e764      	b.n	8000e96 <__aeabi_ddiv+0x8a>
 8000fcc:	2303      	movs	r3, #3
 8000fce:	0032      	movs	r2, r6
 8000fd0:	2103      	movs	r1, #3
 8000fd2:	431c      	orrs	r4, r3
 8000fd4:	e75f      	b.n	8000e96 <__aeabi_ddiv+0x8a>
 8000fd6:	469a      	mov	sl, r3
 8000fd8:	2303      	movs	r3, #3
 8000fda:	46d9      	mov	r9, fp
 8000fdc:	240c      	movs	r4, #12
 8000fde:	9303      	str	r3, [sp, #12]
 8000fe0:	e73b      	b.n	8000e5a <__aeabi_ddiv+0x4e>
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	2480      	movs	r4, #128	@ 0x80
 8000fe6:	4698      	mov	r8, r3
 8000fe8:	2600      	movs	r6, #0
 8000fea:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8000fec:	0324      	lsls	r4, r4, #12
 8000fee:	e779      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8000ff0:	2480      	movs	r4, #128	@ 0x80
 8000ff2:	465b      	mov	r3, fp
 8000ff4:	0324      	lsls	r4, r4, #12
 8000ff6:	431c      	orrs	r4, r3
 8000ff8:	0324      	lsls	r4, r4, #12
 8000ffa:	002e      	movs	r6, r5
 8000ffc:	4690      	mov	r8, r2
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8001000:	0b24      	lsrs	r4, r4, #12
 8001002:	e76f      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8001004:	2480      	movs	r4, #128	@ 0x80
 8001006:	464b      	mov	r3, r9
 8001008:	0324      	lsls	r4, r4, #12
 800100a:	4223      	tst	r3, r4
 800100c:	d002      	beq.n	8001014 <__aeabi_ddiv+0x208>
 800100e:	465b      	mov	r3, fp
 8001010:	4223      	tst	r3, r4
 8001012:	d0f0      	beq.n	8000ff6 <__aeabi_ddiv+0x1ea>
 8001014:	2480      	movs	r4, #128	@ 0x80
 8001016:	464b      	mov	r3, r9
 8001018:	0324      	lsls	r4, r4, #12
 800101a:	431c      	orrs	r4, r3
 800101c:	0324      	lsls	r4, r4, #12
 800101e:	9e02      	ldr	r6, [sp, #8]
 8001020:	4b01      	ldr	r3, [pc, #4]	@ (8001028 <__aeabi_ddiv+0x21c>)
 8001022:	0b24      	lsrs	r4, r4, #12
 8001024:	e75e      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8001026:	46c0      	nop			@ (mov r8, r8)
 8001028:	000007ff 	.word	0x000007ff
 800102c:	fffffc01 	.word	0xfffffc01
 8001030:	0800e58c 	.word	0x0800e58c
 8001034:	fffff801 	.word	0xfffff801
 8001038:	000003f3 	.word	0x000003f3
 800103c:	fffffc0d 	.word	0xfffffc0d
 8001040:	45cb      	cmp	fp, r9
 8001042:	d200      	bcs.n	8001046 <__aeabi_ddiv+0x23a>
 8001044:	e0f8      	b.n	8001238 <__aeabi_ddiv+0x42c>
 8001046:	d100      	bne.n	800104a <__aeabi_ddiv+0x23e>
 8001048:	e0f3      	b.n	8001232 <__aeabi_ddiv+0x426>
 800104a:	2301      	movs	r3, #1
 800104c:	425b      	negs	r3, r3
 800104e:	469c      	mov	ip, r3
 8001050:	4644      	mov	r4, r8
 8001052:	4648      	mov	r0, r9
 8001054:	2500      	movs	r5, #0
 8001056:	44e2      	add	sl, ip
 8001058:	465b      	mov	r3, fp
 800105a:	0e17      	lsrs	r7, r2, #24
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	431f      	orrs	r7, r3
 8001060:	0c19      	lsrs	r1, r3, #16
 8001062:	043b      	lsls	r3, r7, #16
 8001064:	0212      	lsls	r2, r2, #8
 8001066:	9700      	str	r7, [sp, #0]
 8001068:	0c1f      	lsrs	r7, r3, #16
 800106a:	4691      	mov	r9, r2
 800106c:	9102      	str	r1, [sp, #8]
 800106e:	9703      	str	r7, [sp, #12]
 8001070:	f7ff f8ec 	bl	800024c <__aeabi_uidivmod>
 8001074:	0002      	movs	r2, r0
 8001076:	437a      	muls	r2, r7
 8001078:	040b      	lsls	r3, r1, #16
 800107a:	0c21      	lsrs	r1, r4, #16
 800107c:	4680      	mov	r8, r0
 800107e:	4319      	orrs	r1, r3
 8001080:	428a      	cmp	r2, r1
 8001082:	d909      	bls.n	8001098 <__aeabi_ddiv+0x28c>
 8001084:	9f00      	ldr	r7, [sp, #0]
 8001086:	2301      	movs	r3, #1
 8001088:	46bc      	mov	ip, r7
 800108a:	425b      	negs	r3, r3
 800108c:	4461      	add	r1, ip
 800108e:	469c      	mov	ip, r3
 8001090:	44e0      	add	r8, ip
 8001092:	428f      	cmp	r7, r1
 8001094:	d800      	bhi.n	8001098 <__aeabi_ddiv+0x28c>
 8001096:	e15c      	b.n	8001352 <__aeabi_ddiv+0x546>
 8001098:	1a88      	subs	r0, r1, r2
 800109a:	9902      	ldr	r1, [sp, #8]
 800109c:	f7ff f8d6 	bl	800024c <__aeabi_uidivmod>
 80010a0:	9a03      	ldr	r2, [sp, #12]
 80010a2:	0424      	lsls	r4, r4, #16
 80010a4:	4342      	muls	r2, r0
 80010a6:	0409      	lsls	r1, r1, #16
 80010a8:	0c24      	lsrs	r4, r4, #16
 80010aa:	0003      	movs	r3, r0
 80010ac:	430c      	orrs	r4, r1
 80010ae:	42a2      	cmp	r2, r4
 80010b0:	d906      	bls.n	80010c0 <__aeabi_ddiv+0x2b4>
 80010b2:	9900      	ldr	r1, [sp, #0]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	468c      	mov	ip, r1
 80010b8:	4464      	add	r4, ip
 80010ba:	42a1      	cmp	r1, r4
 80010bc:	d800      	bhi.n	80010c0 <__aeabi_ddiv+0x2b4>
 80010be:	e142      	b.n	8001346 <__aeabi_ddiv+0x53a>
 80010c0:	1aa0      	subs	r0, r4, r2
 80010c2:	4642      	mov	r2, r8
 80010c4:	0412      	lsls	r2, r2, #16
 80010c6:	431a      	orrs	r2, r3
 80010c8:	4693      	mov	fp, r2
 80010ca:	464b      	mov	r3, r9
 80010cc:	4659      	mov	r1, fp
 80010ce:	0c1b      	lsrs	r3, r3, #16
 80010d0:	001f      	movs	r7, r3
 80010d2:	9304      	str	r3, [sp, #16]
 80010d4:	040b      	lsls	r3, r1, #16
 80010d6:	4649      	mov	r1, r9
 80010d8:	0409      	lsls	r1, r1, #16
 80010da:	0c09      	lsrs	r1, r1, #16
 80010dc:	000c      	movs	r4, r1
 80010de:	0c1b      	lsrs	r3, r3, #16
 80010e0:	435c      	muls	r4, r3
 80010e2:	0c12      	lsrs	r2, r2, #16
 80010e4:	437b      	muls	r3, r7
 80010e6:	4688      	mov	r8, r1
 80010e8:	4351      	muls	r1, r2
 80010ea:	437a      	muls	r2, r7
 80010ec:	0c27      	lsrs	r7, r4, #16
 80010ee:	46bc      	mov	ip, r7
 80010f0:	185b      	adds	r3, r3, r1
 80010f2:	4463      	add	r3, ip
 80010f4:	4299      	cmp	r1, r3
 80010f6:	d903      	bls.n	8001100 <__aeabi_ddiv+0x2f4>
 80010f8:	2180      	movs	r1, #128	@ 0x80
 80010fa:	0249      	lsls	r1, r1, #9
 80010fc:	468c      	mov	ip, r1
 80010fe:	4462      	add	r2, ip
 8001100:	0c19      	lsrs	r1, r3, #16
 8001102:	0424      	lsls	r4, r4, #16
 8001104:	041b      	lsls	r3, r3, #16
 8001106:	0c24      	lsrs	r4, r4, #16
 8001108:	188a      	adds	r2, r1, r2
 800110a:	191c      	adds	r4, r3, r4
 800110c:	4290      	cmp	r0, r2
 800110e:	d302      	bcc.n	8001116 <__aeabi_ddiv+0x30a>
 8001110:	d116      	bne.n	8001140 <__aeabi_ddiv+0x334>
 8001112:	42a5      	cmp	r5, r4
 8001114:	d214      	bcs.n	8001140 <__aeabi_ddiv+0x334>
 8001116:	465b      	mov	r3, fp
 8001118:	9f00      	ldr	r7, [sp, #0]
 800111a:	3b01      	subs	r3, #1
 800111c:	444d      	add	r5, r9
 800111e:	9305      	str	r3, [sp, #20]
 8001120:	454d      	cmp	r5, r9
 8001122:	419b      	sbcs	r3, r3
 8001124:	46bc      	mov	ip, r7
 8001126:	425b      	negs	r3, r3
 8001128:	4463      	add	r3, ip
 800112a:	18c0      	adds	r0, r0, r3
 800112c:	4287      	cmp	r7, r0
 800112e:	d300      	bcc.n	8001132 <__aeabi_ddiv+0x326>
 8001130:	e102      	b.n	8001338 <__aeabi_ddiv+0x52c>
 8001132:	4282      	cmp	r2, r0
 8001134:	d900      	bls.n	8001138 <__aeabi_ddiv+0x32c>
 8001136:	e129      	b.n	800138c <__aeabi_ddiv+0x580>
 8001138:	d100      	bne.n	800113c <__aeabi_ddiv+0x330>
 800113a:	e124      	b.n	8001386 <__aeabi_ddiv+0x57a>
 800113c:	9b05      	ldr	r3, [sp, #20]
 800113e:	469b      	mov	fp, r3
 8001140:	1b2c      	subs	r4, r5, r4
 8001142:	42a5      	cmp	r5, r4
 8001144:	41ad      	sbcs	r5, r5
 8001146:	9b00      	ldr	r3, [sp, #0]
 8001148:	1a80      	subs	r0, r0, r2
 800114a:	426d      	negs	r5, r5
 800114c:	1b40      	subs	r0, r0, r5
 800114e:	4283      	cmp	r3, r0
 8001150:	d100      	bne.n	8001154 <__aeabi_ddiv+0x348>
 8001152:	e10f      	b.n	8001374 <__aeabi_ddiv+0x568>
 8001154:	9902      	ldr	r1, [sp, #8]
 8001156:	f7ff f879 	bl	800024c <__aeabi_uidivmod>
 800115a:	9a03      	ldr	r2, [sp, #12]
 800115c:	040b      	lsls	r3, r1, #16
 800115e:	4342      	muls	r2, r0
 8001160:	0c21      	lsrs	r1, r4, #16
 8001162:	0005      	movs	r5, r0
 8001164:	4319      	orrs	r1, r3
 8001166:	428a      	cmp	r2, r1
 8001168:	d900      	bls.n	800116c <__aeabi_ddiv+0x360>
 800116a:	e0cb      	b.n	8001304 <__aeabi_ddiv+0x4f8>
 800116c:	1a88      	subs	r0, r1, r2
 800116e:	9902      	ldr	r1, [sp, #8]
 8001170:	f7ff f86c 	bl	800024c <__aeabi_uidivmod>
 8001174:	9a03      	ldr	r2, [sp, #12]
 8001176:	0424      	lsls	r4, r4, #16
 8001178:	4342      	muls	r2, r0
 800117a:	0409      	lsls	r1, r1, #16
 800117c:	0c24      	lsrs	r4, r4, #16
 800117e:	0003      	movs	r3, r0
 8001180:	430c      	orrs	r4, r1
 8001182:	42a2      	cmp	r2, r4
 8001184:	d900      	bls.n	8001188 <__aeabi_ddiv+0x37c>
 8001186:	e0ca      	b.n	800131e <__aeabi_ddiv+0x512>
 8001188:	4641      	mov	r1, r8
 800118a:	1aa4      	subs	r4, r4, r2
 800118c:	042a      	lsls	r2, r5, #16
 800118e:	431a      	orrs	r2, r3
 8001190:	9f04      	ldr	r7, [sp, #16]
 8001192:	0413      	lsls	r3, r2, #16
 8001194:	0c1b      	lsrs	r3, r3, #16
 8001196:	4359      	muls	r1, r3
 8001198:	4640      	mov	r0, r8
 800119a:	437b      	muls	r3, r7
 800119c:	469c      	mov	ip, r3
 800119e:	0c15      	lsrs	r5, r2, #16
 80011a0:	4368      	muls	r0, r5
 80011a2:	0c0b      	lsrs	r3, r1, #16
 80011a4:	4484      	add	ip, r0
 80011a6:	4463      	add	r3, ip
 80011a8:	437d      	muls	r5, r7
 80011aa:	4298      	cmp	r0, r3
 80011ac:	d903      	bls.n	80011b6 <__aeabi_ddiv+0x3aa>
 80011ae:	2080      	movs	r0, #128	@ 0x80
 80011b0:	0240      	lsls	r0, r0, #9
 80011b2:	4684      	mov	ip, r0
 80011b4:	4465      	add	r5, ip
 80011b6:	0c18      	lsrs	r0, r3, #16
 80011b8:	0409      	lsls	r1, r1, #16
 80011ba:	041b      	lsls	r3, r3, #16
 80011bc:	0c09      	lsrs	r1, r1, #16
 80011be:	1940      	adds	r0, r0, r5
 80011c0:	185b      	adds	r3, r3, r1
 80011c2:	4284      	cmp	r4, r0
 80011c4:	d327      	bcc.n	8001216 <__aeabi_ddiv+0x40a>
 80011c6:	d023      	beq.n	8001210 <__aeabi_ddiv+0x404>
 80011c8:	2301      	movs	r3, #1
 80011ca:	0035      	movs	r5, r6
 80011cc:	431a      	orrs	r2, r3
 80011ce:	4b94      	ldr	r3, [pc, #592]	@ (8001420 <__aeabi_ddiv+0x614>)
 80011d0:	4453      	add	r3, sl
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	dd60      	ble.n	8001298 <__aeabi_ddiv+0x48c>
 80011d6:	0751      	lsls	r1, r2, #29
 80011d8:	d000      	beq.n	80011dc <__aeabi_ddiv+0x3d0>
 80011da:	e086      	b.n	80012ea <__aeabi_ddiv+0x4de>
 80011dc:	002e      	movs	r6, r5
 80011de:	08d1      	lsrs	r1, r2, #3
 80011e0:	465a      	mov	r2, fp
 80011e2:	01d2      	lsls	r2, r2, #7
 80011e4:	d506      	bpl.n	80011f4 <__aeabi_ddiv+0x3e8>
 80011e6:	465a      	mov	r2, fp
 80011e8:	4b8e      	ldr	r3, [pc, #568]	@ (8001424 <__aeabi_ddiv+0x618>)
 80011ea:	401a      	ands	r2, r3
 80011ec:	2380      	movs	r3, #128	@ 0x80
 80011ee:	4693      	mov	fp, r2
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	4453      	add	r3, sl
 80011f4:	4a8c      	ldr	r2, [pc, #560]	@ (8001428 <__aeabi_ddiv+0x61c>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	dd00      	ble.n	80011fc <__aeabi_ddiv+0x3f0>
 80011fa:	e680      	b.n	8000efe <__aeabi_ddiv+0xf2>
 80011fc:	465a      	mov	r2, fp
 80011fe:	0752      	lsls	r2, r2, #29
 8001200:	430a      	orrs	r2, r1
 8001202:	4690      	mov	r8, r2
 8001204:	465a      	mov	r2, fp
 8001206:	055b      	lsls	r3, r3, #21
 8001208:	0254      	lsls	r4, r2, #9
 800120a:	0b24      	lsrs	r4, r4, #12
 800120c:	0d5b      	lsrs	r3, r3, #21
 800120e:	e669      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8001210:	0035      	movs	r5, r6
 8001212:	2b00      	cmp	r3, #0
 8001214:	d0db      	beq.n	80011ce <__aeabi_ddiv+0x3c2>
 8001216:	9d00      	ldr	r5, [sp, #0]
 8001218:	1e51      	subs	r1, r2, #1
 800121a:	46ac      	mov	ip, r5
 800121c:	4464      	add	r4, ip
 800121e:	42ac      	cmp	r4, r5
 8001220:	d200      	bcs.n	8001224 <__aeabi_ddiv+0x418>
 8001222:	e09e      	b.n	8001362 <__aeabi_ddiv+0x556>
 8001224:	4284      	cmp	r4, r0
 8001226:	d200      	bcs.n	800122a <__aeabi_ddiv+0x41e>
 8001228:	e0e1      	b.n	80013ee <__aeabi_ddiv+0x5e2>
 800122a:	d100      	bne.n	800122e <__aeabi_ddiv+0x422>
 800122c:	e0ee      	b.n	800140c <__aeabi_ddiv+0x600>
 800122e:	000a      	movs	r2, r1
 8001230:	e7ca      	b.n	80011c8 <__aeabi_ddiv+0x3bc>
 8001232:	4542      	cmp	r2, r8
 8001234:	d900      	bls.n	8001238 <__aeabi_ddiv+0x42c>
 8001236:	e708      	b.n	800104a <__aeabi_ddiv+0x23e>
 8001238:	464b      	mov	r3, r9
 800123a:	07dc      	lsls	r4, r3, #31
 800123c:	0858      	lsrs	r0, r3, #1
 800123e:	4643      	mov	r3, r8
 8001240:	085b      	lsrs	r3, r3, #1
 8001242:	431c      	orrs	r4, r3
 8001244:	4643      	mov	r3, r8
 8001246:	07dd      	lsls	r5, r3, #31
 8001248:	e706      	b.n	8001058 <__aeabi_ddiv+0x24c>
 800124a:	f001 fa83 	bl	8002754 <__clzsi2>
 800124e:	2315      	movs	r3, #21
 8001250:	469c      	mov	ip, r3
 8001252:	4484      	add	ip, r0
 8001254:	0002      	movs	r2, r0
 8001256:	4663      	mov	r3, ip
 8001258:	3220      	adds	r2, #32
 800125a:	2b1c      	cmp	r3, #28
 800125c:	dc00      	bgt.n	8001260 <__aeabi_ddiv+0x454>
 800125e:	e692      	b.n	8000f86 <__aeabi_ddiv+0x17a>
 8001260:	0023      	movs	r3, r4
 8001262:	3808      	subs	r0, #8
 8001264:	4083      	lsls	r3, r0
 8001266:	4699      	mov	r9, r3
 8001268:	2300      	movs	r3, #0
 800126a:	4698      	mov	r8, r3
 800126c:	e69a      	b.n	8000fa4 <__aeabi_ddiv+0x198>
 800126e:	f001 fa71 	bl	8002754 <__clzsi2>
 8001272:	0002      	movs	r2, r0
 8001274:	0003      	movs	r3, r0
 8001276:	3215      	adds	r2, #21
 8001278:	3320      	adds	r3, #32
 800127a:	2a1c      	cmp	r2, #28
 800127c:	dc00      	bgt.n	8001280 <__aeabi_ddiv+0x474>
 800127e:	e65f      	b.n	8000f40 <__aeabi_ddiv+0x134>
 8001280:	9900      	ldr	r1, [sp, #0]
 8001282:	3808      	subs	r0, #8
 8001284:	4081      	lsls	r1, r0
 8001286:	2200      	movs	r2, #0
 8001288:	468b      	mov	fp, r1
 800128a:	e666      	b.n	8000f5a <__aeabi_ddiv+0x14e>
 800128c:	2200      	movs	r2, #0
 800128e:	002e      	movs	r6, r5
 8001290:	2400      	movs	r4, #0
 8001292:	4690      	mov	r8, r2
 8001294:	4b65      	ldr	r3, [pc, #404]	@ (800142c <__aeabi_ddiv+0x620>)
 8001296:	e625      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 8001298:	002e      	movs	r6, r5
 800129a:	2101      	movs	r1, #1
 800129c:	1ac9      	subs	r1, r1, r3
 800129e:	2938      	cmp	r1, #56	@ 0x38
 80012a0:	dd00      	ble.n	80012a4 <__aeabi_ddiv+0x498>
 80012a2:	e61b      	b.n	8000edc <__aeabi_ddiv+0xd0>
 80012a4:	291f      	cmp	r1, #31
 80012a6:	dc7e      	bgt.n	80013a6 <__aeabi_ddiv+0x59a>
 80012a8:	4861      	ldr	r0, [pc, #388]	@ (8001430 <__aeabi_ddiv+0x624>)
 80012aa:	0014      	movs	r4, r2
 80012ac:	4450      	add	r0, sl
 80012ae:	465b      	mov	r3, fp
 80012b0:	4082      	lsls	r2, r0
 80012b2:	4083      	lsls	r3, r0
 80012b4:	40cc      	lsrs	r4, r1
 80012b6:	1e50      	subs	r0, r2, #1
 80012b8:	4182      	sbcs	r2, r0
 80012ba:	4323      	orrs	r3, r4
 80012bc:	431a      	orrs	r2, r3
 80012be:	465b      	mov	r3, fp
 80012c0:	40cb      	lsrs	r3, r1
 80012c2:	0751      	lsls	r1, r2, #29
 80012c4:	d009      	beq.n	80012da <__aeabi_ddiv+0x4ce>
 80012c6:	210f      	movs	r1, #15
 80012c8:	4011      	ands	r1, r2
 80012ca:	2904      	cmp	r1, #4
 80012cc:	d005      	beq.n	80012da <__aeabi_ddiv+0x4ce>
 80012ce:	1d11      	adds	r1, r2, #4
 80012d0:	4291      	cmp	r1, r2
 80012d2:	4192      	sbcs	r2, r2
 80012d4:	4252      	negs	r2, r2
 80012d6:	189b      	adds	r3, r3, r2
 80012d8:	000a      	movs	r2, r1
 80012da:	0219      	lsls	r1, r3, #8
 80012dc:	d400      	bmi.n	80012e0 <__aeabi_ddiv+0x4d4>
 80012de:	e09b      	b.n	8001418 <__aeabi_ddiv+0x60c>
 80012e0:	2200      	movs	r2, #0
 80012e2:	2301      	movs	r3, #1
 80012e4:	2400      	movs	r4, #0
 80012e6:	4690      	mov	r8, r2
 80012e8:	e5fc      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 80012ea:	210f      	movs	r1, #15
 80012ec:	4011      	ands	r1, r2
 80012ee:	2904      	cmp	r1, #4
 80012f0:	d100      	bne.n	80012f4 <__aeabi_ddiv+0x4e8>
 80012f2:	e773      	b.n	80011dc <__aeabi_ddiv+0x3d0>
 80012f4:	1d11      	adds	r1, r2, #4
 80012f6:	4291      	cmp	r1, r2
 80012f8:	4192      	sbcs	r2, r2
 80012fa:	4252      	negs	r2, r2
 80012fc:	002e      	movs	r6, r5
 80012fe:	08c9      	lsrs	r1, r1, #3
 8001300:	4493      	add	fp, r2
 8001302:	e76d      	b.n	80011e0 <__aeabi_ddiv+0x3d4>
 8001304:	9b00      	ldr	r3, [sp, #0]
 8001306:	3d01      	subs	r5, #1
 8001308:	469c      	mov	ip, r3
 800130a:	4461      	add	r1, ip
 800130c:	428b      	cmp	r3, r1
 800130e:	d900      	bls.n	8001312 <__aeabi_ddiv+0x506>
 8001310:	e72c      	b.n	800116c <__aeabi_ddiv+0x360>
 8001312:	428a      	cmp	r2, r1
 8001314:	d800      	bhi.n	8001318 <__aeabi_ddiv+0x50c>
 8001316:	e729      	b.n	800116c <__aeabi_ddiv+0x360>
 8001318:	1e85      	subs	r5, r0, #2
 800131a:	4461      	add	r1, ip
 800131c:	e726      	b.n	800116c <__aeabi_ddiv+0x360>
 800131e:	9900      	ldr	r1, [sp, #0]
 8001320:	3b01      	subs	r3, #1
 8001322:	468c      	mov	ip, r1
 8001324:	4464      	add	r4, ip
 8001326:	42a1      	cmp	r1, r4
 8001328:	d900      	bls.n	800132c <__aeabi_ddiv+0x520>
 800132a:	e72d      	b.n	8001188 <__aeabi_ddiv+0x37c>
 800132c:	42a2      	cmp	r2, r4
 800132e:	d800      	bhi.n	8001332 <__aeabi_ddiv+0x526>
 8001330:	e72a      	b.n	8001188 <__aeabi_ddiv+0x37c>
 8001332:	1e83      	subs	r3, r0, #2
 8001334:	4464      	add	r4, ip
 8001336:	e727      	b.n	8001188 <__aeabi_ddiv+0x37c>
 8001338:	4287      	cmp	r7, r0
 800133a:	d000      	beq.n	800133e <__aeabi_ddiv+0x532>
 800133c:	e6fe      	b.n	800113c <__aeabi_ddiv+0x330>
 800133e:	45a9      	cmp	r9, r5
 8001340:	d900      	bls.n	8001344 <__aeabi_ddiv+0x538>
 8001342:	e6fb      	b.n	800113c <__aeabi_ddiv+0x330>
 8001344:	e6f5      	b.n	8001132 <__aeabi_ddiv+0x326>
 8001346:	42a2      	cmp	r2, r4
 8001348:	d800      	bhi.n	800134c <__aeabi_ddiv+0x540>
 800134a:	e6b9      	b.n	80010c0 <__aeabi_ddiv+0x2b4>
 800134c:	1e83      	subs	r3, r0, #2
 800134e:	4464      	add	r4, ip
 8001350:	e6b6      	b.n	80010c0 <__aeabi_ddiv+0x2b4>
 8001352:	428a      	cmp	r2, r1
 8001354:	d800      	bhi.n	8001358 <__aeabi_ddiv+0x54c>
 8001356:	e69f      	b.n	8001098 <__aeabi_ddiv+0x28c>
 8001358:	46bc      	mov	ip, r7
 800135a:	1e83      	subs	r3, r0, #2
 800135c:	4698      	mov	r8, r3
 800135e:	4461      	add	r1, ip
 8001360:	e69a      	b.n	8001098 <__aeabi_ddiv+0x28c>
 8001362:	000a      	movs	r2, r1
 8001364:	4284      	cmp	r4, r0
 8001366:	d000      	beq.n	800136a <__aeabi_ddiv+0x55e>
 8001368:	e72e      	b.n	80011c8 <__aeabi_ddiv+0x3bc>
 800136a:	454b      	cmp	r3, r9
 800136c:	d000      	beq.n	8001370 <__aeabi_ddiv+0x564>
 800136e:	e72b      	b.n	80011c8 <__aeabi_ddiv+0x3bc>
 8001370:	0035      	movs	r5, r6
 8001372:	e72c      	b.n	80011ce <__aeabi_ddiv+0x3c2>
 8001374:	4b2a      	ldr	r3, [pc, #168]	@ (8001420 <__aeabi_ddiv+0x614>)
 8001376:	4a2f      	ldr	r2, [pc, #188]	@ (8001434 <__aeabi_ddiv+0x628>)
 8001378:	4453      	add	r3, sl
 800137a:	4592      	cmp	sl, r2
 800137c:	db43      	blt.n	8001406 <__aeabi_ddiv+0x5fa>
 800137e:	2201      	movs	r2, #1
 8001380:	2100      	movs	r1, #0
 8001382:	4493      	add	fp, r2
 8001384:	e72c      	b.n	80011e0 <__aeabi_ddiv+0x3d4>
 8001386:	42ac      	cmp	r4, r5
 8001388:	d800      	bhi.n	800138c <__aeabi_ddiv+0x580>
 800138a:	e6d7      	b.n	800113c <__aeabi_ddiv+0x330>
 800138c:	2302      	movs	r3, #2
 800138e:	425b      	negs	r3, r3
 8001390:	469c      	mov	ip, r3
 8001392:	9900      	ldr	r1, [sp, #0]
 8001394:	444d      	add	r5, r9
 8001396:	454d      	cmp	r5, r9
 8001398:	419b      	sbcs	r3, r3
 800139a:	44e3      	add	fp, ip
 800139c:	468c      	mov	ip, r1
 800139e:	425b      	negs	r3, r3
 80013a0:	4463      	add	r3, ip
 80013a2:	18c0      	adds	r0, r0, r3
 80013a4:	e6cc      	b.n	8001140 <__aeabi_ddiv+0x334>
 80013a6:	201f      	movs	r0, #31
 80013a8:	4240      	negs	r0, r0
 80013aa:	1ac3      	subs	r3, r0, r3
 80013ac:	4658      	mov	r0, fp
 80013ae:	40d8      	lsrs	r0, r3
 80013b0:	2920      	cmp	r1, #32
 80013b2:	d004      	beq.n	80013be <__aeabi_ddiv+0x5b2>
 80013b4:	4659      	mov	r1, fp
 80013b6:	4b20      	ldr	r3, [pc, #128]	@ (8001438 <__aeabi_ddiv+0x62c>)
 80013b8:	4453      	add	r3, sl
 80013ba:	4099      	lsls	r1, r3
 80013bc:	430a      	orrs	r2, r1
 80013be:	1e53      	subs	r3, r2, #1
 80013c0:	419a      	sbcs	r2, r3
 80013c2:	2307      	movs	r3, #7
 80013c4:	0019      	movs	r1, r3
 80013c6:	4302      	orrs	r2, r0
 80013c8:	2400      	movs	r4, #0
 80013ca:	4011      	ands	r1, r2
 80013cc:	4213      	tst	r3, r2
 80013ce:	d009      	beq.n	80013e4 <__aeabi_ddiv+0x5d8>
 80013d0:	3308      	adds	r3, #8
 80013d2:	4013      	ands	r3, r2
 80013d4:	2b04      	cmp	r3, #4
 80013d6:	d01d      	beq.n	8001414 <__aeabi_ddiv+0x608>
 80013d8:	1d13      	adds	r3, r2, #4
 80013da:	4293      	cmp	r3, r2
 80013dc:	4189      	sbcs	r1, r1
 80013de:	001a      	movs	r2, r3
 80013e0:	4249      	negs	r1, r1
 80013e2:	0749      	lsls	r1, r1, #29
 80013e4:	08d2      	lsrs	r2, r2, #3
 80013e6:	430a      	orrs	r2, r1
 80013e8:	4690      	mov	r8, r2
 80013ea:	2300      	movs	r3, #0
 80013ec:	e57a      	b.n	8000ee4 <__aeabi_ddiv+0xd8>
 80013ee:	4649      	mov	r1, r9
 80013f0:	9f00      	ldr	r7, [sp, #0]
 80013f2:	004d      	lsls	r5, r1, #1
 80013f4:	454d      	cmp	r5, r9
 80013f6:	4189      	sbcs	r1, r1
 80013f8:	46bc      	mov	ip, r7
 80013fa:	4249      	negs	r1, r1
 80013fc:	4461      	add	r1, ip
 80013fe:	46a9      	mov	r9, r5
 8001400:	3a02      	subs	r2, #2
 8001402:	1864      	adds	r4, r4, r1
 8001404:	e7ae      	b.n	8001364 <__aeabi_ddiv+0x558>
 8001406:	2201      	movs	r2, #1
 8001408:	4252      	negs	r2, r2
 800140a:	e746      	b.n	800129a <__aeabi_ddiv+0x48e>
 800140c:	4599      	cmp	r9, r3
 800140e:	d3ee      	bcc.n	80013ee <__aeabi_ddiv+0x5e2>
 8001410:	000a      	movs	r2, r1
 8001412:	e7aa      	b.n	800136a <__aeabi_ddiv+0x55e>
 8001414:	2100      	movs	r1, #0
 8001416:	e7e5      	b.n	80013e4 <__aeabi_ddiv+0x5d8>
 8001418:	0759      	lsls	r1, r3, #29
 800141a:	025b      	lsls	r3, r3, #9
 800141c:	0b1c      	lsrs	r4, r3, #12
 800141e:	e7e1      	b.n	80013e4 <__aeabi_ddiv+0x5d8>
 8001420:	000003ff 	.word	0x000003ff
 8001424:	feffffff 	.word	0xfeffffff
 8001428:	000007fe 	.word	0x000007fe
 800142c:	000007ff 	.word	0x000007ff
 8001430:	0000041e 	.word	0x0000041e
 8001434:	fffffc02 	.word	0xfffffc02
 8001438:	0000043e 	.word	0x0000043e

0800143c <__eqdf2>:
 800143c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143e:	4657      	mov	r7, sl
 8001440:	46de      	mov	lr, fp
 8001442:	464e      	mov	r6, r9
 8001444:	4645      	mov	r5, r8
 8001446:	b5e0      	push	{r5, r6, r7, lr}
 8001448:	000d      	movs	r5, r1
 800144a:	0004      	movs	r4, r0
 800144c:	0fe8      	lsrs	r0, r5, #31
 800144e:	4683      	mov	fp, r0
 8001450:	0309      	lsls	r1, r1, #12
 8001452:	0fd8      	lsrs	r0, r3, #31
 8001454:	0b09      	lsrs	r1, r1, #12
 8001456:	4682      	mov	sl, r0
 8001458:	4819      	ldr	r0, [pc, #100]	@ (80014c0 <__eqdf2+0x84>)
 800145a:	468c      	mov	ip, r1
 800145c:	031f      	lsls	r7, r3, #12
 800145e:	0069      	lsls	r1, r5, #1
 8001460:	005e      	lsls	r6, r3, #1
 8001462:	0d49      	lsrs	r1, r1, #21
 8001464:	0b3f      	lsrs	r7, r7, #12
 8001466:	0d76      	lsrs	r6, r6, #21
 8001468:	4281      	cmp	r1, r0
 800146a:	d018      	beq.n	800149e <__eqdf2+0x62>
 800146c:	4286      	cmp	r6, r0
 800146e:	d00f      	beq.n	8001490 <__eqdf2+0x54>
 8001470:	2001      	movs	r0, #1
 8001472:	42b1      	cmp	r1, r6
 8001474:	d10d      	bne.n	8001492 <__eqdf2+0x56>
 8001476:	45bc      	cmp	ip, r7
 8001478:	d10b      	bne.n	8001492 <__eqdf2+0x56>
 800147a:	4294      	cmp	r4, r2
 800147c:	d109      	bne.n	8001492 <__eqdf2+0x56>
 800147e:	45d3      	cmp	fp, sl
 8001480:	d01c      	beq.n	80014bc <__eqdf2+0x80>
 8001482:	2900      	cmp	r1, #0
 8001484:	d105      	bne.n	8001492 <__eqdf2+0x56>
 8001486:	4660      	mov	r0, ip
 8001488:	4320      	orrs	r0, r4
 800148a:	1e43      	subs	r3, r0, #1
 800148c:	4198      	sbcs	r0, r3
 800148e:	e000      	b.n	8001492 <__eqdf2+0x56>
 8001490:	2001      	movs	r0, #1
 8001492:	bcf0      	pop	{r4, r5, r6, r7}
 8001494:	46bb      	mov	fp, r7
 8001496:	46b2      	mov	sl, r6
 8001498:	46a9      	mov	r9, r5
 800149a:	46a0      	mov	r8, r4
 800149c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149e:	2001      	movs	r0, #1
 80014a0:	428e      	cmp	r6, r1
 80014a2:	d1f6      	bne.n	8001492 <__eqdf2+0x56>
 80014a4:	4661      	mov	r1, ip
 80014a6:	4339      	orrs	r1, r7
 80014a8:	000f      	movs	r7, r1
 80014aa:	4317      	orrs	r7, r2
 80014ac:	4327      	orrs	r7, r4
 80014ae:	d1f0      	bne.n	8001492 <__eqdf2+0x56>
 80014b0:	465b      	mov	r3, fp
 80014b2:	4652      	mov	r2, sl
 80014b4:	1a98      	subs	r0, r3, r2
 80014b6:	1e43      	subs	r3, r0, #1
 80014b8:	4198      	sbcs	r0, r3
 80014ba:	e7ea      	b.n	8001492 <__eqdf2+0x56>
 80014bc:	2000      	movs	r0, #0
 80014be:	e7e8      	b.n	8001492 <__eqdf2+0x56>
 80014c0:	000007ff 	.word	0x000007ff

080014c4 <__gedf2>:
 80014c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c6:	4657      	mov	r7, sl
 80014c8:	464e      	mov	r6, r9
 80014ca:	4645      	mov	r5, r8
 80014cc:	46de      	mov	lr, fp
 80014ce:	b5e0      	push	{r5, r6, r7, lr}
 80014d0:	000d      	movs	r5, r1
 80014d2:	030e      	lsls	r6, r1, #12
 80014d4:	0049      	lsls	r1, r1, #1
 80014d6:	0d49      	lsrs	r1, r1, #21
 80014d8:	468a      	mov	sl, r1
 80014da:	0fdf      	lsrs	r7, r3, #31
 80014dc:	0fe9      	lsrs	r1, r5, #31
 80014de:	46bc      	mov	ip, r7
 80014e0:	b083      	sub	sp, #12
 80014e2:	4f2f      	ldr	r7, [pc, #188]	@ (80015a0 <__gedf2+0xdc>)
 80014e4:	0004      	movs	r4, r0
 80014e6:	4680      	mov	r8, r0
 80014e8:	9101      	str	r1, [sp, #4]
 80014ea:	0058      	lsls	r0, r3, #1
 80014ec:	0319      	lsls	r1, r3, #12
 80014ee:	4691      	mov	r9, r2
 80014f0:	0b36      	lsrs	r6, r6, #12
 80014f2:	0b09      	lsrs	r1, r1, #12
 80014f4:	0d40      	lsrs	r0, r0, #21
 80014f6:	45ba      	cmp	sl, r7
 80014f8:	d01d      	beq.n	8001536 <__gedf2+0x72>
 80014fa:	42b8      	cmp	r0, r7
 80014fc:	d00d      	beq.n	800151a <__gedf2+0x56>
 80014fe:	4657      	mov	r7, sl
 8001500:	2f00      	cmp	r7, #0
 8001502:	d12a      	bne.n	800155a <__gedf2+0x96>
 8001504:	4334      	orrs	r4, r6
 8001506:	2800      	cmp	r0, #0
 8001508:	d124      	bne.n	8001554 <__gedf2+0x90>
 800150a:	430a      	orrs	r2, r1
 800150c:	d036      	beq.n	800157c <__gedf2+0xb8>
 800150e:	2c00      	cmp	r4, #0
 8001510:	d141      	bne.n	8001596 <__gedf2+0xd2>
 8001512:	4663      	mov	r3, ip
 8001514:	0058      	lsls	r0, r3, #1
 8001516:	3801      	subs	r0, #1
 8001518:	e015      	b.n	8001546 <__gedf2+0x82>
 800151a:	4311      	orrs	r1, r2
 800151c:	d138      	bne.n	8001590 <__gedf2+0xcc>
 800151e:	4653      	mov	r3, sl
 8001520:	2b00      	cmp	r3, #0
 8001522:	d101      	bne.n	8001528 <__gedf2+0x64>
 8001524:	4326      	orrs	r6, r4
 8001526:	d0f4      	beq.n	8001512 <__gedf2+0x4e>
 8001528:	9b01      	ldr	r3, [sp, #4]
 800152a:	4563      	cmp	r3, ip
 800152c:	d107      	bne.n	800153e <__gedf2+0x7a>
 800152e:	9b01      	ldr	r3, [sp, #4]
 8001530:	0058      	lsls	r0, r3, #1
 8001532:	3801      	subs	r0, #1
 8001534:	e007      	b.n	8001546 <__gedf2+0x82>
 8001536:	4326      	orrs	r6, r4
 8001538:	d12a      	bne.n	8001590 <__gedf2+0xcc>
 800153a:	4550      	cmp	r0, sl
 800153c:	d021      	beq.n	8001582 <__gedf2+0xbe>
 800153e:	2001      	movs	r0, #1
 8001540:	9b01      	ldr	r3, [sp, #4]
 8001542:	425f      	negs	r7, r3
 8001544:	4338      	orrs	r0, r7
 8001546:	b003      	add	sp, #12
 8001548:	bcf0      	pop	{r4, r5, r6, r7}
 800154a:	46bb      	mov	fp, r7
 800154c:	46b2      	mov	sl, r6
 800154e:	46a9      	mov	r9, r5
 8001550:	46a0      	mov	r8, r4
 8001552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001554:	2c00      	cmp	r4, #0
 8001556:	d0dc      	beq.n	8001512 <__gedf2+0x4e>
 8001558:	e7e6      	b.n	8001528 <__gedf2+0x64>
 800155a:	2800      	cmp	r0, #0
 800155c:	d0ef      	beq.n	800153e <__gedf2+0x7a>
 800155e:	9b01      	ldr	r3, [sp, #4]
 8001560:	4563      	cmp	r3, ip
 8001562:	d1ec      	bne.n	800153e <__gedf2+0x7a>
 8001564:	4582      	cmp	sl, r0
 8001566:	dcea      	bgt.n	800153e <__gedf2+0x7a>
 8001568:	dbe1      	blt.n	800152e <__gedf2+0x6a>
 800156a:	428e      	cmp	r6, r1
 800156c:	d8e7      	bhi.n	800153e <__gedf2+0x7a>
 800156e:	d1de      	bne.n	800152e <__gedf2+0x6a>
 8001570:	45c8      	cmp	r8, r9
 8001572:	d8e4      	bhi.n	800153e <__gedf2+0x7a>
 8001574:	2000      	movs	r0, #0
 8001576:	45c8      	cmp	r8, r9
 8001578:	d2e5      	bcs.n	8001546 <__gedf2+0x82>
 800157a:	e7d8      	b.n	800152e <__gedf2+0x6a>
 800157c:	2c00      	cmp	r4, #0
 800157e:	d0e2      	beq.n	8001546 <__gedf2+0x82>
 8001580:	e7dd      	b.n	800153e <__gedf2+0x7a>
 8001582:	4311      	orrs	r1, r2
 8001584:	d104      	bne.n	8001590 <__gedf2+0xcc>
 8001586:	9b01      	ldr	r3, [sp, #4]
 8001588:	4563      	cmp	r3, ip
 800158a:	d1d8      	bne.n	800153e <__gedf2+0x7a>
 800158c:	2000      	movs	r0, #0
 800158e:	e7da      	b.n	8001546 <__gedf2+0x82>
 8001590:	2002      	movs	r0, #2
 8001592:	4240      	negs	r0, r0
 8001594:	e7d7      	b.n	8001546 <__gedf2+0x82>
 8001596:	9b01      	ldr	r3, [sp, #4]
 8001598:	4563      	cmp	r3, ip
 800159a:	d0e6      	beq.n	800156a <__gedf2+0xa6>
 800159c:	e7cf      	b.n	800153e <__gedf2+0x7a>
 800159e:	46c0      	nop			@ (mov r8, r8)
 80015a0:	000007ff 	.word	0x000007ff

080015a4 <__ledf2>:
 80015a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a6:	4657      	mov	r7, sl
 80015a8:	464e      	mov	r6, r9
 80015aa:	4645      	mov	r5, r8
 80015ac:	46de      	mov	lr, fp
 80015ae:	b5e0      	push	{r5, r6, r7, lr}
 80015b0:	000d      	movs	r5, r1
 80015b2:	030e      	lsls	r6, r1, #12
 80015b4:	0049      	lsls	r1, r1, #1
 80015b6:	0d49      	lsrs	r1, r1, #21
 80015b8:	468a      	mov	sl, r1
 80015ba:	0fdf      	lsrs	r7, r3, #31
 80015bc:	0fe9      	lsrs	r1, r5, #31
 80015be:	46bc      	mov	ip, r7
 80015c0:	b083      	sub	sp, #12
 80015c2:	4f2e      	ldr	r7, [pc, #184]	@ (800167c <__ledf2+0xd8>)
 80015c4:	0004      	movs	r4, r0
 80015c6:	4680      	mov	r8, r0
 80015c8:	9101      	str	r1, [sp, #4]
 80015ca:	0058      	lsls	r0, r3, #1
 80015cc:	0319      	lsls	r1, r3, #12
 80015ce:	4691      	mov	r9, r2
 80015d0:	0b36      	lsrs	r6, r6, #12
 80015d2:	0b09      	lsrs	r1, r1, #12
 80015d4:	0d40      	lsrs	r0, r0, #21
 80015d6:	45ba      	cmp	sl, r7
 80015d8:	d01e      	beq.n	8001618 <__ledf2+0x74>
 80015da:	42b8      	cmp	r0, r7
 80015dc:	d00d      	beq.n	80015fa <__ledf2+0x56>
 80015de:	4657      	mov	r7, sl
 80015e0:	2f00      	cmp	r7, #0
 80015e2:	d127      	bne.n	8001634 <__ledf2+0x90>
 80015e4:	4334      	orrs	r4, r6
 80015e6:	2800      	cmp	r0, #0
 80015e8:	d133      	bne.n	8001652 <__ledf2+0xae>
 80015ea:	430a      	orrs	r2, r1
 80015ec:	d034      	beq.n	8001658 <__ledf2+0xb4>
 80015ee:	2c00      	cmp	r4, #0
 80015f0:	d140      	bne.n	8001674 <__ledf2+0xd0>
 80015f2:	4663      	mov	r3, ip
 80015f4:	0058      	lsls	r0, r3, #1
 80015f6:	3801      	subs	r0, #1
 80015f8:	e015      	b.n	8001626 <__ledf2+0x82>
 80015fa:	4311      	orrs	r1, r2
 80015fc:	d112      	bne.n	8001624 <__ledf2+0x80>
 80015fe:	4653      	mov	r3, sl
 8001600:	2b00      	cmp	r3, #0
 8001602:	d101      	bne.n	8001608 <__ledf2+0x64>
 8001604:	4326      	orrs	r6, r4
 8001606:	d0f4      	beq.n	80015f2 <__ledf2+0x4e>
 8001608:	9b01      	ldr	r3, [sp, #4]
 800160a:	4563      	cmp	r3, ip
 800160c:	d01d      	beq.n	800164a <__ledf2+0xa6>
 800160e:	2001      	movs	r0, #1
 8001610:	9b01      	ldr	r3, [sp, #4]
 8001612:	425f      	negs	r7, r3
 8001614:	4338      	orrs	r0, r7
 8001616:	e006      	b.n	8001626 <__ledf2+0x82>
 8001618:	4326      	orrs	r6, r4
 800161a:	d103      	bne.n	8001624 <__ledf2+0x80>
 800161c:	4550      	cmp	r0, sl
 800161e:	d1f6      	bne.n	800160e <__ledf2+0x6a>
 8001620:	4311      	orrs	r1, r2
 8001622:	d01c      	beq.n	800165e <__ledf2+0xba>
 8001624:	2002      	movs	r0, #2
 8001626:	b003      	add	sp, #12
 8001628:	bcf0      	pop	{r4, r5, r6, r7}
 800162a:	46bb      	mov	fp, r7
 800162c:	46b2      	mov	sl, r6
 800162e:	46a9      	mov	r9, r5
 8001630:	46a0      	mov	r8, r4
 8001632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001634:	2800      	cmp	r0, #0
 8001636:	d0ea      	beq.n	800160e <__ledf2+0x6a>
 8001638:	9b01      	ldr	r3, [sp, #4]
 800163a:	4563      	cmp	r3, ip
 800163c:	d1e7      	bne.n	800160e <__ledf2+0x6a>
 800163e:	4582      	cmp	sl, r0
 8001640:	dce5      	bgt.n	800160e <__ledf2+0x6a>
 8001642:	db02      	blt.n	800164a <__ledf2+0xa6>
 8001644:	428e      	cmp	r6, r1
 8001646:	d8e2      	bhi.n	800160e <__ledf2+0x6a>
 8001648:	d00e      	beq.n	8001668 <__ledf2+0xc4>
 800164a:	9b01      	ldr	r3, [sp, #4]
 800164c:	0058      	lsls	r0, r3, #1
 800164e:	3801      	subs	r0, #1
 8001650:	e7e9      	b.n	8001626 <__ledf2+0x82>
 8001652:	2c00      	cmp	r4, #0
 8001654:	d0cd      	beq.n	80015f2 <__ledf2+0x4e>
 8001656:	e7d7      	b.n	8001608 <__ledf2+0x64>
 8001658:	2c00      	cmp	r4, #0
 800165a:	d0e4      	beq.n	8001626 <__ledf2+0x82>
 800165c:	e7d7      	b.n	800160e <__ledf2+0x6a>
 800165e:	9b01      	ldr	r3, [sp, #4]
 8001660:	2000      	movs	r0, #0
 8001662:	4563      	cmp	r3, ip
 8001664:	d0df      	beq.n	8001626 <__ledf2+0x82>
 8001666:	e7d2      	b.n	800160e <__ledf2+0x6a>
 8001668:	45c8      	cmp	r8, r9
 800166a:	d8d0      	bhi.n	800160e <__ledf2+0x6a>
 800166c:	2000      	movs	r0, #0
 800166e:	45c8      	cmp	r8, r9
 8001670:	d2d9      	bcs.n	8001626 <__ledf2+0x82>
 8001672:	e7ea      	b.n	800164a <__ledf2+0xa6>
 8001674:	9b01      	ldr	r3, [sp, #4]
 8001676:	4563      	cmp	r3, ip
 8001678:	d0e4      	beq.n	8001644 <__ledf2+0xa0>
 800167a:	e7c8      	b.n	800160e <__ledf2+0x6a>
 800167c:	000007ff 	.word	0x000007ff

08001680 <__aeabi_dmul>:
 8001680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001682:	4657      	mov	r7, sl
 8001684:	464e      	mov	r6, r9
 8001686:	46de      	mov	lr, fp
 8001688:	4645      	mov	r5, r8
 800168a:	b5e0      	push	{r5, r6, r7, lr}
 800168c:	001f      	movs	r7, r3
 800168e:	030b      	lsls	r3, r1, #12
 8001690:	0b1b      	lsrs	r3, r3, #12
 8001692:	0016      	movs	r6, r2
 8001694:	469a      	mov	sl, r3
 8001696:	0fca      	lsrs	r2, r1, #31
 8001698:	004b      	lsls	r3, r1, #1
 800169a:	0004      	movs	r4, r0
 800169c:	4691      	mov	r9, r2
 800169e:	b085      	sub	sp, #20
 80016a0:	0d5b      	lsrs	r3, r3, #21
 80016a2:	d100      	bne.n	80016a6 <__aeabi_dmul+0x26>
 80016a4:	e1cf      	b.n	8001a46 <__aeabi_dmul+0x3c6>
 80016a6:	4acd      	ldr	r2, [pc, #820]	@ (80019dc <__aeabi_dmul+0x35c>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d055      	beq.n	8001758 <__aeabi_dmul+0xd8>
 80016ac:	4651      	mov	r1, sl
 80016ae:	0f42      	lsrs	r2, r0, #29
 80016b0:	00c9      	lsls	r1, r1, #3
 80016b2:	430a      	orrs	r2, r1
 80016b4:	2180      	movs	r1, #128	@ 0x80
 80016b6:	0409      	lsls	r1, r1, #16
 80016b8:	4311      	orrs	r1, r2
 80016ba:	00c2      	lsls	r2, r0, #3
 80016bc:	4690      	mov	r8, r2
 80016be:	4ac8      	ldr	r2, [pc, #800]	@ (80019e0 <__aeabi_dmul+0x360>)
 80016c0:	468a      	mov	sl, r1
 80016c2:	4693      	mov	fp, r2
 80016c4:	449b      	add	fp, r3
 80016c6:	2300      	movs	r3, #0
 80016c8:	2500      	movs	r5, #0
 80016ca:	9302      	str	r3, [sp, #8]
 80016cc:	033c      	lsls	r4, r7, #12
 80016ce:	007b      	lsls	r3, r7, #1
 80016d0:	0ffa      	lsrs	r2, r7, #31
 80016d2:	9601      	str	r6, [sp, #4]
 80016d4:	0b24      	lsrs	r4, r4, #12
 80016d6:	0d5b      	lsrs	r3, r3, #21
 80016d8:	9200      	str	r2, [sp, #0]
 80016da:	d100      	bne.n	80016de <__aeabi_dmul+0x5e>
 80016dc:	e188      	b.n	80019f0 <__aeabi_dmul+0x370>
 80016de:	4abf      	ldr	r2, [pc, #764]	@ (80019dc <__aeabi_dmul+0x35c>)
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d100      	bne.n	80016e6 <__aeabi_dmul+0x66>
 80016e4:	e092      	b.n	800180c <__aeabi_dmul+0x18c>
 80016e6:	4abe      	ldr	r2, [pc, #760]	@ (80019e0 <__aeabi_dmul+0x360>)
 80016e8:	4694      	mov	ip, r2
 80016ea:	4463      	add	r3, ip
 80016ec:	449b      	add	fp, r3
 80016ee:	2d0a      	cmp	r5, #10
 80016f0:	dc42      	bgt.n	8001778 <__aeabi_dmul+0xf8>
 80016f2:	00e4      	lsls	r4, r4, #3
 80016f4:	0f73      	lsrs	r3, r6, #29
 80016f6:	4323      	orrs	r3, r4
 80016f8:	2480      	movs	r4, #128	@ 0x80
 80016fa:	4649      	mov	r1, r9
 80016fc:	0424      	lsls	r4, r4, #16
 80016fe:	431c      	orrs	r4, r3
 8001700:	00f3      	lsls	r3, r6, #3
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	9b00      	ldr	r3, [sp, #0]
 8001706:	2000      	movs	r0, #0
 8001708:	4059      	eors	r1, r3
 800170a:	b2cb      	uxtb	r3, r1
 800170c:	9303      	str	r3, [sp, #12]
 800170e:	2d02      	cmp	r5, #2
 8001710:	dc00      	bgt.n	8001714 <__aeabi_dmul+0x94>
 8001712:	e094      	b.n	800183e <__aeabi_dmul+0x1be>
 8001714:	2301      	movs	r3, #1
 8001716:	40ab      	lsls	r3, r5
 8001718:	001d      	movs	r5, r3
 800171a:	23a6      	movs	r3, #166	@ 0xa6
 800171c:	002a      	movs	r2, r5
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	401a      	ands	r2, r3
 8001722:	421d      	tst	r5, r3
 8001724:	d000      	beq.n	8001728 <__aeabi_dmul+0xa8>
 8001726:	e229      	b.n	8001b7c <__aeabi_dmul+0x4fc>
 8001728:	2390      	movs	r3, #144	@ 0x90
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	421d      	tst	r5, r3
 800172e:	d100      	bne.n	8001732 <__aeabi_dmul+0xb2>
 8001730:	e24d      	b.n	8001bce <__aeabi_dmul+0x54e>
 8001732:	2300      	movs	r3, #0
 8001734:	2480      	movs	r4, #128	@ 0x80
 8001736:	4699      	mov	r9, r3
 8001738:	0324      	lsls	r4, r4, #12
 800173a:	4ba8      	ldr	r3, [pc, #672]	@ (80019dc <__aeabi_dmul+0x35c>)
 800173c:	0010      	movs	r0, r2
 800173e:	464a      	mov	r2, r9
 8001740:	051b      	lsls	r3, r3, #20
 8001742:	4323      	orrs	r3, r4
 8001744:	07d2      	lsls	r2, r2, #31
 8001746:	4313      	orrs	r3, r2
 8001748:	0019      	movs	r1, r3
 800174a:	b005      	add	sp, #20
 800174c:	bcf0      	pop	{r4, r5, r6, r7}
 800174e:	46bb      	mov	fp, r7
 8001750:	46b2      	mov	sl, r6
 8001752:	46a9      	mov	r9, r5
 8001754:	46a0      	mov	r8, r4
 8001756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001758:	4652      	mov	r2, sl
 800175a:	4302      	orrs	r2, r0
 800175c:	4690      	mov	r8, r2
 800175e:	d000      	beq.n	8001762 <__aeabi_dmul+0xe2>
 8001760:	e1ac      	b.n	8001abc <__aeabi_dmul+0x43c>
 8001762:	469b      	mov	fp, r3
 8001764:	2302      	movs	r3, #2
 8001766:	4692      	mov	sl, r2
 8001768:	2508      	movs	r5, #8
 800176a:	9302      	str	r3, [sp, #8]
 800176c:	e7ae      	b.n	80016cc <__aeabi_dmul+0x4c>
 800176e:	9b00      	ldr	r3, [sp, #0]
 8001770:	46a2      	mov	sl, r4
 8001772:	4699      	mov	r9, r3
 8001774:	9b01      	ldr	r3, [sp, #4]
 8001776:	4698      	mov	r8, r3
 8001778:	9b02      	ldr	r3, [sp, #8]
 800177a:	2b02      	cmp	r3, #2
 800177c:	d100      	bne.n	8001780 <__aeabi_dmul+0x100>
 800177e:	e1ca      	b.n	8001b16 <__aeabi_dmul+0x496>
 8001780:	2b03      	cmp	r3, #3
 8001782:	d100      	bne.n	8001786 <__aeabi_dmul+0x106>
 8001784:	e192      	b.n	8001aac <__aeabi_dmul+0x42c>
 8001786:	2b01      	cmp	r3, #1
 8001788:	d110      	bne.n	80017ac <__aeabi_dmul+0x12c>
 800178a:	2300      	movs	r3, #0
 800178c:	2400      	movs	r4, #0
 800178e:	2200      	movs	r2, #0
 8001790:	e7d4      	b.n	800173c <__aeabi_dmul+0xbc>
 8001792:	2201      	movs	r2, #1
 8001794:	087b      	lsrs	r3, r7, #1
 8001796:	403a      	ands	r2, r7
 8001798:	4313      	orrs	r3, r2
 800179a:	4652      	mov	r2, sl
 800179c:	07d2      	lsls	r2, r2, #31
 800179e:	4313      	orrs	r3, r2
 80017a0:	4698      	mov	r8, r3
 80017a2:	4653      	mov	r3, sl
 80017a4:	085b      	lsrs	r3, r3, #1
 80017a6:	469a      	mov	sl, r3
 80017a8:	9b03      	ldr	r3, [sp, #12]
 80017aa:	4699      	mov	r9, r3
 80017ac:	465b      	mov	r3, fp
 80017ae:	1c58      	adds	r0, r3, #1
 80017b0:	2380      	movs	r3, #128	@ 0x80
 80017b2:	00db      	lsls	r3, r3, #3
 80017b4:	445b      	add	r3, fp
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	dc00      	bgt.n	80017bc <__aeabi_dmul+0x13c>
 80017ba:	e1b1      	b.n	8001b20 <__aeabi_dmul+0x4a0>
 80017bc:	4642      	mov	r2, r8
 80017be:	0752      	lsls	r2, r2, #29
 80017c0:	d00b      	beq.n	80017da <__aeabi_dmul+0x15a>
 80017c2:	220f      	movs	r2, #15
 80017c4:	4641      	mov	r1, r8
 80017c6:	400a      	ands	r2, r1
 80017c8:	2a04      	cmp	r2, #4
 80017ca:	d006      	beq.n	80017da <__aeabi_dmul+0x15a>
 80017cc:	4642      	mov	r2, r8
 80017ce:	1d11      	adds	r1, r2, #4
 80017d0:	4541      	cmp	r1, r8
 80017d2:	4192      	sbcs	r2, r2
 80017d4:	4688      	mov	r8, r1
 80017d6:	4252      	negs	r2, r2
 80017d8:	4492      	add	sl, r2
 80017da:	4652      	mov	r2, sl
 80017dc:	01d2      	lsls	r2, r2, #7
 80017de:	d506      	bpl.n	80017ee <__aeabi_dmul+0x16e>
 80017e0:	4652      	mov	r2, sl
 80017e2:	4b80      	ldr	r3, [pc, #512]	@ (80019e4 <__aeabi_dmul+0x364>)
 80017e4:	401a      	ands	r2, r3
 80017e6:	2380      	movs	r3, #128	@ 0x80
 80017e8:	4692      	mov	sl, r2
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	18c3      	adds	r3, r0, r3
 80017ee:	4a7e      	ldr	r2, [pc, #504]	@ (80019e8 <__aeabi_dmul+0x368>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	dd00      	ble.n	80017f6 <__aeabi_dmul+0x176>
 80017f4:	e18f      	b.n	8001b16 <__aeabi_dmul+0x496>
 80017f6:	4642      	mov	r2, r8
 80017f8:	08d1      	lsrs	r1, r2, #3
 80017fa:	4652      	mov	r2, sl
 80017fc:	0752      	lsls	r2, r2, #29
 80017fe:	430a      	orrs	r2, r1
 8001800:	4651      	mov	r1, sl
 8001802:	055b      	lsls	r3, r3, #21
 8001804:	024c      	lsls	r4, r1, #9
 8001806:	0b24      	lsrs	r4, r4, #12
 8001808:	0d5b      	lsrs	r3, r3, #21
 800180a:	e797      	b.n	800173c <__aeabi_dmul+0xbc>
 800180c:	4b73      	ldr	r3, [pc, #460]	@ (80019dc <__aeabi_dmul+0x35c>)
 800180e:	4326      	orrs	r6, r4
 8001810:	469c      	mov	ip, r3
 8001812:	44e3      	add	fp, ip
 8001814:	2e00      	cmp	r6, #0
 8001816:	d100      	bne.n	800181a <__aeabi_dmul+0x19a>
 8001818:	e16f      	b.n	8001afa <__aeabi_dmul+0x47a>
 800181a:	2303      	movs	r3, #3
 800181c:	4649      	mov	r1, r9
 800181e:	431d      	orrs	r5, r3
 8001820:	9b00      	ldr	r3, [sp, #0]
 8001822:	4059      	eors	r1, r3
 8001824:	b2cb      	uxtb	r3, r1
 8001826:	9303      	str	r3, [sp, #12]
 8001828:	2d0a      	cmp	r5, #10
 800182a:	dd00      	ble.n	800182e <__aeabi_dmul+0x1ae>
 800182c:	e133      	b.n	8001a96 <__aeabi_dmul+0x416>
 800182e:	2301      	movs	r3, #1
 8001830:	40ab      	lsls	r3, r5
 8001832:	001d      	movs	r5, r3
 8001834:	2303      	movs	r3, #3
 8001836:	9302      	str	r3, [sp, #8]
 8001838:	2288      	movs	r2, #136	@ 0x88
 800183a:	422a      	tst	r2, r5
 800183c:	d197      	bne.n	800176e <__aeabi_dmul+0xee>
 800183e:	4642      	mov	r2, r8
 8001840:	4643      	mov	r3, r8
 8001842:	0412      	lsls	r2, r2, #16
 8001844:	0c12      	lsrs	r2, r2, #16
 8001846:	0016      	movs	r6, r2
 8001848:	9801      	ldr	r0, [sp, #4]
 800184a:	0c1d      	lsrs	r5, r3, #16
 800184c:	0c03      	lsrs	r3, r0, #16
 800184e:	0400      	lsls	r0, r0, #16
 8001850:	0c00      	lsrs	r0, r0, #16
 8001852:	4346      	muls	r6, r0
 8001854:	46b4      	mov	ip, r6
 8001856:	001e      	movs	r6, r3
 8001858:	436e      	muls	r6, r5
 800185a:	9600      	str	r6, [sp, #0]
 800185c:	0016      	movs	r6, r2
 800185e:	0007      	movs	r7, r0
 8001860:	435e      	muls	r6, r3
 8001862:	4661      	mov	r1, ip
 8001864:	46b0      	mov	r8, r6
 8001866:	436f      	muls	r7, r5
 8001868:	0c0e      	lsrs	r6, r1, #16
 800186a:	44b8      	add	r8, r7
 800186c:	4446      	add	r6, r8
 800186e:	42b7      	cmp	r7, r6
 8001870:	d905      	bls.n	800187e <__aeabi_dmul+0x1fe>
 8001872:	2180      	movs	r1, #128	@ 0x80
 8001874:	0249      	lsls	r1, r1, #9
 8001876:	4688      	mov	r8, r1
 8001878:	9f00      	ldr	r7, [sp, #0]
 800187a:	4447      	add	r7, r8
 800187c:	9700      	str	r7, [sp, #0]
 800187e:	4661      	mov	r1, ip
 8001880:	0409      	lsls	r1, r1, #16
 8001882:	0c09      	lsrs	r1, r1, #16
 8001884:	0c37      	lsrs	r7, r6, #16
 8001886:	0436      	lsls	r6, r6, #16
 8001888:	468c      	mov	ip, r1
 800188a:	0031      	movs	r1, r6
 800188c:	4461      	add	r1, ip
 800188e:	9101      	str	r1, [sp, #4]
 8001890:	0011      	movs	r1, r2
 8001892:	0c26      	lsrs	r6, r4, #16
 8001894:	0424      	lsls	r4, r4, #16
 8001896:	0c24      	lsrs	r4, r4, #16
 8001898:	4361      	muls	r1, r4
 800189a:	468c      	mov	ip, r1
 800189c:	0021      	movs	r1, r4
 800189e:	4369      	muls	r1, r5
 80018a0:	4689      	mov	r9, r1
 80018a2:	4661      	mov	r1, ip
 80018a4:	0c09      	lsrs	r1, r1, #16
 80018a6:	4688      	mov	r8, r1
 80018a8:	4372      	muls	r2, r6
 80018aa:	444a      	add	r2, r9
 80018ac:	4442      	add	r2, r8
 80018ae:	4375      	muls	r5, r6
 80018b0:	4591      	cmp	r9, r2
 80018b2:	d903      	bls.n	80018bc <__aeabi_dmul+0x23c>
 80018b4:	2180      	movs	r1, #128	@ 0x80
 80018b6:	0249      	lsls	r1, r1, #9
 80018b8:	4688      	mov	r8, r1
 80018ba:	4445      	add	r5, r8
 80018bc:	0c11      	lsrs	r1, r2, #16
 80018be:	4688      	mov	r8, r1
 80018c0:	4661      	mov	r1, ip
 80018c2:	0409      	lsls	r1, r1, #16
 80018c4:	0c09      	lsrs	r1, r1, #16
 80018c6:	468c      	mov	ip, r1
 80018c8:	0412      	lsls	r2, r2, #16
 80018ca:	4462      	add	r2, ip
 80018cc:	18b9      	adds	r1, r7, r2
 80018ce:	9102      	str	r1, [sp, #8]
 80018d0:	4651      	mov	r1, sl
 80018d2:	0c09      	lsrs	r1, r1, #16
 80018d4:	468c      	mov	ip, r1
 80018d6:	4651      	mov	r1, sl
 80018d8:	040f      	lsls	r7, r1, #16
 80018da:	0c3f      	lsrs	r7, r7, #16
 80018dc:	0039      	movs	r1, r7
 80018de:	4341      	muls	r1, r0
 80018e0:	4445      	add	r5, r8
 80018e2:	4688      	mov	r8, r1
 80018e4:	4661      	mov	r1, ip
 80018e6:	4341      	muls	r1, r0
 80018e8:	468a      	mov	sl, r1
 80018ea:	4641      	mov	r1, r8
 80018ec:	4660      	mov	r0, ip
 80018ee:	0c09      	lsrs	r1, r1, #16
 80018f0:	4689      	mov	r9, r1
 80018f2:	4358      	muls	r0, r3
 80018f4:	437b      	muls	r3, r7
 80018f6:	4453      	add	r3, sl
 80018f8:	444b      	add	r3, r9
 80018fa:	459a      	cmp	sl, r3
 80018fc:	d903      	bls.n	8001906 <__aeabi_dmul+0x286>
 80018fe:	2180      	movs	r1, #128	@ 0x80
 8001900:	0249      	lsls	r1, r1, #9
 8001902:	4689      	mov	r9, r1
 8001904:	4448      	add	r0, r9
 8001906:	0c19      	lsrs	r1, r3, #16
 8001908:	4689      	mov	r9, r1
 800190a:	4641      	mov	r1, r8
 800190c:	0409      	lsls	r1, r1, #16
 800190e:	0c09      	lsrs	r1, r1, #16
 8001910:	4688      	mov	r8, r1
 8001912:	0039      	movs	r1, r7
 8001914:	4361      	muls	r1, r4
 8001916:	041b      	lsls	r3, r3, #16
 8001918:	4443      	add	r3, r8
 800191a:	4688      	mov	r8, r1
 800191c:	4661      	mov	r1, ip
 800191e:	434c      	muls	r4, r1
 8001920:	4371      	muls	r1, r6
 8001922:	468c      	mov	ip, r1
 8001924:	4641      	mov	r1, r8
 8001926:	4377      	muls	r7, r6
 8001928:	0c0e      	lsrs	r6, r1, #16
 800192a:	193f      	adds	r7, r7, r4
 800192c:	19f6      	adds	r6, r6, r7
 800192e:	4448      	add	r0, r9
 8001930:	42b4      	cmp	r4, r6
 8001932:	d903      	bls.n	800193c <__aeabi_dmul+0x2bc>
 8001934:	2180      	movs	r1, #128	@ 0x80
 8001936:	0249      	lsls	r1, r1, #9
 8001938:	4689      	mov	r9, r1
 800193a:	44cc      	add	ip, r9
 800193c:	9902      	ldr	r1, [sp, #8]
 800193e:	9f00      	ldr	r7, [sp, #0]
 8001940:	4689      	mov	r9, r1
 8001942:	0431      	lsls	r1, r6, #16
 8001944:	444f      	add	r7, r9
 8001946:	4689      	mov	r9, r1
 8001948:	4641      	mov	r1, r8
 800194a:	4297      	cmp	r7, r2
 800194c:	4192      	sbcs	r2, r2
 800194e:	040c      	lsls	r4, r1, #16
 8001950:	0c24      	lsrs	r4, r4, #16
 8001952:	444c      	add	r4, r9
 8001954:	18ff      	adds	r7, r7, r3
 8001956:	4252      	negs	r2, r2
 8001958:	1964      	adds	r4, r4, r5
 800195a:	18a1      	adds	r1, r4, r2
 800195c:	429f      	cmp	r7, r3
 800195e:	419b      	sbcs	r3, r3
 8001960:	4688      	mov	r8, r1
 8001962:	4682      	mov	sl, r0
 8001964:	425b      	negs	r3, r3
 8001966:	4699      	mov	r9, r3
 8001968:	4590      	cmp	r8, r2
 800196a:	4192      	sbcs	r2, r2
 800196c:	42ac      	cmp	r4, r5
 800196e:	41a4      	sbcs	r4, r4
 8001970:	44c2      	add	sl, r8
 8001972:	44d1      	add	r9, sl
 8001974:	4252      	negs	r2, r2
 8001976:	4264      	negs	r4, r4
 8001978:	4314      	orrs	r4, r2
 800197a:	4599      	cmp	r9, r3
 800197c:	419b      	sbcs	r3, r3
 800197e:	4582      	cmp	sl, r0
 8001980:	4192      	sbcs	r2, r2
 8001982:	425b      	negs	r3, r3
 8001984:	4252      	negs	r2, r2
 8001986:	4313      	orrs	r3, r2
 8001988:	464a      	mov	r2, r9
 800198a:	0c36      	lsrs	r6, r6, #16
 800198c:	19a4      	adds	r4, r4, r6
 800198e:	18e3      	adds	r3, r4, r3
 8001990:	4463      	add	r3, ip
 8001992:	025b      	lsls	r3, r3, #9
 8001994:	0dd2      	lsrs	r2, r2, #23
 8001996:	431a      	orrs	r2, r3
 8001998:	9901      	ldr	r1, [sp, #4]
 800199a:	4692      	mov	sl, r2
 800199c:	027a      	lsls	r2, r7, #9
 800199e:	430a      	orrs	r2, r1
 80019a0:	1e50      	subs	r0, r2, #1
 80019a2:	4182      	sbcs	r2, r0
 80019a4:	0dff      	lsrs	r7, r7, #23
 80019a6:	4317      	orrs	r7, r2
 80019a8:	464a      	mov	r2, r9
 80019aa:	0252      	lsls	r2, r2, #9
 80019ac:	4317      	orrs	r7, r2
 80019ae:	46b8      	mov	r8, r7
 80019b0:	01db      	lsls	r3, r3, #7
 80019b2:	d500      	bpl.n	80019b6 <__aeabi_dmul+0x336>
 80019b4:	e6ed      	b.n	8001792 <__aeabi_dmul+0x112>
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <__aeabi_dmul+0x36c>)
 80019b8:	9a03      	ldr	r2, [sp, #12]
 80019ba:	445b      	add	r3, fp
 80019bc:	4691      	mov	r9, r2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	dc00      	bgt.n	80019c4 <__aeabi_dmul+0x344>
 80019c2:	e0ac      	b.n	8001b1e <__aeabi_dmul+0x49e>
 80019c4:	003a      	movs	r2, r7
 80019c6:	0752      	lsls	r2, r2, #29
 80019c8:	d100      	bne.n	80019cc <__aeabi_dmul+0x34c>
 80019ca:	e710      	b.n	80017ee <__aeabi_dmul+0x16e>
 80019cc:	220f      	movs	r2, #15
 80019ce:	4658      	mov	r0, fp
 80019d0:	403a      	ands	r2, r7
 80019d2:	2a04      	cmp	r2, #4
 80019d4:	d000      	beq.n	80019d8 <__aeabi_dmul+0x358>
 80019d6:	e6f9      	b.n	80017cc <__aeabi_dmul+0x14c>
 80019d8:	e709      	b.n	80017ee <__aeabi_dmul+0x16e>
 80019da:	46c0      	nop			@ (mov r8, r8)
 80019dc:	000007ff 	.word	0x000007ff
 80019e0:	fffffc01 	.word	0xfffffc01
 80019e4:	feffffff 	.word	0xfeffffff
 80019e8:	000007fe 	.word	0x000007fe
 80019ec:	000003ff 	.word	0x000003ff
 80019f0:	0022      	movs	r2, r4
 80019f2:	4332      	orrs	r2, r6
 80019f4:	d06f      	beq.n	8001ad6 <__aeabi_dmul+0x456>
 80019f6:	2c00      	cmp	r4, #0
 80019f8:	d100      	bne.n	80019fc <__aeabi_dmul+0x37c>
 80019fa:	e0c2      	b.n	8001b82 <__aeabi_dmul+0x502>
 80019fc:	0020      	movs	r0, r4
 80019fe:	f000 fea9 	bl	8002754 <__clzsi2>
 8001a02:	0002      	movs	r2, r0
 8001a04:	0003      	movs	r3, r0
 8001a06:	3a0b      	subs	r2, #11
 8001a08:	201d      	movs	r0, #29
 8001a0a:	1a82      	subs	r2, r0, r2
 8001a0c:	0030      	movs	r0, r6
 8001a0e:	0019      	movs	r1, r3
 8001a10:	40d0      	lsrs	r0, r2
 8001a12:	3908      	subs	r1, #8
 8001a14:	408c      	lsls	r4, r1
 8001a16:	0002      	movs	r2, r0
 8001a18:	4322      	orrs	r2, r4
 8001a1a:	0034      	movs	r4, r6
 8001a1c:	408c      	lsls	r4, r1
 8001a1e:	4659      	mov	r1, fp
 8001a20:	1acb      	subs	r3, r1, r3
 8001a22:	4986      	ldr	r1, [pc, #536]	@ (8001c3c <__aeabi_dmul+0x5bc>)
 8001a24:	468b      	mov	fp, r1
 8001a26:	449b      	add	fp, r3
 8001a28:	2d0a      	cmp	r5, #10
 8001a2a:	dd00      	ble.n	8001a2e <__aeabi_dmul+0x3ae>
 8001a2c:	e6a4      	b.n	8001778 <__aeabi_dmul+0xf8>
 8001a2e:	4649      	mov	r1, r9
 8001a30:	9b00      	ldr	r3, [sp, #0]
 8001a32:	9401      	str	r4, [sp, #4]
 8001a34:	4059      	eors	r1, r3
 8001a36:	b2cb      	uxtb	r3, r1
 8001a38:	0014      	movs	r4, r2
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	9303      	str	r3, [sp, #12]
 8001a3e:	2d02      	cmp	r5, #2
 8001a40:	dd00      	ble.n	8001a44 <__aeabi_dmul+0x3c4>
 8001a42:	e667      	b.n	8001714 <__aeabi_dmul+0x94>
 8001a44:	e6fb      	b.n	800183e <__aeabi_dmul+0x1be>
 8001a46:	4653      	mov	r3, sl
 8001a48:	4303      	orrs	r3, r0
 8001a4a:	4698      	mov	r8, r3
 8001a4c:	d03c      	beq.n	8001ac8 <__aeabi_dmul+0x448>
 8001a4e:	4653      	mov	r3, sl
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d100      	bne.n	8001a56 <__aeabi_dmul+0x3d6>
 8001a54:	e0a3      	b.n	8001b9e <__aeabi_dmul+0x51e>
 8001a56:	4650      	mov	r0, sl
 8001a58:	f000 fe7c 	bl	8002754 <__clzsi2>
 8001a5c:	230b      	movs	r3, #11
 8001a5e:	425b      	negs	r3, r3
 8001a60:	469c      	mov	ip, r3
 8001a62:	0002      	movs	r2, r0
 8001a64:	4484      	add	ip, r0
 8001a66:	0011      	movs	r1, r2
 8001a68:	4650      	mov	r0, sl
 8001a6a:	3908      	subs	r1, #8
 8001a6c:	4088      	lsls	r0, r1
 8001a6e:	231d      	movs	r3, #29
 8001a70:	4680      	mov	r8, r0
 8001a72:	4660      	mov	r0, ip
 8001a74:	1a1b      	subs	r3, r3, r0
 8001a76:	0020      	movs	r0, r4
 8001a78:	40d8      	lsrs	r0, r3
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	4640      	mov	r0, r8
 8001a7e:	4303      	orrs	r3, r0
 8001a80:	469a      	mov	sl, r3
 8001a82:	0023      	movs	r3, r4
 8001a84:	408b      	lsls	r3, r1
 8001a86:	4698      	mov	r8, r3
 8001a88:	4b6c      	ldr	r3, [pc, #432]	@ (8001c3c <__aeabi_dmul+0x5bc>)
 8001a8a:	2500      	movs	r5, #0
 8001a8c:	1a9b      	subs	r3, r3, r2
 8001a8e:	469b      	mov	fp, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	9302      	str	r3, [sp, #8]
 8001a94:	e61a      	b.n	80016cc <__aeabi_dmul+0x4c>
 8001a96:	2d0f      	cmp	r5, #15
 8001a98:	d000      	beq.n	8001a9c <__aeabi_dmul+0x41c>
 8001a9a:	e0c9      	b.n	8001c30 <__aeabi_dmul+0x5b0>
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	4652      	mov	r2, sl
 8001aa0:	031b      	lsls	r3, r3, #12
 8001aa2:	421a      	tst	r2, r3
 8001aa4:	d002      	beq.n	8001aac <__aeabi_dmul+0x42c>
 8001aa6:	421c      	tst	r4, r3
 8001aa8:	d100      	bne.n	8001aac <__aeabi_dmul+0x42c>
 8001aaa:	e092      	b.n	8001bd2 <__aeabi_dmul+0x552>
 8001aac:	2480      	movs	r4, #128	@ 0x80
 8001aae:	4653      	mov	r3, sl
 8001ab0:	0324      	lsls	r4, r4, #12
 8001ab2:	431c      	orrs	r4, r3
 8001ab4:	0324      	lsls	r4, r4, #12
 8001ab6:	4642      	mov	r2, r8
 8001ab8:	0b24      	lsrs	r4, r4, #12
 8001aba:	e63e      	b.n	800173a <__aeabi_dmul+0xba>
 8001abc:	469b      	mov	fp, r3
 8001abe:	2303      	movs	r3, #3
 8001ac0:	4680      	mov	r8, r0
 8001ac2:	250c      	movs	r5, #12
 8001ac4:	9302      	str	r3, [sp, #8]
 8001ac6:	e601      	b.n	80016cc <__aeabi_dmul+0x4c>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	469a      	mov	sl, r3
 8001acc:	469b      	mov	fp, r3
 8001ace:	3301      	adds	r3, #1
 8001ad0:	2504      	movs	r5, #4
 8001ad2:	9302      	str	r3, [sp, #8]
 8001ad4:	e5fa      	b.n	80016cc <__aeabi_dmul+0x4c>
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	430d      	orrs	r5, r1
 8001ada:	2d0a      	cmp	r5, #10
 8001adc:	dd00      	ble.n	8001ae0 <__aeabi_dmul+0x460>
 8001ade:	e64b      	b.n	8001778 <__aeabi_dmul+0xf8>
 8001ae0:	4649      	mov	r1, r9
 8001ae2:	9800      	ldr	r0, [sp, #0]
 8001ae4:	4041      	eors	r1, r0
 8001ae6:	b2c9      	uxtb	r1, r1
 8001ae8:	9103      	str	r1, [sp, #12]
 8001aea:	2d02      	cmp	r5, #2
 8001aec:	dc00      	bgt.n	8001af0 <__aeabi_dmul+0x470>
 8001aee:	e096      	b.n	8001c1e <__aeabi_dmul+0x59e>
 8001af0:	2300      	movs	r3, #0
 8001af2:	2400      	movs	r4, #0
 8001af4:	2001      	movs	r0, #1
 8001af6:	9301      	str	r3, [sp, #4]
 8001af8:	e60c      	b.n	8001714 <__aeabi_dmul+0x94>
 8001afa:	4649      	mov	r1, r9
 8001afc:	2302      	movs	r3, #2
 8001afe:	9a00      	ldr	r2, [sp, #0]
 8001b00:	432b      	orrs	r3, r5
 8001b02:	4051      	eors	r1, r2
 8001b04:	b2ca      	uxtb	r2, r1
 8001b06:	9203      	str	r2, [sp, #12]
 8001b08:	2b0a      	cmp	r3, #10
 8001b0a:	dd00      	ble.n	8001b0e <__aeabi_dmul+0x48e>
 8001b0c:	e634      	b.n	8001778 <__aeabi_dmul+0xf8>
 8001b0e:	2d00      	cmp	r5, #0
 8001b10:	d157      	bne.n	8001bc2 <__aeabi_dmul+0x542>
 8001b12:	9b03      	ldr	r3, [sp, #12]
 8001b14:	4699      	mov	r9, r3
 8001b16:	2400      	movs	r4, #0
 8001b18:	2200      	movs	r2, #0
 8001b1a:	4b49      	ldr	r3, [pc, #292]	@ (8001c40 <__aeabi_dmul+0x5c0>)
 8001b1c:	e60e      	b.n	800173c <__aeabi_dmul+0xbc>
 8001b1e:	4658      	mov	r0, fp
 8001b20:	2101      	movs	r1, #1
 8001b22:	1ac9      	subs	r1, r1, r3
 8001b24:	2938      	cmp	r1, #56	@ 0x38
 8001b26:	dd00      	ble.n	8001b2a <__aeabi_dmul+0x4aa>
 8001b28:	e62f      	b.n	800178a <__aeabi_dmul+0x10a>
 8001b2a:	291f      	cmp	r1, #31
 8001b2c:	dd56      	ble.n	8001bdc <__aeabi_dmul+0x55c>
 8001b2e:	221f      	movs	r2, #31
 8001b30:	4654      	mov	r4, sl
 8001b32:	4252      	negs	r2, r2
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	40dc      	lsrs	r4, r3
 8001b38:	2920      	cmp	r1, #32
 8001b3a:	d007      	beq.n	8001b4c <__aeabi_dmul+0x4cc>
 8001b3c:	4b41      	ldr	r3, [pc, #260]	@ (8001c44 <__aeabi_dmul+0x5c4>)
 8001b3e:	4642      	mov	r2, r8
 8001b40:	469c      	mov	ip, r3
 8001b42:	4653      	mov	r3, sl
 8001b44:	4460      	add	r0, ip
 8001b46:	4083      	lsls	r3, r0
 8001b48:	431a      	orrs	r2, r3
 8001b4a:	4690      	mov	r8, r2
 8001b4c:	4642      	mov	r2, r8
 8001b4e:	2107      	movs	r1, #7
 8001b50:	1e53      	subs	r3, r2, #1
 8001b52:	419a      	sbcs	r2, r3
 8001b54:	000b      	movs	r3, r1
 8001b56:	4322      	orrs	r2, r4
 8001b58:	4013      	ands	r3, r2
 8001b5a:	2400      	movs	r4, #0
 8001b5c:	4211      	tst	r1, r2
 8001b5e:	d009      	beq.n	8001b74 <__aeabi_dmul+0x4f4>
 8001b60:	230f      	movs	r3, #15
 8001b62:	4013      	ands	r3, r2
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d05d      	beq.n	8001c24 <__aeabi_dmul+0x5a4>
 8001b68:	1d11      	adds	r1, r2, #4
 8001b6a:	4291      	cmp	r1, r2
 8001b6c:	419b      	sbcs	r3, r3
 8001b6e:	000a      	movs	r2, r1
 8001b70:	425b      	negs	r3, r3
 8001b72:	075b      	lsls	r3, r3, #29
 8001b74:	08d2      	lsrs	r2, r2, #3
 8001b76:	431a      	orrs	r2, r3
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e5df      	b.n	800173c <__aeabi_dmul+0xbc>
 8001b7c:	9b03      	ldr	r3, [sp, #12]
 8001b7e:	4699      	mov	r9, r3
 8001b80:	e5fa      	b.n	8001778 <__aeabi_dmul+0xf8>
 8001b82:	9801      	ldr	r0, [sp, #4]
 8001b84:	f000 fde6 	bl	8002754 <__clzsi2>
 8001b88:	0002      	movs	r2, r0
 8001b8a:	0003      	movs	r3, r0
 8001b8c:	3215      	adds	r2, #21
 8001b8e:	3320      	adds	r3, #32
 8001b90:	2a1c      	cmp	r2, #28
 8001b92:	dc00      	bgt.n	8001b96 <__aeabi_dmul+0x516>
 8001b94:	e738      	b.n	8001a08 <__aeabi_dmul+0x388>
 8001b96:	9a01      	ldr	r2, [sp, #4]
 8001b98:	3808      	subs	r0, #8
 8001b9a:	4082      	lsls	r2, r0
 8001b9c:	e73f      	b.n	8001a1e <__aeabi_dmul+0x39e>
 8001b9e:	f000 fdd9 	bl	8002754 <__clzsi2>
 8001ba2:	2315      	movs	r3, #21
 8001ba4:	469c      	mov	ip, r3
 8001ba6:	4484      	add	ip, r0
 8001ba8:	0002      	movs	r2, r0
 8001baa:	4663      	mov	r3, ip
 8001bac:	3220      	adds	r2, #32
 8001bae:	2b1c      	cmp	r3, #28
 8001bb0:	dc00      	bgt.n	8001bb4 <__aeabi_dmul+0x534>
 8001bb2:	e758      	b.n	8001a66 <__aeabi_dmul+0x3e6>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	4698      	mov	r8, r3
 8001bb8:	0023      	movs	r3, r4
 8001bba:	3808      	subs	r0, #8
 8001bbc:	4083      	lsls	r3, r0
 8001bbe:	469a      	mov	sl, r3
 8001bc0:	e762      	b.n	8001a88 <__aeabi_dmul+0x408>
 8001bc2:	001d      	movs	r5, r3
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	2400      	movs	r4, #0
 8001bc8:	2002      	movs	r0, #2
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	e5a2      	b.n	8001714 <__aeabi_dmul+0x94>
 8001bce:	9002      	str	r0, [sp, #8]
 8001bd0:	e632      	b.n	8001838 <__aeabi_dmul+0x1b8>
 8001bd2:	431c      	orrs	r4, r3
 8001bd4:	9b00      	ldr	r3, [sp, #0]
 8001bd6:	9a01      	ldr	r2, [sp, #4]
 8001bd8:	4699      	mov	r9, r3
 8001bda:	e5ae      	b.n	800173a <__aeabi_dmul+0xba>
 8001bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8001c48 <__aeabi_dmul+0x5c8>)
 8001bde:	4652      	mov	r2, sl
 8001be0:	18c3      	adds	r3, r0, r3
 8001be2:	4640      	mov	r0, r8
 8001be4:	409a      	lsls	r2, r3
 8001be6:	40c8      	lsrs	r0, r1
 8001be8:	4302      	orrs	r2, r0
 8001bea:	4640      	mov	r0, r8
 8001bec:	4098      	lsls	r0, r3
 8001bee:	0003      	movs	r3, r0
 8001bf0:	1e58      	subs	r0, r3, #1
 8001bf2:	4183      	sbcs	r3, r0
 8001bf4:	4654      	mov	r4, sl
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	40cc      	lsrs	r4, r1
 8001bfa:	0753      	lsls	r3, r2, #29
 8001bfc:	d009      	beq.n	8001c12 <__aeabi_dmul+0x592>
 8001bfe:	230f      	movs	r3, #15
 8001c00:	4013      	ands	r3, r2
 8001c02:	2b04      	cmp	r3, #4
 8001c04:	d005      	beq.n	8001c12 <__aeabi_dmul+0x592>
 8001c06:	1d13      	adds	r3, r2, #4
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	4192      	sbcs	r2, r2
 8001c0c:	4252      	negs	r2, r2
 8001c0e:	18a4      	adds	r4, r4, r2
 8001c10:	001a      	movs	r2, r3
 8001c12:	0223      	lsls	r3, r4, #8
 8001c14:	d508      	bpl.n	8001c28 <__aeabi_dmul+0x5a8>
 8001c16:	2301      	movs	r3, #1
 8001c18:	2400      	movs	r4, #0
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	e58e      	b.n	800173c <__aeabi_dmul+0xbc>
 8001c1e:	4689      	mov	r9, r1
 8001c20:	2400      	movs	r4, #0
 8001c22:	e58b      	b.n	800173c <__aeabi_dmul+0xbc>
 8001c24:	2300      	movs	r3, #0
 8001c26:	e7a5      	b.n	8001b74 <__aeabi_dmul+0x4f4>
 8001c28:	0763      	lsls	r3, r4, #29
 8001c2a:	0264      	lsls	r4, r4, #9
 8001c2c:	0b24      	lsrs	r4, r4, #12
 8001c2e:	e7a1      	b.n	8001b74 <__aeabi_dmul+0x4f4>
 8001c30:	9b00      	ldr	r3, [sp, #0]
 8001c32:	46a2      	mov	sl, r4
 8001c34:	4699      	mov	r9, r3
 8001c36:	9b01      	ldr	r3, [sp, #4]
 8001c38:	4698      	mov	r8, r3
 8001c3a:	e737      	b.n	8001aac <__aeabi_dmul+0x42c>
 8001c3c:	fffffc0d 	.word	0xfffffc0d
 8001c40:	000007ff 	.word	0x000007ff
 8001c44:	0000043e 	.word	0x0000043e
 8001c48:	0000041e 	.word	0x0000041e

08001c4c <__aeabi_dsub>:
 8001c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c4e:	4657      	mov	r7, sl
 8001c50:	464e      	mov	r6, r9
 8001c52:	4645      	mov	r5, r8
 8001c54:	46de      	mov	lr, fp
 8001c56:	b5e0      	push	{r5, r6, r7, lr}
 8001c58:	b083      	sub	sp, #12
 8001c5a:	9000      	str	r0, [sp, #0]
 8001c5c:	9101      	str	r1, [sp, #4]
 8001c5e:	030c      	lsls	r4, r1, #12
 8001c60:	004d      	lsls	r5, r1, #1
 8001c62:	0fce      	lsrs	r6, r1, #31
 8001c64:	0a61      	lsrs	r1, r4, #9
 8001c66:	9c00      	ldr	r4, [sp, #0]
 8001c68:	005f      	lsls	r7, r3, #1
 8001c6a:	0f64      	lsrs	r4, r4, #29
 8001c6c:	430c      	orrs	r4, r1
 8001c6e:	9900      	ldr	r1, [sp, #0]
 8001c70:	9200      	str	r2, [sp, #0]
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	00c8      	lsls	r0, r1, #3
 8001c76:	0319      	lsls	r1, r3, #12
 8001c78:	0d7b      	lsrs	r3, r7, #21
 8001c7a:	4699      	mov	r9, r3
 8001c7c:	9b01      	ldr	r3, [sp, #4]
 8001c7e:	4fcc      	ldr	r7, [pc, #816]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001c80:	0fdb      	lsrs	r3, r3, #31
 8001c82:	469c      	mov	ip, r3
 8001c84:	0a4b      	lsrs	r3, r1, #9
 8001c86:	9900      	ldr	r1, [sp, #0]
 8001c88:	4680      	mov	r8, r0
 8001c8a:	0f49      	lsrs	r1, r1, #29
 8001c8c:	4319      	orrs	r1, r3
 8001c8e:	9b00      	ldr	r3, [sp, #0]
 8001c90:	468b      	mov	fp, r1
 8001c92:	00da      	lsls	r2, r3, #3
 8001c94:	4692      	mov	sl, r2
 8001c96:	0d6d      	lsrs	r5, r5, #21
 8001c98:	45b9      	cmp	r9, r7
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dsub+0x52>
 8001c9c:	e0bf      	b.n	8001e1e <__aeabi_dsub+0x1d2>
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	4661      	mov	r1, ip
 8001ca2:	4059      	eors	r1, r3
 8001ca4:	464b      	mov	r3, r9
 8001ca6:	468c      	mov	ip, r1
 8001ca8:	1aeb      	subs	r3, r5, r3
 8001caa:	428e      	cmp	r6, r1
 8001cac:	d075      	beq.n	8001d9a <__aeabi_dsub+0x14e>
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	dc00      	bgt.n	8001cb4 <__aeabi_dsub+0x68>
 8001cb2:	e2a3      	b.n	80021fc <__aeabi_dsub+0x5b0>
 8001cb4:	4649      	mov	r1, r9
 8001cb6:	2900      	cmp	r1, #0
 8001cb8:	d100      	bne.n	8001cbc <__aeabi_dsub+0x70>
 8001cba:	e0ce      	b.n	8001e5a <__aeabi_dsub+0x20e>
 8001cbc:	42bd      	cmp	r5, r7
 8001cbe:	d100      	bne.n	8001cc2 <__aeabi_dsub+0x76>
 8001cc0:	e200      	b.n	80020c4 <__aeabi_dsub+0x478>
 8001cc2:	2701      	movs	r7, #1
 8001cc4:	2b38      	cmp	r3, #56	@ 0x38
 8001cc6:	dc19      	bgt.n	8001cfc <__aeabi_dsub+0xb0>
 8001cc8:	2780      	movs	r7, #128	@ 0x80
 8001cca:	4659      	mov	r1, fp
 8001ccc:	043f      	lsls	r7, r7, #16
 8001cce:	4339      	orrs	r1, r7
 8001cd0:	468b      	mov	fp, r1
 8001cd2:	2b1f      	cmp	r3, #31
 8001cd4:	dd00      	ble.n	8001cd8 <__aeabi_dsub+0x8c>
 8001cd6:	e1fa      	b.n	80020ce <__aeabi_dsub+0x482>
 8001cd8:	2720      	movs	r7, #32
 8001cda:	1af9      	subs	r1, r7, r3
 8001cdc:	468c      	mov	ip, r1
 8001cde:	4659      	mov	r1, fp
 8001ce0:	4667      	mov	r7, ip
 8001ce2:	40b9      	lsls	r1, r7
 8001ce4:	000f      	movs	r7, r1
 8001ce6:	0011      	movs	r1, r2
 8001ce8:	40d9      	lsrs	r1, r3
 8001cea:	430f      	orrs	r7, r1
 8001cec:	4661      	mov	r1, ip
 8001cee:	408a      	lsls	r2, r1
 8001cf0:	1e51      	subs	r1, r2, #1
 8001cf2:	418a      	sbcs	r2, r1
 8001cf4:	4659      	mov	r1, fp
 8001cf6:	40d9      	lsrs	r1, r3
 8001cf8:	4317      	orrs	r7, r2
 8001cfa:	1a64      	subs	r4, r4, r1
 8001cfc:	1bc7      	subs	r7, r0, r7
 8001cfe:	42b8      	cmp	r0, r7
 8001d00:	4180      	sbcs	r0, r0
 8001d02:	4240      	negs	r0, r0
 8001d04:	1a24      	subs	r4, r4, r0
 8001d06:	0223      	lsls	r3, r4, #8
 8001d08:	d400      	bmi.n	8001d0c <__aeabi_dsub+0xc0>
 8001d0a:	e140      	b.n	8001f8e <__aeabi_dsub+0x342>
 8001d0c:	0264      	lsls	r4, r4, #9
 8001d0e:	0a64      	lsrs	r4, r4, #9
 8001d10:	2c00      	cmp	r4, #0
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dsub+0xca>
 8001d14:	e154      	b.n	8001fc0 <__aeabi_dsub+0x374>
 8001d16:	0020      	movs	r0, r4
 8001d18:	f000 fd1c 	bl	8002754 <__clzsi2>
 8001d1c:	0003      	movs	r3, r0
 8001d1e:	3b08      	subs	r3, #8
 8001d20:	2120      	movs	r1, #32
 8001d22:	0038      	movs	r0, r7
 8001d24:	1aca      	subs	r2, r1, r3
 8001d26:	40d0      	lsrs	r0, r2
 8001d28:	409c      	lsls	r4, r3
 8001d2a:	0002      	movs	r2, r0
 8001d2c:	409f      	lsls	r7, r3
 8001d2e:	4322      	orrs	r2, r4
 8001d30:	429d      	cmp	r5, r3
 8001d32:	dd00      	ble.n	8001d36 <__aeabi_dsub+0xea>
 8001d34:	e1a6      	b.n	8002084 <__aeabi_dsub+0x438>
 8001d36:	1b58      	subs	r0, r3, r5
 8001d38:	3001      	adds	r0, #1
 8001d3a:	1a09      	subs	r1, r1, r0
 8001d3c:	003c      	movs	r4, r7
 8001d3e:	408f      	lsls	r7, r1
 8001d40:	40c4      	lsrs	r4, r0
 8001d42:	1e7b      	subs	r3, r7, #1
 8001d44:	419f      	sbcs	r7, r3
 8001d46:	0013      	movs	r3, r2
 8001d48:	408b      	lsls	r3, r1
 8001d4a:	4327      	orrs	r7, r4
 8001d4c:	431f      	orrs	r7, r3
 8001d4e:	40c2      	lsrs	r2, r0
 8001d50:	003b      	movs	r3, r7
 8001d52:	0014      	movs	r4, r2
 8001d54:	2500      	movs	r5, #0
 8001d56:	4313      	orrs	r3, r2
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x110>
 8001d5a:	e1f7      	b.n	800214c <__aeabi_dsub+0x500>
 8001d5c:	077b      	lsls	r3, r7, #29
 8001d5e:	d100      	bne.n	8001d62 <__aeabi_dsub+0x116>
 8001d60:	e377      	b.n	8002452 <__aeabi_dsub+0x806>
 8001d62:	230f      	movs	r3, #15
 8001d64:	0038      	movs	r0, r7
 8001d66:	403b      	ands	r3, r7
 8001d68:	2b04      	cmp	r3, #4
 8001d6a:	d004      	beq.n	8001d76 <__aeabi_dsub+0x12a>
 8001d6c:	1d38      	adds	r0, r7, #4
 8001d6e:	42b8      	cmp	r0, r7
 8001d70:	41bf      	sbcs	r7, r7
 8001d72:	427f      	negs	r7, r7
 8001d74:	19e4      	adds	r4, r4, r7
 8001d76:	0223      	lsls	r3, r4, #8
 8001d78:	d400      	bmi.n	8001d7c <__aeabi_dsub+0x130>
 8001d7a:	e368      	b.n	800244e <__aeabi_dsub+0x802>
 8001d7c:	4b8c      	ldr	r3, [pc, #560]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001d7e:	3501      	adds	r5, #1
 8001d80:	429d      	cmp	r5, r3
 8001d82:	d100      	bne.n	8001d86 <__aeabi_dsub+0x13a>
 8001d84:	e0f4      	b.n	8001f70 <__aeabi_dsub+0x324>
 8001d86:	4b8b      	ldr	r3, [pc, #556]	@ (8001fb4 <__aeabi_dsub+0x368>)
 8001d88:	056d      	lsls	r5, r5, #21
 8001d8a:	401c      	ands	r4, r3
 8001d8c:	0d6d      	lsrs	r5, r5, #21
 8001d8e:	0767      	lsls	r7, r4, #29
 8001d90:	08c0      	lsrs	r0, r0, #3
 8001d92:	0264      	lsls	r4, r4, #9
 8001d94:	4307      	orrs	r7, r0
 8001d96:	0b24      	lsrs	r4, r4, #12
 8001d98:	e0ec      	b.n	8001f74 <__aeabi_dsub+0x328>
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	dc00      	bgt.n	8001da0 <__aeabi_dsub+0x154>
 8001d9e:	e329      	b.n	80023f4 <__aeabi_dsub+0x7a8>
 8001da0:	4649      	mov	r1, r9
 8001da2:	2900      	cmp	r1, #0
 8001da4:	d000      	beq.n	8001da8 <__aeabi_dsub+0x15c>
 8001da6:	e0d6      	b.n	8001f56 <__aeabi_dsub+0x30a>
 8001da8:	4659      	mov	r1, fp
 8001daa:	4311      	orrs	r1, r2
 8001dac:	d100      	bne.n	8001db0 <__aeabi_dsub+0x164>
 8001dae:	e12e      	b.n	800200e <__aeabi_dsub+0x3c2>
 8001db0:	1e59      	subs	r1, r3, #1
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d100      	bne.n	8001db8 <__aeabi_dsub+0x16c>
 8001db6:	e1e6      	b.n	8002186 <__aeabi_dsub+0x53a>
 8001db8:	42bb      	cmp	r3, r7
 8001dba:	d100      	bne.n	8001dbe <__aeabi_dsub+0x172>
 8001dbc:	e182      	b.n	80020c4 <__aeabi_dsub+0x478>
 8001dbe:	2701      	movs	r7, #1
 8001dc0:	000b      	movs	r3, r1
 8001dc2:	2938      	cmp	r1, #56	@ 0x38
 8001dc4:	dc14      	bgt.n	8001df0 <__aeabi_dsub+0x1a4>
 8001dc6:	2b1f      	cmp	r3, #31
 8001dc8:	dd00      	ble.n	8001dcc <__aeabi_dsub+0x180>
 8001dca:	e23c      	b.n	8002246 <__aeabi_dsub+0x5fa>
 8001dcc:	2720      	movs	r7, #32
 8001dce:	1af9      	subs	r1, r7, r3
 8001dd0:	468c      	mov	ip, r1
 8001dd2:	4659      	mov	r1, fp
 8001dd4:	4667      	mov	r7, ip
 8001dd6:	40b9      	lsls	r1, r7
 8001dd8:	000f      	movs	r7, r1
 8001dda:	0011      	movs	r1, r2
 8001ddc:	40d9      	lsrs	r1, r3
 8001dde:	430f      	orrs	r7, r1
 8001de0:	4661      	mov	r1, ip
 8001de2:	408a      	lsls	r2, r1
 8001de4:	1e51      	subs	r1, r2, #1
 8001de6:	418a      	sbcs	r2, r1
 8001de8:	4659      	mov	r1, fp
 8001dea:	40d9      	lsrs	r1, r3
 8001dec:	4317      	orrs	r7, r2
 8001dee:	1864      	adds	r4, r4, r1
 8001df0:	183f      	adds	r7, r7, r0
 8001df2:	4287      	cmp	r7, r0
 8001df4:	4180      	sbcs	r0, r0
 8001df6:	4240      	negs	r0, r0
 8001df8:	1824      	adds	r4, r4, r0
 8001dfa:	0223      	lsls	r3, r4, #8
 8001dfc:	d400      	bmi.n	8001e00 <__aeabi_dsub+0x1b4>
 8001dfe:	e0c6      	b.n	8001f8e <__aeabi_dsub+0x342>
 8001e00:	4b6b      	ldr	r3, [pc, #428]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001e02:	3501      	adds	r5, #1
 8001e04:	429d      	cmp	r5, r3
 8001e06:	d100      	bne.n	8001e0a <__aeabi_dsub+0x1be>
 8001e08:	e0b2      	b.n	8001f70 <__aeabi_dsub+0x324>
 8001e0a:	2101      	movs	r1, #1
 8001e0c:	4b69      	ldr	r3, [pc, #420]	@ (8001fb4 <__aeabi_dsub+0x368>)
 8001e0e:	087a      	lsrs	r2, r7, #1
 8001e10:	401c      	ands	r4, r3
 8001e12:	4039      	ands	r1, r7
 8001e14:	430a      	orrs	r2, r1
 8001e16:	07e7      	lsls	r7, r4, #31
 8001e18:	4317      	orrs	r7, r2
 8001e1a:	0864      	lsrs	r4, r4, #1
 8001e1c:	e79e      	b.n	8001d5c <__aeabi_dsub+0x110>
 8001e1e:	4b66      	ldr	r3, [pc, #408]	@ (8001fb8 <__aeabi_dsub+0x36c>)
 8001e20:	4311      	orrs	r1, r2
 8001e22:	468a      	mov	sl, r1
 8001e24:	18eb      	adds	r3, r5, r3
 8001e26:	2900      	cmp	r1, #0
 8001e28:	d028      	beq.n	8001e7c <__aeabi_dsub+0x230>
 8001e2a:	4566      	cmp	r6, ip
 8001e2c:	d02c      	beq.n	8001e88 <__aeabi_dsub+0x23c>
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d05b      	beq.n	8001eea <__aeabi_dsub+0x29e>
 8001e32:	2d00      	cmp	r5, #0
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dsub+0x1ec>
 8001e36:	e12c      	b.n	8002092 <__aeabi_dsub+0x446>
 8001e38:	465b      	mov	r3, fp
 8001e3a:	4666      	mov	r6, ip
 8001e3c:	075f      	lsls	r7, r3, #29
 8001e3e:	08d2      	lsrs	r2, r2, #3
 8001e40:	4317      	orrs	r7, r2
 8001e42:	08dd      	lsrs	r5, r3, #3
 8001e44:	003b      	movs	r3, r7
 8001e46:	432b      	orrs	r3, r5
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dsub+0x200>
 8001e4a:	e0e2      	b.n	8002012 <__aeabi_dsub+0x3c6>
 8001e4c:	2480      	movs	r4, #128	@ 0x80
 8001e4e:	0324      	lsls	r4, r4, #12
 8001e50:	432c      	orrs	r4, r5
 8001e52:	0324      	lsls	r4, r4, #12
 8001e54:	4d56      	ldr	r5, [pc, #344]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001e56:	0b24      	lsrs	r4, r4, #12
 8001e58:	e08c      	b.n	8001f74 <__aeabi_dsub+0x328>
 8001e5a:	4659      	mov	r1, fp
 8001e5c:	4311      	orrs	r1, r2
 8001e5e:	d100      	bne.n	8001e62 <__aeabi_dsub+0x216>
 8001e60:	e0d5      	b.n	800200e <__aeabi_dsub+0x3c2>
 8001e62:	1e59      	subs	r1, r3, #1
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x21e>
 8001e68:	e1b9      	b.n	80021de <__aeabi_dsub+0x592>
 8001e6a:	42bb      	cmp	r3, r7
 8001e6c:	d100      	bne.n	8001e70 <__aeabi_dsub+0x224>
 8001e6e:	e1b1      	b.n	80021d4 <__aeabi_dsub+0x588>
 8001e70:	2701      	movs	r7, #1
 8001e72:	000b      	movs	r3, r1
 8001e74:	2938      	cmp	r1, #56	@ 0x38
 8001e76:	dd00      	ble.n	8001e7a <__aeabi_dsub+0x22e>
 8001e78:	e740      	b.n	8001cfc <__aeabi_dsub+0xb0>
 8001e7a:	e72a      	b.n	8001cd2 <__aeabi_dsub+0x86>
 8001e7c:	4661      	mov	r1, ip
 8001e7e:	2701      	movs	r7, #1
 8001e80:	4079      	eors	r1, r7
 8001e82:	468c      	mov	ip, r1
 8001e84:	4566      	cmp	r6, ip
 8001e86:	d1d2      	bne.n	8001e2e <__aeabi_dsub+0x1e2>
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d100      	bne.n	8001e8e <__aeabi_dsub+0x242>
 8001e8c:	e0c5      	b.n	800201a <__aeabi_dsub+0x3ce>
 8001e8e:	2d00      	cmp	r5, #0
 8001e90:	d000      	beq.n	8001e94 <__aeabi_dsub+0x248>
 8001e92:	e155      	b.n	8002140 <__aeabi_dsub+0x4f4>
 8001e94:	464b      	mov	r3, r9
 8001e96:	0025      	movs	r5, r4
 8001e98:	4305      	orrs	r5, r0
 8001e9a:	d100      	bne.n	8001e9e <__aeabi_dsub+0x252>
 8001e9c:	e212      	b.n	80022c4 <__aeabi_dsub+0x678>
 8001e9e:	1e59      	subs	r1, r3, #1
 8001ea0:	468c      	mov	ip, r1
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d100      	bne.n	8001ea8 <__aeabi_dsub+0x25c>
 8001ea6:	e249      	b.n	800233c <__aeabi_dsub+0x6f0>
 8001ea8:	4d41      	ldr	r5, [pc, #260]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001eaa:	42ab      	cmp	r3, r5
 8001eac:	d100      	bne.n	8001eb0 <__aeabi_dsub+0x264>
 8001eae:	e28f      	b.n	80023d0 <__aeabi_dsub+0x784>
 8001eb0:	2701      	movs	r7, #1
 8001eb2:	2938      	cmp	r1, #56	@ 0x38
 8001eb4:	dc11      	bgt.n	8001eda <__aeabi_dsub+0x28e>
 8001eb6:	4663      	mov	r3, ip
 8001eb8:	2b1f      	cmp	r3, #31
 8001eba:	dd00      	ble.n	8001ebe <__aeabi_dsub+0x272>
 8001ebc:	e25b      	b.n	8002376 <__aeabi_dsub+0x72a>
 8001ebe:	4661      	mov	r1, ip
 8001ec0:	2320      	movs	r3, #32
 8001ec2:	0027      	movs	r7, r4
 8001ec4:	1a5b      	subs	r3, r3, r1
 8001ec6:	0005      	movs	r5, r0
 8001ec8:	4098      	lsls	r0, r3
 8001eca:	409f      	lsls	r7, r3
 8001ecc:	40cd      	lsrs	r5, r1
 8001ece:	1e43      	subs	r3, r0, #1
 8001ed0:	4198      	sbcs	r0, r3
 8001ed2:	40cc      	lsrs	r4, r1
 8001ed4:	432f      	orrs	r7, r5
 8001ed6:	4307      	orrs	r7, r0
 8001ed8:	44a3      	add	fp, r4
 8001eda:	18bf      	adds	r7, r7, r2
 8001edc:	4297      	cmp	r7, r2
 8001ede:	4192      	sbcs	r2, r2
 8001ee0:	4252      	negs	r2, r2
 8001ee2:	445a      	add	r2, fp
 8001ee4:	0014      	movs	r4, r2
 8001ee6:	464d      	mov	r5, r9
 8001ee8:	e787      	b.n	8001dfa <__aeabi_dsub+0x1ae>
 8001eea:	4f34      	ldr	r7, [pc, #208]	@ (8001fbc <__aeabi_dsub+0x370>)
 8001eec:	1c6b      	adds	r3, r5, #1
 8001eee:	423b      	tst	r3, r7
 8001ef0:	d000      	beq.n	8001ef4 <__aeabi_dsub+0x2a8>
 8001ef2:	e0b6      	b.n	8002062 <__aeabi_dsub+0x416>
 8001ef4:	4659      	mov	r1, fp
 8001ef6:	0023      	movs	r3, r4
 8001ef8:	4311      	orrs	r1, r2
 8001efa:	000f      	movs	r7, r1
 8001efc:	4303      	orrs	r3, r0
 8001efe:	2d00      	cmp	r5, #0
 8001f00:	d000      	beq.n	8001f04 <__aeabi_dsub+0x2b8>
 8001f02:	e126      	b.n	8002152 <__aeabi_dsub+0x506>
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x2be>
 8001f08:	e1c0      	b.n	800228c <__aeabi_dsub+0x640>
 8001f0a:	2900      	cmp	r1, #0
 8001f0c:	d100      	bne.n	8001f10 <__aeabi_dsub+0x2c4>
 8001f0e:	e0a1      	b.n	8002054 <__aeabi_dsub+0x408>
 8001f10:	1a83      	subs	r3, r0, r2
 8001f12:	4698      	mov	r8, r3
 8001f14:	465b      	mov	r3, fp
 8001f16:	4540      	cmp	r0, r8
 8001f18:	41ad      	sbcs	r5, r5
 8001f1a:	1ae3      	subs	r3, r4, r3
 8001f1c:	426d      	negs	r5, r5
 8001f1e:	1b5b      	subs	r3, r3, r5
 8001f20:	2580      	movs	r5, #128	@ 0x80
 8001f22:	042d      	lsls	r5, r5, #16
 8001f24:	422b      	tst	r3, r5
 8001f26:	d100      	bne.n	8001f2a <__aeabi_dsub+0x2de>
 8001f28:	e14b      	b.n	80021c2 <__aeabi_dsub+0x576>
 8001f2a:	465b      	mov	r3, fp
 8001f2c:	1a10      	subs	r0, r2, r0
 8001f2e:	4282      	cmp	r2, r0
 8001f30:	4192      	sbcs	r2, r2
 8001f32:	1b1c      	subs	r4, r3, r4
 8001f34:	0007      	movs	r7, r0
 8001f36:	2601      	movs	r6, #1
 8001f38:	4663      	mov	r3, ip
 8001f3a:	4252      	negs	r2, r2
 8001f3c:	1aa4      	subs	r4, r4, r2
 8001f3e:	4327      	orrs	r7, r4
 8001f40:	401e      	ands	r6, r3
 8001f42:	2f00      	cmp	r7, #0
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dsub+0x2fc>
 8001f46:	e142      	b.n	80021ce <__aeabi_dsub+0x582>
 8001f48:	422c      	tst	r4, r5
 8001f4a:	d100      	bne.n	8001f4e <__aeabi_dsub+0x302>
 8001f4c:	e26d      	b.n	800242a <__aeabi_dsub+0x7de>
 8001f4e:	4b19      	ldr	r3, [pc, #100]	@ (8001fb4 <__aeabi_dsub+0x368>)
 8001f50:	2501      	movs	r5, #1
 8001f52:	401c      	ands	r4, r3
 8001f54:	e71b      	b.n	8001d8e <__aeabi_dsub+0x142>
 8001f56:	42bd      	cmp	r5, r7
 8001f58:	d100      	bne.n	8001f5c <__aeabi_dsub+0x310>
 8001f5a:	e13b      	b.n	80021d4 <__aeabi_dsub+0x588>
 8001f5c:	2701      	movs	r7, #1
 8001f5e:	2b38      	cmp	r3, #56	@ 0x38
 8001f60:	dd00      	ble.n	8001f64 <__aeabi_dsub+0x318>
 8001f62:	e745      	b.n	8001df0 <__aeabi_dsub+0x1a4>
 8001f64:	2780      	movs	r7, #128	@ 0x80
 8001f66:	4659      	mov	r1, fp
 8001f68:	043f      	lsls	r7, r7, #16
 8001f6a:	4339      	orrs	r1, r7
 8001f6c:	468b      	mov	fp, r1
 8001f6e:	e72a      	b.n	8001dc6 <__aeabi_dsub+0x17a>
 8001f70:	2400      	movs	r4, #0
 8001f72:	2700      	movs	r7, #0
 8001f74:	052d      	lsls	r5, r5, #20
 8001f76:	4325      	orrs	r5, r4
 8001f78:	07f6      	lsls	r6, r6, #31
 8001f7a:	4335      	orrs	r5, r6
 8001f7c:	0038      	movs	r0, r7
 8001f7e:	0029      	movs	r1, r5
 8001f80:	b003      	add	sp, #12
 8001f82:	bcf0      	pop	{r4, r5, r6, r7}
 8001f84:	46bb      	mov	fp, r7
 8001f86:	46b2      	mov	sl, r6
 8001f88:	46a9      	mov	r9, r5
 8001f8a:	46a0      	mov	r8, r4
 8001f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f8e:	077b      	lsls	r3, r7, #29
 8001f90:	d004      	beq.n	8001f9c <__aeabi_dsub+0x350>
 8001f92:	230f      	movs	r3, #15
 8001f94:	403b      	ands	r3, r7
 8001f96:	2b04      	cmp	r3, #4
 8001f98:	d000      	beq.n	8001f9c <__aeabi_dsub+0x350>
 8001f9a:	e6e7      	b.n	8001d6c <__aeabi_dsub+0x120>
 8001f9c:	002b      	movs	r3, r5
 8001f9e:	08f8      	lsrs	r0, r7, #3
 8001fa0:	4a03      	ldr	r2, [pc, #12]	@ (8001fb0 <__aeabi_dsub+0x364>)
 8001fa2:	0767      	lsls	r7, r4, #29
 8001fa4:	4307      	orrs	r7, r0
 8001fa6:	08e5      	lsrs	r5, r4, #3
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d100      	bne.n	8001fae <__aeabi_dsub+0x362>
 8001fac:	e74a      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 8001fae:	e0a5      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8001fb0:	000007ff 	.word	0x000007ff
 8001fb4:	ff7fffff 	.word	0xff7fffff
 8001fb8:	fffff801 	.word	0xfffff801
 8001fbc:	000007fe 	.word	0x000007fe
 8001fc0:	0038      	movs	r0, r7
 8001fc2:	f000 fbc7 	bl	8002754 <__clzsi2>
 8001fc6:	0003      	movs	r3, r0
 8001fc8:	3318      	adds	r3, #24
 8001fca:	2b1f      	cmp	r3, #31
 8001fcc:	dc00      	bgt.n	8001fd0 <__aeabi_dsub+0x384>
 8001fce:	e6a7      	b.n	8001d20 <__aeabi_dsub+0xd4>
 8001fd0:	003a      	movs	r2, r7
 8001fd2:	3808      	subs	r0, #8
 8001fd4:	4082      	lsls	r2, r0
 8001fd6:	429d      	cmp	r5, r3
 8001fd8:	dd00      	ble.n	8001fdc <__aeabi_dsub+0x390>
 8001fda:	e08a      	b.n	80020f2 <__aeabi_dsub+0x4a6>
 8001fdc:	1b5b      	subs	r3, r3, r5
 8001fde:	1c58      	adds	r0, r3, #1
 8001fe0:	281f      	cmp	r0, #31
 8001fe2:	dc00      	bgt.n	8001fe6 <__aeabi_dsub+0x39a>
 8001fe4:	e1d8      	b.n	8002398 <__aeabi_dsub+0x74c>
 8001fe6:	0017      	movs	r7, r2
 8001fe8:	3b1f      	subs	r3, #31
 8001fea:	40df      	lsrs	r7, r3
 8001fec:	2820      	cmp	r0, #32
 8001fee:	d005      	beq.n	8001ffc <__aeabi_dsub+0x3b0>
 8001ff0:	2340      	movs	r3, #64	@ 0x40
 8001ff2:	1a1b      	subs	r3, r3, r0
 8001ff4:	409a      	lsls	r2, r3
 8001ff6:	1e53      	subs	r3, r2, #1
 8001ff8:	419a      	sbcs	r2, r3
 8001ffa:	4317      	orrs	r7, r2
 8001ffc:	2500      	movs	r5, #0
 8001ffe:	2f00      	cmp	r7, #0
 8002000:	d100      	bne.n	8002004 <__aeabi_dsub+0x3b8>
 8002002:	e0e5      	b.n	80021d0 <__aeabi_dsub+0x584>
 8002004:	077b      	lsls	r3, r7, #29
 8002006:	d000      	beq.n	800200a <__aeabi_dsub+0x3be>
 8002008:	e6ab      	b.n	8001d62 <__aeabi_dsub+0x116>
 800200a:	002c      	movs	r4, r5
 800200c:	e7c6      	b.n	8001f9c <__aeabi_dsub+0x350>
 800200e:	08c0      	lsrs	r0, r0, #3
 8002010:	e7c6      	b.n	8001fa0 <__aeabi_dsub+0x354>
 8002012:	2700      	movs	r7, #0
 8002014:	2400      	movs	r4, #0
 8002016:	4dd1      	ldr	r5, [pc, #836]	@ (800235c <__aeabi_dsub+0x710>)
 8002018:	e7ac      	b.n	8001f74 <__aeabi_dsub+0x328>
 800201a:	4fd1      	ldr	r7, [pc, #836]	@ (8002360 <__aeabi_dsub+0x714>)
 800201c:	1c6b      	adds	r3, r5, #1
 800201e:	423b      	tst	r3, r7
 8002020:	d171      	bne.n	8002106 <__aeabi_dsub+0x4ba>
 8002022:	0023      	movs	r3, r4
 8002024:	4303      	orrs	r3, r0
 8002026:	2d00      	cmp	r5, #0
 8002028:	d000      	beq.n	800202c <__aeabi_dsub+0x3e0>
 800202a:	e14e      	b.n	80022ca <__aeabi_dsub+0x67e>
 800202c:	4657      	mov	r7, sl
 800202e:	2b00      	cmp	r3, #0
 8002030:	d100      	bne.n	8002034 <__aeabi_dsub+0x3e8>
 8002032:	e1b5      	b.n	80023a0 <__aeabi_dsub+0x754>
 8002034:	2f00      	cmp	r7, #0
 8002036:	d00d      	beq.n	8002054 <__aeabi_dsub+0x408>
 8002038:	1883      	adds	r3, r0, r2
 800203a:	4283      	cmp	r3, r0
 800203c:	4180      	sbcs	r0, r0
 800203e:	445c      	add	r4, fp
 8002040:	4240      	negs	r0, r0
 8002042:	1824      	adds	r4, r4, r0
 8002044:	0222      	lsls	r2, r4, #8
 8002046:	d500      	bpl.n	800204a <__aeabi_dsub+0x3fe>
 8002048:	e1c8      	b.n	80023dc <__aeabi_dsub+0x790>
 800204a:	001f      	movs	r7, r3
 800204c:	4698      	mov	r8, r3
 800204e:	4327      	orrs	r7, r4
 8002050:	d100      	bne.n	8002054 <__aeabi_dsub+0x408>
 8002052:	e0bc      	b.n	80021ce <__aeabi_dsub+0x582>
 8002054:	4643      	mov	r3, r8
 8002056:	0767      	lsls	r7, r4, #29
 8002058:	08db      	lsrs	r3, r3, #3
 800205a:	431f      	orrs	r7, r3
 800205c:	08e5      	lsrs	r5, r4, #3
 800205e:	2300      	movs	r3, #0
 8002060:	e04c      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8002062:	1a83      	subs	r3, r0, r2
 8002064:	4698      	mov	r8, r3
 8002066:	465b      	mov	r3, fp
 8002068:	4540      	cmp	r0, r8
 800206a:	41bf      	sbcs	r7, r7
 800206c:	1ae3      	subs	r3, r4, r3
 800206e:	427f      	negs	r7, r7
 8002070:	1bdb      	subs	r3, r3, r7
 8002072:	021f      	lsls	r7, r3, #8
 8002074:	d47c      	bmi.n	8002170 <__aeabi_dsub+0x524>
 8002076:	4647      	mov	r7, r8
 8002078:	431f      	orrs	r7, r3
 800207a:	d100      	bne.n	800207e <__aeabi_dsub+0x432>
 800207c:	e0a6      	b.n	80021cc <__aeabi_dsub+0x580>
 800207e:	001c      	movs	r4, r3
 8002080:	4647      	mov	r7, r8
 8002082:	e645      	b.n	8001d10 <__aeabi_dsub+0xc4>
 8002084:	4cb7      	ldr	r4, [pc, #732]	@ (8002364 <__aeabi_dsub+0x718>)
 8002086:	1aed      	subs	r5, r5, r3
 8002088:	4014      	ands	r4, r2
 800208a:	077b      	lsls	r3, r7, #29
 800208c:	d000      	beq.n	8002090 <__aeabi_dsub+0x444>
 800208e:	e780      	b.n	8001f92 <__aeabi_dsub+0x346>
 8002090:	e784      	b.n	8001f9c <__aeabi_dsub+0x350>
 8002092:	464b      	mov	r3, r9
 8002094:	0025      	movs	r5, r4
 8002096:	4305      	orrs	r5, r0
 8002098:	d066      	beq.n	8002168 <__aeabi_dsub+0x51c>
 800209a:	1e5f      	subs	r7, r3, #1
 800209c:	2b01      	cmp	r3, #1
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x456>
 80020a0:	e0fc      	b.n	800229c <__aeabi_dsub+0x650>
 80020a2:	4dae      	ldr	r5, [pc, #696]	@ (800235c <__aeabi_dsub+0x710>)
 80020a4:	42ab      	cmp	r3, r5
 80020a6:	d100      	bne.n	80020aa <__aeabi_dsub+0x45e>
 80020a8:	e15e      	b.n	8002368 <__aeabi_dsub+0x71c>
 80020aa:	4666      	mov	r6, ip
 80020ac:	2f38      	cmp	r7, #56	@ 0x38
 80020ae:	dc00      	bgt.n	80020b2 <__aeabi_dsub+0x466>
 80020b0:	e0b4      	b.n	800221c <__aeabi_dsub+0x5d0>
 80020b2:	2001      	movs	r0, #1
 80020b4:	1a17      	subs	r7, r2, r0
 80020b6:	42ba      	cmp	r2, r7
 80020b8:	4192      	sbcs	r2, r2
 80020ba:	465b      	mov	r3, fp
 80020bc:	4252      	negs	r2, r2
 80020be:	464d      	mov	r5, r9
 80020c0:	1a9c      	subs	r4, r3, r2
 80020c2:	e620      	b.n	8001d06 <__aeabi_dsub+0xba>
 80020c4:	0767      	lsls	r7, r4, #29
 80020c6:	08c0      	lsrs	r0, r0, #3
 80020c8:	4307      	orrs	r7, r0
 80020ca:	08e5      	lsrs	r5, r4, #3
 80020cc:	e6ba      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80020ce:	001f      	movs	r7, r3
 80020d0:	4659      	mov	r1, fp
 80020d2:	3f20      	subs	r7, #32
 80020d4:	40f9      	lsrs	r1, r7
 80020d6:	000f      	movs	r7, r1
 80020d8:	2b20      	cmp	r3, #32
 80020da:	d005      	beq.n	80020e8 <__aeabi_dsub+0x49c>
 80020dc:	2140      	movs	r1, #64	@ 0x40
 80020de:	1acb      	subs	r3, r1, r3
 80020e0:	4659      	mov	r1, fp
 80020e2:	4099      	lsls	r1, r3
 80020e4:	430a      	orrs	r2, r1
 80020e6:	4692      	mov	sl, r2
 80020e8:	4653      	mov	r3, sl
 80020ea:	1e5a      	subs	r2, r3, #1
 80020ec:	4193      	sbcs	r3, r2
 80020ee:	431f      	orrs	r7, r3
 80020f0:	e604      	b.n	8001cfc <__aeabi_dsub+0xb0>
 80020f2:	1aeb      	subs	r3, r5, r3
 80020f4:	4d9b      	ldr	r5, [pc, #620]	@ (8002364 <__aeabi_dsub+0x718>)
 80020f6:	4015      	ands	r5, r2
 80020f8:	076f      	lsls	r7, r5, #29
 80020fa:	08ed      	lsrs	r5, r5, #3
 80020fc:	032c      	lsls	r4, r5, #12
 80020fe:	055d      	lsls	r5, r3, #21
 8002100:	0b24      	lsrs	r4, r4, #12
 8002102:	0d6d      	lsrs	r5, r5, #21
 8002104:	e736      	b.n	8001f74 <__aeabi_dsub+0x328>
 8002106:	4d95      	ldr	r5, [pc, #596]	@ (800235c <__aeabi_dsub+0x710>)
 8002108:	42ab      	cmp	r3, r5
 800210a:	d100      	bne.n	800210e <__aeabi_dsub+0x4c2>
 800210c:	e0d6      	b.n	80022bc <__aeabi_dsub+0x670>
 800210e:	1882      	adds	r2, r0, r2
 8002110:	0021      	movs	r1, r4
 8002112:	4282      	cmp	r2, r0
 8002114:	4180      	sbcs	r0, r0
 8002116:	4459      	add	r1, fp
 8002118:	4240      	negs	r0, r0
 800211a:	1808      	adds	r0, r1, r0
 800211c:	07c7      	lsls	r7, r0, #31
 800211e:	0852      	lsrs	r2, r2, #1
 8002120:	4317      	orrs	r7, r2
 8002122:	0844      	lsrs	r4, r0, #1
 8002124:	0752      	lsls	r2, r2, #29
 8002126:	d400      	bmi.n	800212a <__aeabi_dsub+0x4de>
 8002128:	e185      	b.n	8002436 <__aeabi_dsub+0x7ea>
 800212a:	220f      	movs	r2, #15
 800212c:	001d      	movs	r5, r3
 800212e:	403a      	ands	r2, r7
 8002130:	2a04      	cmp	r2, #4
 8002132:	d000      	beq.n	8002136 <__aeabi_dsub+0x4ea>
 8002134:	e61a      	b.n	8001d6c <__aeabi_dsub+0x120>
 8002136:	08ff      	lsrs	r7, r7, #3
 8002138:	0764      	lsls	r4, r4, #29
 800213a:	4327      	orrs	r7, r4
 800213c:	0905      	lsrs	r5, r0, #4
 800213e:	e7dd      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8002140:	465b      	mov	r3, fp
 8002142:	08d2      	lsrs	r2, r2, #3
 8002144:	075f      	lsls	r7, r3, #29
 8002146:	4317      	orrs	r7, r2
 8002148:	08dd      	lsrs	r5, r3, #3
 800214a:	e67b      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 800214c:	2700      	movs	r7, #0
 800214e:	2400      	movs	r4, #0
 8002150:	e710      	b.n	8001f74 <__aeabi_dsub+0x328>
 8002152:	2b00      	cmp	r3, #0
 8002154:	d000      	beq.n	8002158 <__aeabi_dsub+0x50c>
 8002156:	e0d6      	b.n	8002306 <__aeabi_dsub+0x6ba>
 8002158:	2900      	cmp	r1, #0
 800215a:	d000      	beq.n	800215e <__aeabi_dsub+0x512>
 800215c:	e12f      	b.n	80023be <__aeabi_dsub+0x772>
 800215e:	2480      	movs	r4, #128	@ 0x80
 8002160:	2600      	movs	r6, #0
 8002162:	4d7e      	ldr	r5, [pc, #504]	@ (800235c <__aeabi_dsub+0x710>)
 8002164:	0324      	lsls	r4, r4, #12
 8002166:	e705      	b.n	8001f74 <__aeabi_dsub+0x328>
 8002168:	4666      	mov	r6, ip
 800216a:	465c      	mov	r4, fp
 800216c:	08d0      	lsrs	r0, r2, #3
 800216e:	e717      	b.n	8001fa0 <__aeabi_dsub+0x354>
 8002170:	465b      	mov	r3, fp
 8002172:	1a17      	subs	r7, r2, r0
 8002174:	42ba      	cmp	r2, r7
 8002176:	4192      	sbcs	r2, r2
 8002178:	1b1c      	subs	r4, r3, r4
 800217a:	2601      	movs	r6, #1
 800217c:	4663      	mov	r3, ip
 800217e:	4252      	negs	r2, r2
 8002180:	1aa4      	subs	r4, r4, r2
 8002182:	401e      	ands	r6, r3
 8002184:	e5c4      	b.n	8001d10 <__aeabi_dsub+0xc4>
 8002186:	1883      	adds	r3, r0, r2
 8002188:	4283      	cmp	r3, r0
 800218a:	4180      	sbcs	r0, r0
 800218c:	445c      	add	r4, fp
 800218e:	4240      	negs	r0, r0
 8002190:	1825      	adds	r5, r4, r0
 8002192:	022a      	lsls	r2, r5, #8
 8002194:	d400      	bmi.n	8002198 <__aeabi_dsub+0x54c>
 8002196:	e0da      	b.n	800234e <__aeabi_dsub+0x702>
 8002198:	4a72      	ldr	r2, [pc, #456]	@ (8002364 <__aeabi_dsub+0x718>)
 800219a:	085b      	lsrs	r3, r3, #1
 800219c:	4015      	ands	r5, r2
 800219e:	07ea      	lsls	r2, r5, #31
 80021a0:	431a      	orrs	r2, r3
 80021a2:	0869      	lsrs	r1, r5, #1
 80021a4:	075b      	lsls	r3, r3, #29
 80021a6:	d400      	bmi.n	80021aa <__aeabi_dsub+0x55e>
 80021a8:	e14a      	b.n	8002440 <__aeabi_dsub+0x7f4>
 80021aa:	230f      	movs	r3, #15
 80021ac:	4013      	ands	r3, r2
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	d100      	bne.n	80021b4 <__aeabi_dsub+0x568>
 80021b2:	e0fc      	b.n	80023ae <__aeabi_dsub+0x762>
 80021b4:	1d17      	adds	r7, r2, #4
 80021b6:	4297      	cmp	r7, r2
 80021b8:	41a4      	sbcs	r4, r4
 80021ba:	4264      	negs	r4, r4
 80021bc:	2502      	movs	r5, #2
 80021be:	1864      	adds	r4, r4, r1
 80021c0:	e6ec      	b.n	8001f9c <__aeabi_dsub+0x350>
 80021c2:	4647      	mov	r7, r8
 80021c4:	001c      	movs	r4, r3
 80021c6:	431f      	orrs	r7, r3
 80021c8:	d000      	beq.n	80021cc <__aeabi_dsub+0x580>
 80021ca:	e743      	b.n	8002054 <__aeabi_dsub+0x408>
 80021cc:	2600      	movs	r6, #0
 80021ce:	2500      	movs	r5, #0
 80021d0:	2400      	movs	r4, #0
 80021d2:	e6cf      	b.n	8001f74 <__aeabi_dsub+0x328>
 80021d4:	08c0      	lsrs	r0, r0, #3
 80021d6:	0767      	lsls	r7, r4, #29
 80021d8:	4307      	orrs	r7, r0
 80021da:	08e5      	lsrs	r5, r4, #3
 80021dc:	e632      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80021de:	1a87      	subs	r7, r0, r2
 80021e0:	465b      	mov	r3, fp
 80021e2:	42b8      	cmp	r0, r7
 80021e4:	4180      	sbcs	r0, r0
 80021e6:	1ae4      	subs	r4, r4, r3
 80021e8:	4240      	negs	r0, r0
 80021ea:	1a24      	subs	r4, r4, r0
 80021ec:	0223      	lsls	r3, r4, #8
 80021ee:	d428      	bmi.n	8002242 <__aeabi_dsub+0x5f6>
 80021f0:	0763      	lsls	r3, r4, #29
 80021f2:	08ff      	lsrs	r7, r7, #3
 80021f4:	431f      	orrs	r7, r3
 80021f6:	08e5      	lsrs	r5, r4, #3
 80021f8:	2301      	movs	r3, #1
 80021fa:	e77f      	b.n	80020fc <__aeabi_dsub+0x4b0>
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d100      	bne.n	8002202 <__aeabi_dsub+0x5b6>
 8002200:	e673      	b.n	8001eea <__aeabi_dsub+0x29e>
 8002202:	464b      	mov	r3, r9
 8002204:	1b5f      	subs	r7, r3, r5
 8002206:	003b      	movs	r3, r7
 8002208:	2d00      	cmp	r5, #0
 800220a:	d100      	bne.n	800220e <__aeabi_dsub+0x5c2>
 800220c:	e742      	b.n	8002094 <__aeabi_dsub+0x448>
 800220e:	2f38      	cmp	r7, #56	@ 0x38
 8002210:	dd00      	ble.n	8002214 <__aeabi_dsub+0x5c8>
 8002212:	e0ec      	b.n	80023ee <__aeabi_dsub+0x7a2>
 8002214:	2380      	movs	r3, #128	@ 0x80
 8002216:	000e      	movs	r6, r1
 8002218:	041b      	lsls	r3, r3, #16
 800221a:	431c      	orrs	r4, r3
 800221c:	2f1f      	cmp	r7, #31
 800221e:	dc25      	bgt.n	800226c <__aeabi_dsub+0x620>
 8002220:	2520      	movs	r5, #32
 8002222:	0023      	movs	r3, r4
 8002224:	1bed      	subs	r5, r5, r7
 8002226:	0001      	movs	r1, r0
 8002228:	40a8      	lsls	r0, r5
 800222a:	40ab      	lsls	r3, r5
 800222c:	40f9      	lsrs	r1, r7
 800222e:	1e45      	subs	r5, r0, #1
 8002230:	41a8      	sbcs	r0, r5
 8002232:	430b      	orrs	r3, r1
 8002234:	40fc      	lsrs	r4, r7
 8002236:	4318      	orrs	r0, r3
 8002238:	465b      	mov	r3, fp
 800223a:	1b1b      	subs	r3, r3, r4
 800223c:	469b      	mov	fp, r3
 800223e:	e739      	b.n	80020b4 <__aeabi_dsub+0x468>
 8002240:	4666      	mov	r6, ip
 8002242:	2501      	movs	r5, #1
 8002244:	e562      	b.n	8001d0c <__aeabi_dsub+0xc0>
 8002246:	001f      	movs	r7, r3
 8002248:	4659      	mov	r1, fp
 800224a:	3f20      	subs	r7, #32
 800224c:	40f9      	lsrs	r1, r7
 800224e:	468c      	mov	ip, r1
 8002250:	2b20      	cmp	r3, #32
 8002252:	d005      	beq.n	8002260 <__aeabi_dsub+0x614>
 8002254:	2740      	movs	r7, #64	@ 0x40
 8002256:	4659      	mov	r1, fp
 8002258:	1afb      	subs	r3, r7, r3
 800225a:	4099      	lsls	r1, r3
 800225c:	430a      	orrs	r2, r1
 800225e:	4692      	mov	sl, r2
 8002260:	4657      	mov	r7, sl
 8002262:	1e7b      	subs	r3, r7, #1
 8002264:	419f      	sbcs	r7, r3
 8002266:	4663      	mov	r3, ip
 8002268:	431f      	orrs	r7, r3
 800226a:	e5c1      	b.n	8001df0 <__aeabi_dsub+0x1a4>
 800226c:	003b      	movs	r3, r7
 800226e:	0025      	movs	r5, r4
 8002270:	3b20      	subs	r3, #32
 8002272:	40dd      	lsrs	r5, r3
 8002274:	2f20      	cmp	r7, #32
 8002276:	d004      	beq.n	8002282 <__aeabi_dsub+0x636>
 8002278:	2340      	movs	r3, #64	@ 0x40
 800227a:	1bdb      	subs	r3, r3, r7
 800227c:	409c      	lsls	r4, r3
 800227e:	4320      	orrs	r0, r4
 8002280:	4680      	mov	r8, r0
 8002282:	4640      	mov	r0, r8
 8002284:	1e43      	subs	r3, r0, #1
 8002286:	4198      	sbcs	r0, r3
 8002288:	4328      	orrs	r0, r5
 800228a:	e713      	b.n	80020b4 <__aeabi_dsub+0x468>
 800228c:	2900      	cmp	r1, #0
 800228e:	d09d      	beq.n	80021cc <__aeabi_dsub+0x580>
 8002290:	2601      	movs	r6, #1
 8002292:	4663      	mov	r3, ip
 8002294:	465c      	mov	r4, fp
 8002296:	4690      	mov	r8, r2
 8002298:	401e      	ands	r6, r3
 800229a:	e6db      	b.n	8002054 <__aeabi_dsub+0x408>
 800229c:	1a17      	subs	r7, r2, r0
 800229e:	465b      	mov	r3, fp
 80022a0:	42ba      	cmp	r2, r7
 80022a2:	4192      	sbcs	r2, r2
 80022a4:	1b1c      	subs	r4, r3, r4
 80022a6:	4252      	negs	r2, r2
 80022a8:	1aa4      	subs	r4, r4, r2
 80022aa:	0223      	lsls	r3, r4, #8
 80022ac:	d4c8      	bmi.n	8002240 <__aeabi_dsub+0x5f4>
 80022ae:	0763      	lsls	r3, r4, #29
 80022b0:	08ff      	lsrs	r7, r7, #3
 80022b2:	431f      	orrs	r7, r3
 80022b4:	4666      	mov	r6, ip
 80022b6:	2301      	movs	r3, #1
 80022b8:	08e5      	lsrs	r5, r4, #3
 80022ba:	e71f      	b.n	80020fc <__aeabi_dsub+0x4b0>
 80022bc:	001d      	movs	r5, r3
 80022be:	2400      	movs	r4, #0
 80022c0:	2700      	movs	r7, #0
 80022c2:	e657      	b.n	8001f74 <__aeabi_dsub+0x328>
 80022c4:	465c      	mov	r4, fp
 80022c6:	08d0      	lsrs	r0, r2, #3
 80022c8:	e66a      	b.n	8001fa0 <__aeabi_dsub+0x354>
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d100      	bne.n	80022d0 <__aeabi_dsub+0x684>
 80022ce:	e737      	b.n	8002140 <__aeabi_dsub+0x4f4>
 80022d0:	4653      	mov	r3, sl
 80022d2:	08c0      	lsrs	r0, r0, #3
 80022d4:	0767      	lsls	r7, r4, #29
 80022d6:	4307      	orrs	r7, r0
 80022d8:	08e5      	lsrs	r5, r4, #3
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d100      	bne.n	80022e0 <__aeabi_dsub+0x694>
 80022de:	e5b1      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80022e0:	2380      	movs	r3, #128	@ 0x80
 80022e2:	031b      	lsls	r3, r3, #12
 80022e4:	421d      	tst	r5, r3
 80022e6:	d008      	beq.n	80022fa <__aeabi_dsub+0x6ae>
 80022e8:	4659      	mov	r1, fp
 80022ea:	08c8      	lsrs	r0, r1, #3
 80022ec:	4218      	tst	r0, r3
 80022ee:	d104      	bne.n	80022fa <__aeabi_dsub+0x6ae>
 80022f0:	08d2      	lsrs	r2, r2, #3
 80022f2:	0749      	lsls	r1, r1, #29
 80022f4:	430a      	orrs	r2, r1
 80022f6:	0017      	movs	r7, r2
 80022f8:	0005      	movs	r5, r0
 80022fa:	0f7b      	lsrs	r3, r7, #29
 80022fc:	00ff      	lsls	r7, r7, #3
 80022fe:	08ff      	lsrs	r7, r7, #3
 8002300:	075b      	lsls	r3, r3, #29
 8002302:	431f      	orrs	r7, r3
 8002304:	e59e      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 8002306:	08c0      	lsrs	r0, r0, #3
 8002308:	0763      	lsls	r3, r4, #29
 800230a:	4318      	orrs	r0, r3
 800230c:	08e5      	lsrs	r5, r4, #3
 800230e:	2900      	cmp	r1, #0
 8002310:	d053      	beq.n	80023ba <__aeabi_dsub+0x76e>
 8002312:	2380      	movs	r3, #128	@ 0x80
 8002314:	031b      	lsls	r3, r3, #12
 8002316:	421d      	tst	r5, r3
 8002318:	d00a      	beq.n	8002330 <__aeabi_dsub+0x6e4>
 800231a:	4659      	mov	r1, fp
 800231c:	08cc      	lsrs	r4, r1, #3
 800231e:	421c      	tst	r4, r3
 8002320:	d106      	bne.n	8002330 <__aeabi_dsub+0x6e4>
 8002322:	2601      	movs	r6, #1
 8002324:	4663      	mov	r3, ip
 8002326:	0025      	movs	r5, r4
 8002328:	08d0      	lsrs	r0, r2, #3
 800232a:	0749      	lsls	r1, r1, #29
 800232c:	4308      	orrs	r0, r1
 800232e:	401e      	ands	r6, r3
 8002330:	0f47      	lsrs	r7, r0, #29
 8002332:	00c0      	lsls	r0, r0, #3
 8002334:	08c0      	lsrs	r0, r0, #3
 8002336:	077f      	lsls	r7, r7, #29
 8002338:	4307      	orrs	r7, r0
 800233a:	e583      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 800233c:	1883      	adds	r3, r0, r2
 800233e:	4293      	cmp	r3, r2
 8002340:	4192      	sbcs	r2, r2
 8002342:	445c      	add	r4, fp
 8002344:	4252      	negs	r2, r2
 8002346:	18a5      	adds	r5, r4, r2
 8002348:	022a      	lsls	r2, r5, #8
 800234a:	d500      	bpl.n	800234e <__aeabi_dsub+0x702>
 800234c:	e724      	b.n	8002198 <__aeabi_dsub+0x54c>
 800234e:	076f      	lsls	r7, r5, #29
 8002350:	08db      	lsrs	r3, r3, #3
 8002352:	431f      	orrs	r7, r3
 8002354:	08ed      	lsrs	r5, r5, #3
 8002356:	2301      	movs	r3, #1
 8002358:	e6d0      	b.n	80020fc <__aeabi_dsub+0x4b0>
 800235a:	46c0      	nop			@ (mov r8, r8)
 800235c:	000007ff 	.word	0x000007ff
 8002360:	000007fe 	.word	0x000007fe
 8002364:	ff7fffff 	.word	0xff7fffff
 8002368:	465b      	mov	r3, fp
 800236a:	08d2      	lsrs	r2, r2, #3
 800236c:	075f      	lsls	r7, r3, #29
 800236e:	4666      	mov	r6, ip
 8002370:	4317      	orrs	r7, r2
 8002372:	08dd      	lsrs	r5, r3, #3
 8002374:	e566      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 8002376:	0025      	movs	r5, r4
 8002378:	3b20      	subs	r3, #32
 800237a:	40dd      	lsrs	r5, r3
 800237c:	4663      	mov	r3, ip
 800237e:	2b20      	cmp	r3, #32
 8002380:	d005      	beq.n	800238e <__aeabi_dsub+0x742>
 8002382:	2340      	movs	r3, #64	@ 0x40
 8002384:	4661      	mov	r1, ip
 8002386:	1a5b      	subs	r3, r3, r1
 8002388:	409c      	lsls	r4, r3
 800238a:	4320      	orrs	r0, r4
 800238c:	4680      	mov	r8, r0
 800238e:	4647      	mov	r7, r8
 8002390:	1e7b      	subs	r3, r7, #1
 8002392:	419f      	sbcs	r7, r3
 8002394:	432f      	orrs	r7, r5
 8002396:	e5a0      	b.n	8001eda <__aeabi_dsub+0x28e>
 8002398:	2120      	movs	r1, #32
 800239a:	2700      	movs	r7, #0
 800239c:	1a09      	subs	r1, r1, r0
 800239e:	e4d2      	b.n	8001d46 <__aeabi_dsub+0xfa>
 80023a0:	2f00      	cmp	r7, #0
 80023a2:	d100      	bne.n	80023a6 <__aeabi_dsub+0x75a>
 80023a4:	e713      	b.n	80021ce <__aeabi_dsub+0x582>
 80023a6:	465c      	mov	r4, fp
 80023a8:	0017      	movs	r7, r2
 80023aa:	2500      	movs	r5, #0
 80023ac:	e5f6      	b.n	8001f9c <__aeabi_dsub+0x350>
 80023ae:	08d7      	lsrs	r7, r2, #3
 80023b0:	0749      	lsls	r1, r1, #29
 80023b2:	2302      	movs	r3, #2
 80023b4:	430f      	orrs	r7, r1
 80023b6:	092d      	lsrs	r5, r5, #4
 80023b8:	e6a0      	b.n	80020fc <__aeabi_dsub+0x4b0>
 80023ba:	0007      	movs	r7, r0
 80023bc:	e542      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80023be:	465b      	mov	r3, fp
 80023c0:	2601      	movs	r6, #1
 80023c2:	075f      	lsls	r7, r3, #29
 80023c4:	08dd      	lsrs	r5, r3, #3
 80023c6:	4663      	mov	r3, ip
 80023c8:	08d2      	lsrs	r2, r2, #3
 80023ca:	4317      	orrs	r7, r2
 80023cc:	401e      	ands	r6, r3
 80023ce:	e539      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80023d0:	465b      	mov	r3, fp
 80023d2:	08d2      	lsrs	r2, r2, #3
 80023d4:	075f      	lsls	r7, r3, #29
 80023d6:	4317      	orrs	r7, r2
 80023d8:	08dd      	lsrs	r5, r3, #3
 80023da:	e533      	b.n	8001e44 <__aeabi_dsub+0x1f8>
 80023dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002458 <__aeabi_dsub+0x80c>)
 80023de:	08db      	lsrs	r3, r3, #3
 80023e0:	4022      	ands	r2, r4
 80023e2:	0757      	lsls	r7, r2, #29
 80023e4:	0252      	lsls	r2, r2, #9
 80023e6:	2501      	movs	r5, #1
 80023e8:	431f      	orrs	r7, r3
 80023ea:	0b14      	lsrs	r4, r2, #12
 80023ec:	e5c2      	b.n	8001f74 <__aeabi_dsub+0x328>
 80023ee:	000e      	movs	r6, r1
 80023f0:	2001      	movs	r0, #1
 80023f2:	e65f      	b.n	80020b4 <__aeabi_dsub+0x468>
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d00d      	beq.n	8002414 <__aeabi_dsub+0x7c8>
 80023f8:	464b      	mov	r3, r9
 80023fa:	1b5b      	subs	r3, r3, r5
 80023fc:	469c      	mov	ip, r3
 80023fe:	2d00      	cmp	r5, #0
 8002400:	d100      	bne.n	8002404 <__aeabi_dsub+0x7b8>
 8002402:	e548      	b.n	8001e96 <__aeabi_dsub+0x24a>
 8002404:	2701      	movs	r7, #1
 8002406:	2b38      	cmp	r3, #56	@ 0x38
 8002408:	dd00      	ble.n	800240c <__aeabi_dsub+0x7c0>
 800240a:	e566      	b.n	8001eda <__aeabi_dsub+0x28e>
 800240c:	2380      	movs	r3, #128	@ 0x80
 800240e:	041b      	lsls	r3, r3, #16
 8002410:	431c      	orrs	r4, r3
 8002412:	e550      	b.n	8001eb6 <__aeabi_dsub+0x26a>
 8002414:	1c6b      	adds	r3, r5, #1
 8002416:	4d11      	ldr	r5, [pc, #68]	@ (800245c <__aeabi_dsub+0x810>)
 8002418:	422b      	tst	r3, r5
 800241a:	d000      	beq.n	800241e <__aeabi_dsub+0x7d2>
 800241c:	e673      	b.n	8002106 <__aeabi_dsub+0x4ba>
 800241e:	4659      	mov	r1, fp
 8002420:	0023      	movs	r3, r4
 8002422:	4311      	orrs	r1, r2
 8002424:	468a      	mov	sl, r1
 8002426:	4303      	orrs	r3, r0
 8002428:	e600      	b.n	800202c <__aeabi_dsub+0x3e0>
 800242a:	0767      	lsls	r7, r4, #29
 800242c:	08c0      	lsrs	r0, r0, #3
 800242e:	2300      	movs	r3, #0
 8002430:	4307      	orrs	r7, r0
 8002432:	08e5      	lsrs	r5, r4, #3
 8002434:	e662      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8002436:	0764      	lsls	r4, r4, #29
 8002438:	08ff      	lsrs	r7, r7, #3
 800243a:	4327      	orrs	r7, r4
 800243c:	0905      	lsrs	r5, r0, #4
 800243e:	e65d      	b.n	80020fc <__aeabi_dsub+0x4b0>
 8002440:	08d2      	lsrs	r2, r2, #3
 8002442:	0749      	lsls	r1, r1, #29
 8002444:	4311      	orrs	r1, r2
 8002446:	000f      	movs	r7, r1
 8002448:	2302      	movs	r3, #2
 800244a:	092d      	lsrs	r5, r5, #4
 800244c:	e656      	b.n	80020fc <__aeabi_dsub+0x4b0>
 800244e:	0007      	movs	r7, r0
 8002450:	e5a4      	b.n	8001f9c <__aeabi_dsub+0x350>
 8002452:	0038      	movs	r0, r7
 8002454:	e48f      	b.n	8001d76 <__aeabi_dsub+0x12a>
 8002456:	46c0      	nop			@ (mov r8, r8)
 8002458:	ff7fffff 	.word	0xff7fffff
 800245c:	000007fe 	.word	0x000007fe

08002460 <__aeabi_dcmpun>:
 8002460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002462:	46c6      	mov	lr, r8
 8002464:	031e      	lsls	r6, r3, #12
 8002466:	0b36      	lsrs	r6, r6, #12
 8002468:	46b0      	mov	r8, r6
 800246a:	4e0d      	ldr	r6, [pc, #52]	@ (80024a0 <__aeabi_dcmpun+0x40>)
 800246c:	030c      	lsls	r4, r1, #12
 800246e:	004d      	lsls	r5, r1, #1
 8002470:	005f      	lsls	r7, r3, #1
 8002472:	b500      	push	{lr}
 8002474:	0b24      	lsrs	r4, r4, #12
 8002476:	0d6d      	lsrs	r5, r5, #21
 8002478:	0d7f      	lsrs	r7, r7, #21
 800247a:	42b5      	cmp	r5, r6
 800247c:	d00b      	beq.n	8002496 <__aeabi_dcmpun+0x36>
 800247e:	4908      	ldr	r1, [pc, #32]	@ (80024a0 <__aeabi_dcmpun+0x40>)
 8002480:	2000      	movs	r0, #0
 8002482:	428f      	cmp	r7, r1
 8002484:	d104      	bne.n	8002490 <__aeabi_dcmpun+0x30>
 8002486:	4646      	mov	r6, r8
 8002488:	4316      	orrs	r6, r2
 800248a:	0030      	movs	r0, r6
 800248c:	1e43      	subs	r3, r0, #1
 800248e:	4198      	sbcs	r0, r3
 8002490:	bc80      	pop	{r7}
 8002492:	46b8      	mov	r8, r7
 8002494:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002496:	4304      	orrs	r4, r0
 8002498:	2001      	movs	r0, #1
 800249a:	2c00      	cmp	r4, #0
 800249c:	d1f8      	bne.n	8002490 <__aeabi_dcmpun+0x30>
 800249e:	e7ee      	b.n	800247e <__aeabi_dcmpun+0x1e>
 80024a0:	000007ff 	.word	0x000007ff

080024a4 <__aeabi_d2iz>:
 80024a4:	000b      	movs	r3, r1
 80024a6:	0002      	movs	r2, r0
 80024a8:	b570      	push	{r4, r5, r6, lr}
 80024aa:	4d16      	ldr	r5, [pc, #88]	@ (8002504 <__aeabi_d2iz+0x60>)
 80024ac:	030c      	lsls	r4, r1, #12
 80024ae:	b082      	sub	sp, #8
 80024b0:	0049      	lsls	r1, r1, #1
 80024b2:	2000      	movs	r0, #0
 80024b4:	9200      	str	r2, [sp, #0]
 80024b6:	9301      	str	r3, [sp, #4]
 80024b8:	0b24      	lsrs	r4, r4, #12
 80024ba:	0d49      	lsrs	r1, r1, #21
 80024bc:	0fde      	lsrs	r6, r3, #31
 80024be:	42a9      	cmp	r1, r5
 80024c0:	dd04      	ble.n	80024cc <__aeabi_d2iz+0x28>
 80024c2:	4811      	ldr	r0, [pc, #68]	@ (8002508 <__aeabi_d2iz+0x64>)
 80024c4:	4281      	cmp	r1, r0
 80024c6:	dd03      	ble.n	80024d0 <__aeabi_d2iz+0x2c>
 80024c8:	4b10      	ldr	r3, [pc, #64]	@ (800250c <__aeabi_d2iz+0x68>)
 80024ca:	18f0      	adds	r0, r6, r3
 80024cc:	b002      	add	sp, #8
 80024ce:	bd70      	pop	{r4, r5, r6, pc}
 80024d0:	2080      	movs	r0, #128	@ 0x80
 80024d2:	0340      	lsls	r0, r0, #13
 80024d4:	4320      	orrs	r0, r4
 80024d6:	4c0e      	ldr	r4, [pc, #56]	@ (8002510 <__aeabi_d2iz+0x6c>)
 80024d8:	1a64      	subs	r4, r4, r1
 80024da:	2c1f      	cmp	r4, #31
 80024dc:	dd08      	ble.n	80024f0 <__aeabi_d2iz+0x4c>
 80024de:	4b0d      	ldr	r3, [pc, #52]	@ (8002514 <__aeabi_d2iz+0x70>)
 80024e0:	1a5b      	subs	r3, r3, r1
 80024e2:	40d8      	lsrs	r0, r3
 80024e4:	0003      	movs	r3, r0
 80024e6:	4258      	negs	r0, r3
 80024e8:	2e00      	cmp	r6, #0
 80024ea:	d1ef      	bne.n	80024cc <__aeabi_d2iz+0x28>
 80024ec:	0018      	movs	r0, r3
 80024ee:	e7ed      	b.n	80024cc <__aeabi_d2iz+0x28>
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <__aeabi_d2iz+0x74>)
 80024f2:	9a00      	ldr	r2, [sp, #0]
 80024f4:	469c      	mov	ip, r3
 80024f6:	0003      	movs	r3, r0
 80024f8:	4461      	add	r1, ip
 80024fa:	408b      	lsls	r3, r1
 80024fc:	40e2      	lsrs	r2, r4
 80024fe:	4313      	orrs	r3, r2
 8002500:	e7f1      	b.n	80024e6 <__aeabi_d2iz+0x42>
 8002502:	46c0      	nop			@ (mov r8, r8)
 8002504:	000003fe 	.word	0x000003fe
 8002508:	0000041d 	.word	0x0000041d
 800250c:	7fffffff 	.word	0x7fffffff
 8002510:	00000433 	.word	0x00000433
 8002514:	00000413 	.word	0x00000413
 8002518:	fffffbed 	.word	0xfffffbed

0800251c <__aeabi_i2d>:
 800251c:	b570      	push	{r4, r5, r6, lr}
 800251e:	2800      	cmp	r0, #0
 8002520:	d016      	beq.n	8002550 <__aeabi_i2d+0x34>
 8002522:	17c3      	asrs	r3, r0, #31
 8002524:	18c5      	adds	r5, r0, r3
 8002526:	405d      	eors	r5, r3
 8002528:	0fc4      	lsrs	r4, r0, #31
 800252a:	0028      	movs	r0, r5
 800252c:	f000 f912 	bl	8002754 <__clzsi2>
 8002530:	4b10      	ldr	r3, [pc, #64]	@ (8002574 <__aeabi_i2d+0x58>)
 8002532:	1a1b      	subs	r3, r3, r0
 8002534:	055b      	lsls	r3, r3, #21
 8002536:	0d5b      	lsrs	r3, r3, #21
 8002538:	280a      	cmp	r0, #10
 800253a:	dc14      	bgt.n	8002566 <__aeabi_i2d+0x4a>
 800253c:	0002      	movs	r2, r0
 800253e:	002e      	movs	r6, r5
 8002540:	3215      	adds	r2, #21
 8002542:	4096      	lsls	r6, r2
 8002544:	220b      	movs	r2, #11
 8002546:	1a12      	subs	r2, r2, r0
 8002548:	40d5      	lsrs	r5, r2
 800254a:	032d      	lsls	r5, r5, #12
 800254c:	0b2d      	lsrs	r5, r5, #12
 800254e:	e003      	b.n	8002558 <__aeabi_i2d+0x3c>
 8002550:	2400      	movs	r4, #0
 8002552:	2300      	movs	r3, #0
 8002554:	2500      	movs	r5, #0
 8002556:	2600      	movs	r6, #0
 8002558:	051b      	lsls	r3, r3, #20
 800255a:	432b      	orrs	r3, r5
 800255c:	07e4      	lsls	r4, r4, #31
 800255e:	4323      	orrs	r3, r4
 8002560:	0030      	movs	r0, r6
 8002562:	0019      	movs	r1, r3
 8002564:	bd70      	pop	{r4, r5, r6, pc}
 8002566:	380b      	subs	r0, #11
 8002568:	4085      	lsls	r5, r0
 800256a:	032d      	lsls	r5, r5, #12
 800256c:	2600      	movs	r6, #0
 800256e:	0b2d      	lsrs	r5, r5, #12
 8002570:	e7f2      	b.n	8002558 <__aeabi_i2d+0x3c>
 8002572:	46c0      	nop			@ (mov r8, r8)
 8002574:	0000041e 	.word	0x0000041e

08002578 <__aeabi_ui2d>:
 8002578:	b510      	push	{r4, lr}
 800257a:	1e04      	subs	r4, r0, #0
 800257c:	d010      	beq.n	80025a0 <__aeabi_ui2d+0x28>
 800257e:	f000 f8e9 	bl	8002754 <__clzsi2>
 8002582:	4b0e      	ldr	r3, [pc, #56]	@ (80025bc <__aeabi_ui2d+0x44>)
 8002584:	1a1b      	subs	r3, r3, r0
 8002586:	055b      	lsls	r3, r3, #21
 8002588:	0d5b      	lsrs	r3, r3, #21
 800258a:	280a      	cmp	r0, #10
 800258c:	dc0f      	bgt.n	80025ae <__aeabi_ui2d+0x36>
 800258e:	220b      	movs	r2, #11
 8002590:	0021      	movs	r1, r4
 8002592:	1a12      	subs	r2, r2, r0
 8002594:	40d1      	lsrs	r1, r2
 8002596:	3015      	adds	r0, #21
 8002598:	030a      	lsls	r2, r1, #12
 800259a:	4084      	lsls	r4, r0
 800259c:	0b12      	lsrs	r2, r2, #12
 800259e:	e001      	b.n	80025a4 <__aeabi_ui2d+0x2c>
 80025a0:	2300      	movs	r3, #0
 80025a2:	2200      	movs	r2, #0
 80025a4:	051b      	lsls	r3, r3, #20
 80025a6:	4313      	orrs	r3, r2
 80025a8:	0020      	movs	r0, r4
 80025aa:	0019      	movs	r1, r3
 80025ac:	bd10      	pop	{r4, pc}
 80025ae:	0022      	movs	r2, r4
 80025b0:	380b      	subs	r0, #11
 80025b2:	4082      	lsls	r2, r0
 80025b4:	0312      	lsls	r2, r2, #12
 80025b6:	2400      	movs	r4, #0
 80025b8:	0b12      	lsrs	r2, r2, #12
 80025ba:	e7f3      	b.n	80025a4 <__aeabi_ui2d+0x2c>
 80025bc:	0000041e 	.word	0x0000041e

080025c0 <__aeabi_f2d>:
 80025c0:	b570      	push	{r4, r5, r6, lr}
 80025c2:	0242      	lsls	r2, r0, #9
 80025c4:	0043      	lsls	r3, r0, #1
 80025c6:	0fc4      	lsrs	r4, r0, #31
 80025c8:	20fe      	movs	r0, #254	@ 0xfe
 80025ca:	0e1b      	lsrs	r3, r3, #24
 80025cc:	1c59      	adds	r1, r3, #1
 80025ce:	0a55      	lsrs	r5, r2, #9
 80025d0:	4208      	tst	r0, r1
 80025d2:	d00c      	beq.n	80025ee <__aeabi_f2d+0x2e>
 80025d4:	21e0      	movs	r1, #224	@ 0xe0
 80025d6:	0089      	lsls	r1, r1, #2
 80025d8:	468c      	mov	ip, r1
 80025da:	076d      	lsls	r5, r5, #29
 80025dc:	0b12      	lsrs	r2, r2, #12
 80025de:	4463      	add	r3, ip
 80025e0:	051b      	lsls	r3, r3, #20
 80025e2:	4313      	orrs	r3, r2
 80025e4:	07e4      	lsls	r4, r4, #31
 80025e6:	4323      	orrs	r3, r4
 80025e8:	0028      	movs	r0, r5
 80025ea:	0019      	movs	r1, r3
 80025ec:	bd70      	pop	{r4, r5, r6, pc}
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d114      	bne.n	800261c <__aeabi_f2d+0x5c>
 80025f2:	2d00      	cmp	r5, #0
 80025f4:	d01b      	beq.n	800262e <__aeabi_f2d+0x6e>
 80025f6:	0028      	movs	r0, r5
 80025f8:	f000 f8ac 	bl	8002754 <__clzsi2>
 80025fc:	280a      	cmp	r0, #10
 80025fe:	dc1c      	bgt.n	800263a <__aeabi_f2d+0x7a>
 8002600:	230b      	movs	r3, #11
 8002602:	002a      	movs	r2, r5
 8002604:	1a1b      	subs	r3, r3, r0
 8002606:	40da      	lsrs	r2, r3
 8002608:	0003      	movs	r3, r0
 800260a:	3315      	adds	r3, #21
 800260c:	409d      	lsls	r5, r3
 800260e:	4b0e      	ldr	r3, [pc, #56]	@ (8002648 <__aeabi_f2d+0x88>)
 8002610:	0312      	lsls	r2, r2, #12
 8002612:	1a1b      	subs	r3, r3, r0
 8002614:	055b      	lsls	r3, r3, #21
 8002616:	0b12      	lsrs	r2, r2, #12
 8002618:	0d5b      	lsrs	r3, r3, #21
 800261a:	e7e1      	b.n	80025e0 <__aeabi_f2d+0x20>
 800261c:	2d00      	cmp	r5, #0
 800261e:	d009      	beq.n	8002634 <__aeabi_f2d+0x74>
 8002620:	0b13      	lsrs	r3, r2, #12
 8002622:	2280      	movs	r2, #128	@ 0x80
 8002624:	0312      	lsls	r2, r2, #12
 8002626:	431a      	orrs	r2, r3
 8002628:	076d      	lsls	r5, r5, #29
 800262a:	4b08      	ldr	r3, [pc, #32]	@ (800264c <__aeabi_f2d+0x8c>)
 800262c:	e7d8      	b.n	80025e0 <__aeabi_f2d+0x20>
 800262e:	2300      	movs	r3, #0
 8002630:	2200      	movs	r2, #0
 8002632:	e7d5      	b.n	80025e0 <__aeabi_f2d+0x20>
 8002634:	2200      	movs	r2, #0
 8002636:	4b05      	ldr	r3, [pc, #20]	@ (800264c <__aeabi_f2d+0x8c>)
 8002638:	e7d2      	b.n	80025e0 <__aeabi_f2d+0x20>
 800263a:	0003      	movs	r3, r0
 800263c:	002a      	movs	r2, r5
 800263e:	3b0b      	subs	r3, #11
 8002640:	409a      	lsls	r2, r3
 8002642:	2500      	movs	r5, #0
 8002644:	e7e3      	b.n	800260e <__aeabi_f2d+0x4e>
 8002646:	46c0      	nop			@ (mov r8, r8)
 8002648:	00000389 	.word	0x00000389
 800264c:	000007ff 	.word	0x000007ff

08002650 <__aeabi_d2f>:
 8002650:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002652:	004b      	lsls	r3, r1, #1
 8002654:	030f      	lsls	r7, r1, #12
 8002656:	0d5b      	lsrs	r3, r3, #21
 8002658:	4c3a      	ldr	r4, [pc, #232]	@ (8002744 <__aeabi_d2f+0xf4>)
 800265a:	0f45      	lsrs	r5, r0, #29
 800265c:	b083      	sub	sp, #12
 800265e:	0a7f      	lsrs	r7, r7, #9
 8002660:	1c5e      	adds	r6, r3, #1
 8002662:	432f      	orrs	r7, r5
 8002664:	9000      	str	r0, [sp, #0]
 8002666:	9101      	str	r1, [sp, #4]
 8002668:	0fca      	lsrs	r2, r1, #31
 800266a:	00c5      	lsls	r5, r0, #3
 800266c:	4226      	tst	r6, r4
 800266e:	d00b      	beq.n	8002688 <__aeabi_d2f+0x38>
 8002670:	4935      	ldr	r1, [pc, #212]	@ (8002748 <__aeabi_d2f+0xf8>)
 8002672:	185c      	adds	r4, r3, r1
 8002674:	2cfe      	cmp	r4, #254	@ 0xfe
 8002676:	dd13      	ble.n	80026a0 <__aeabi_d2f+0x50>
 8002678:	20ff      	movs	r0, #255	@ 0xff
 800267a:	2300      	movs	r3, #0
 800267c:	05c0      	lsls	r0, r0, #23
 800267e:	4318      	orrs	r0, r3
 8002680:	07d2      	lsls	r2, r2, #31
 8002682:	4310      	orrs	r0, r2
 8002684:	b003      	add	sp, #12
 8002686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002688:	433d      	orrs	r5, r7
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <__aeabi_d2f+0x42>
 800268e:	2000      	movs	r0, #0
 8002690:	e7f4      	b.n	800267c <__aeabi_d2f+0x2c>
 8002692:	2d00      	cmp	r5, #0
 8002694:	d0f0      	beq.n	8002678 <__aeabi_d2f+0x28>
 8002696:	2380      	movs	r3, #128	@ 0x80
 8002698:	03db      	lsls	r3, r3, #15
 800269a:	20ff      	movs	r0, #255	@ 0xff
 800269c:	433b      	orrs	r3, r7
 800269e:	e7ed      	b.n	800267c <__aeabi_d2f+0x2c>
 80026a0:	2c00      	cmp	r4, #0
 80026a2:	dd0c      	ble.n	80026be <__aeabi_d2f+0x6e>
 80026a4:	9b00      	ldr	r3, [sp, #0]
 80026a6:	00ff      	lsls	r7, r7, #3
 80026a8:	019b      	lsls	r3, r3, #6
 80026aa:	1e58      	subs	r0, r3, #1
 80026ac:	4183      	sbcs	r3, r0
 80026ae:	0f69      	lsrs	r1, r5, #29
 80026b0:	433b      	orrs	r3, r7
 80026b2:	430b      	orrs	r3, r1
 80026b4:	0759      	lsls	r1, r3, #29
 80026b6:	d127      	bne.n	8002708 <__aeabi_d2f+0xb8>
 80026b8:	08db      	lsrs	r3, r3, #3
 80026ba:	b2e0      	uxtb	r0, r4
 80026bc:	e7de      	b.n	800267c <__aeabi_d2f+0x2c>
 80026be:	0021      	movs	r1, r4
 80026c0:	3117      	adds	r1, #23
 80026c2:	db31      	blt.n	8002728 <__aeabi_d2f+0xd8>
 80026c4:	2180      	movs	r1, #128	@ 0x80
 80026c6:	201e      	movs	r0, #30
 80026c8:	0409      	lsls	r1, r1, #16
 80026ca:	4339      	orrs	r1, r7
 80026cc:	1b00      	subs	r0, r0, r4
 80026ce:	281f      	cmp	r0, #31
 80026d0:	dd2d      	ble.n	800272e <__aeabi_d2f+0xde>
 80026d2:	2602      	movs	r6, #2
 80026d4:	4276      	negs	r6, r6
 80026d6:	1b34      	subs	r4, r6, r4
 80026d8:	000e      	movs	r6, r1
 80026da:	40e6      	lsrs	r6, r4
 80026dc:	0034      	movs	r4, r6
 80026de:	2820      	cmp	r0, #32
 80026e0:	d004      	beq.n	80026ec <__aeabi_d2f+0x9c>
 80026e2:	481a      	ldr	r0, [pc, #104]	@ (800274c <__aeabi_d2f+0xfc>)
 80026e4:	4684      	mov	ip, r0
 80026e6:	4463      	add	r3, ip
 80026e8:	4099      	lsls	r1, r3
 80026ea:	430d      	orrs	r5, r1
 80026ec:	002b      	movs	r3, r5
 80026ee:	1e59      	subs	r1, r3, #1
 80026f0:	418b      	sbcs	r3, r1
 80026f2:	4323      	orrs	r3, r4
 80026f4:	0759      	lsls	r1, r3, #29
 80026f6:	d003      	beq.n	8002700 <__aeabi_d2f+0xb0>
 80026f8:	210f      	movs	r1, #15
 80026fa:	4019      	ands	r1, r3
 80026fc:	2904      	cmp	r1, #4
 80026fe:	d10b      	bne.n	8002718 <__aeabi_d2f+0xc8>
 8002700:	019b      	lsls	r3, r3, #6
 8002702:	2000      	movs	r0, #0
 8002704:	0a5b      	lsrs	r3, r3, #9
 8002706:	e7b9      	b.n	800267c <__aeabi_d2f+0x2c>
 8002708:	210f      	movs	r1, #15
 800270a:	4019      	ands	r1, r3
 800270c:	2904      	cmp	r1, #4
 800270e:	d104      	bne.n	800271a <__aeabi_d2f+0xca>
 8002710:	019b      	lsls	r3, r3, #6
 8002712:	0a5b      	lsrs	r3, r3, #9
 8002714:	b2e0      	uxtb	r0, r4
 8002716:	e7b1      	b.n	800267c <__aeabi_d2f+0x2c>
 8002718:	2400      	movs	r4, #0
 800271a:	3304      	adds	r3, #4
 800271c:	0159      	lsls	r1, r3, #5
 800271e:	d5f7      	bpl.n	8002710 <__aeabi_d2f+0xc0>
 8002720:	3401      	adds	r4, #1
 8002722:	2300      	movs	r3, #0
 8002724:	b2e0      	uxtb	r0, r4
 8002726:	e7a9      	b.n	800267c <__aeabi_d2f+0x2c>
 8002728:	2000      	movs	r0, #0
 800272a:	2300      	movs	r3, #0
 800272c:	e7a6      	b.n	800267c <__aeabi_d2f+0x2c>
 800272e:	4c08      	ldr	r4, [pc, #32]	@ (8002750 <__aeabi_d2f+0x100>)
 8002730:	191c      	adds	r4, r3, r4
 8002732:	002b      	movs	r3, r5
 8002734:	40a5      	lsls	r5, r4
 8002736:	40c3      	lsrs	r3, r0
 8002738:	40a1      	lsls	r1, r4
 800273a:	1e68      	subs	r0, r5, #1
 800273c:	4185      	sbcs	r5, r0
 800273e:	4329      	orrs	r1, r5
 8002740:	430b      	orrs	r3, r1
 8002742:	e7d7      	b.n	80026f4 <__aeabi_d2f+0xa4>
 8002744:	000007fe 	.word	0x000007fe
 8002748:	fffffc80 	.word	0xfffffc80
 800274c:	fffffca2 	.word	0xfffffca2
 8002750:	fffffc82 	.word	0xfffffc82

08002754 <__clzsi2>:
 8002754:	211c      	movs	r1, #28
 8002756:	2301      	movs	r3, #1
 8002758:	041b      	lsls	r3, r3, #16
 800275a:	4298      	cmp	r0, r3
 800275c:	d301      	bcc.n	8002762 <__clzsi2+0xe>
 800275e:	0c00      	lsrs	r0, r0, #16
 8002760:	3910      	subs	r1, #16
 8002762:	0a1b      	lsrs	r3, r3, #8
 8002764:	4298      	cmp	r0, r3
 8002766:	d301      	bcc.n	800276c <__clzsi2+0x18>
 8002768:	0a00      	lsrs	r0, r0, #8
 800276a:	3908      	subs	r1, #8
 800276c:	091b      	lsrs	r3, r3, #4
 800276e:	4298      	cmp	r0, r3
 8002770:	d301      	bcc.n	8002776 <__clzsi2+0x22>
 8002772:	0900      	lsrs	r0, r0, #4
 8002774:	3904      	subs	r1, #4
 8002776:	a202      	add	r2, pc, #8	@ (adr r2, 8002780 <__clzsi2+0x2c>)
 8002778:	5c10      	ldrb	r0, [r2, r0]
 800277a:	1840      	adds	r0, r0, r1
 800277c:	4770      	bx	lr
 800277e:	46c0      	nop			@ (mov r8, r8)
 8002780:	02020304 	.word	0x02020304
 8002784:	01010101 	.word	0x01010101
	...

08002790 <__clzdi2>:
 8002790:	b510      	push	{r4, lr}
 8002792:	2900      	cmp	r1, #0
 8002794:	d103      	bne.n	800279e <__clzdi2+0xe>
 8002796:	f7ff ffdd 	bl	8002754 <__clzsi2>
 800279a:	3020      	adds	r0, #32
 800279c:	e002      	b.n	80027a4 <__clzdi2+0x14>
 800279e:	0008      	movs	r0, r1
 80027a0:	f7ff ffd8 	bl	8002754 <__clzsi2>
 80027a4:	bd10      	pop	{r4, pc}
 80027a6:	46c0      	nop			@ (mov r8, r8)

080027a8 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80027a8:	b5b0      	push	{r4, r5, r7, lr}
 80027aa:	b086      	sub	sp, #24
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;
	hstatus = HAL_UART_Transmit(&huart2,(uint8_t *)ptr, len, HAL_MAX_DELAY);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	2517      	movs	r5, #23
 80027ba:	197c      	adds	r4, r7, r5
 80027bc:	2301      	movs	r3, #1
 80027be:	425b      	negs	r3, r3
 80027c0:	68b9      	ldr	r1, [r7, #8]
 80027c2:	4808      	ldr	r0, [pc, #32]	@ (80027e4 <_write+0x3c>)
 80027c4:	f005 f93e 	bl	8007a44 <HAL_UART_Transmit>
 80027c8:	0003      	movs	r3, r0
 80027ca:	7023      	strb	r3, [r4, #0]
	if(hstatus==HAL_OK)
 80027cc:	197b      	adds	r3, r7, r5
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d101      	bne.n	80027d8 <_write+0x30>
		return len;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	e001      	b.n	80027dc <_write+0x34>
	else
		return -1;
 80027d8:	2301      	movs	r3, #1
 80027da:	425b      	negs	r3, r3
}
 80027dc:	0018      	movs	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	b006      	add	sp, #24
 80027e2:	bdb0      	pop	{r4, r5, r7, pc}
 80027e4:	2000030c 	.word	0x2000030c

080027e8 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == I2C1) {
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a05      	ldr	r2, [pc, #20]	@ (800280c <HAL_I2C_MemRxCpltCallback+0x24>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d104      	bne.n	8002804 <HAL_I2C_MemRxCpltCallback+0x1c>
//    	printf("\nReading through DMA complete!");
    	osSemaphoreRelease(CalculateSemHandle);
 80027fa:	4b05      	ldr	r3, [pc, #20]	@ (8002810 <HAL_I2C_MemRxCpltCallback+0x28>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	0018      	movs	r0, r3
 8002800:	f006 fc1e 	bl	8009040 <osSemaphoreRelease>
    }
}
 8002804:	46c0      	nop			@ (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b002      	add	sp, #8
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40005400 	.word	0x40005400
 8002810:	200003a0 	.word	0x200003a0

08002814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002818:	f000 feee 	bl	80035f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800281c:	f000 f84a 	bl	80028b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002820:	f000 fa2a 	bl	8002c78 <MX_GPIO_Init>
  MX_DMA_Init();
 8002824:	f000 fa0a 	bl	8002c3c <MX_DMA_Init>
  MX_I2C1_Init();
 8002828:	f000 f8c0 	bl	80029ac <MX_I2C1_Init>
  MX_RTC_Init();
 800282c:	f000 f8fe 	bl	8002a2c <MX_RTC_Init>
  MX_SPI1_Init();
 8002830:	f000 f99c 	bl	8002b6c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002834:	f000 f9d2 	bl	8002bdc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002838:	f006 f9da 	bl	8008bf0 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Readi2cSem */
  Readi2cSemHandle = osSemaphoreNew(1, 1, &Readi2cSem_attributes);
 800283c:	4b13      	ldr	r3, [pc, #76]	@ (800288c <main+0x78>)
 800283e:	001a      	movs	r2, r3
 8002840:	2101      	movs	r1, #1
 8002842:	2001      	movs	r0, #1
 8002844:	f006 fafc 	bl	8008e40 <osSemaphoreNew>
 8002848:	0002      	movs	r2, r0
 800284a:	4b11      	ldr	r3, [pc, #68]	@ (8002890 <main+0x7c>)
 800284c:	601a      	str	r2, [r3, #0]

  /* creation of CalculateSem */
  CalculateSemHandle = osSemaphoreNew(1, 0, &CalculateSem_attributes);
 800284e:	4b11      	ldr	r3, [pc, #68]	@ (8002894 <main+0x80>)
 8002850:	001a      	movs	r2, r3
 8002852:	2100      	movs	r1, #0
 8002854:	2001      	movs	r0, #1
 8002856:	f006 faf3 	bl	8008e40 <osSemaphoreNew>
 800285a:	0002      	movs	r2, r0
 800285c:	4b0e      	ldr	r3, [pc, #56]	@ (8002898 <main+0x84>)
 800285e:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Read_I2C */
  Read_I2CHandle = osThreadNew(readi2c, NULL, &Read_I2C_attributes);
 8002860:	4a0e      	ldr	r2, [pc, #56]	@ (800289c <main+0x88>)
 8002862:	4b0f      	ldr	r3, [pc, #60]	@ (80028a0 <main+0x8c>)
 8002864:	2100      	movs	r1, #0
 8002866:	0018      	movs	r0, r3
 8002868:	f006 fa1e 	bl	8008ca8 <osThreadNew>
 800286c:	0002      	movs	r2, r0
 800286e:	4b0d      	ldr	r3, [pc, #52]	@ (80028a4 <main+0x90>)
 8002870:	601a      	str	r2, [r3, #0]

  /* creation of Calculate */
  CalculateHandle = osThreadNew(calculate, NULL, &Calculate_attributes);
 8002872:	4a0d      	ldr	r2, [pc, #52]	@ (80028a8 <main+0x94>)
 8002874:	4b0d      	ldr	r3, [pc, #52]	@ (80028ac <main+0x98>)
 8002876:	2100      	movs	r1, #0
 8002878:	0018      	movs	r0, r3
 800287a:	f006 fa15 	bl	8008ca8 <osThreadNew>
 800287e:	0002      	movs	r2, r0
 8002880:	4b0b      	ldr	r3, [pc, #44]	@ (80028b0 <main+0x9c>)
 8002882:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002884:	f006 f9e0 	bl	8008c48 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002888:	46c0      	nop			@ (mov r8, r8)
 800288a:	e7fd      	b.n	8002888 <main+0x74>
 800288c:	0800e614 	.word	0x0800e614
 8002890:	2000039c 	.word	0x2000039c
 8002894:	0800e624 	.word	0x0800e624
 8002898:	200003a0 	.word	0x200003a0
 800289c:	0800e5cc 	.word	0x0800e5cc
 80028a0:	08002dd9 	.word	0x08002dd9
 80028a4:	20000394 	.word	0x20000394
 80028a8:	0800e5f0 	.word	0x0800e5f0
 80028ac:	08002e2d 	.word	0x08002e2d
 80028b0:	20000398 	.word	0x20000398

080028b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028b4:	b590      	push	{r4, r7, lr}
 80028b6:	b09d      	sub	sp, #116	@ 0x74
 80028b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80028ba:	2438      	movs	r4, #56	@ 0x38
 80028bc:	193b      	adds	r3, r7, r4
 80028be:	0018      	movs	r0, r3
 80028c0:	2338      	movs	r3, #56	@ 0x38
 80028c2:	001a      	movs	r2, r3
 80028c4:	2100      	movs	r1, #0
 80028c6:	f009 fe65 	bl	800c594 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80028ca:	2324      	movs	r3, #36	@ 0x24
 80028cc:	18fb      	adds	r3, r7, r3
 80028ce:	0018      	movs	r0, r3
 80028d0:	2314      	movs	r3, #20
 80028d2:	001a      	movs	r2, r3
 80028d4:	2100      	movs	r1, #0
 80028d6:	f009 fe5d 	bl	800c594 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028da:	003b      	movs	r3, r7
 80028dc:	0018      	movs	r0, r3
 80028de:	2324      	movs	r3, #36	@ 0x24
 80028e0:	001a      	movs	r2, r3
 80028e2:	2100      	movs	r1, #0
 80028e4:	f009 fe56 	bl	800c594 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028e8:	4b2e      	ldr	r3, [pc, #184]	@ (80029a4 <SystemClock_Config+0xf0>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a2e      	ldr	r2, [pc, #184]	@ (80029a8 <SystemClock_Config+0xf4>)
 80028ee:	401a      	ands	r2, r3
 80028f0:	4b2c      	ldr	r3, [pc, #176]	@ (80029a4 <SystemClock_Config+0xf0>)
 80028f2:	2180      	movs	r1, #128	@ 0x80
 80028f4:	0109      	lsls	r1, r1, #4
 80028f6:	430a      	orrs	r2, r1
 80028f8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80028fa:	0021      	movs	r1, r4
 80028fc:	187b      	adds	r3, r7, r1
 80028fe:	220a      	movs	r2, #10
 8002900:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002902:	187b      	adds	r3, r7, r1
 8002904:	2201      	movs	r2, #1
 8002906:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002908:	187b      	adds	r3, r7, r1
 800290a:	2210      	movs	r2, #16
 800290c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800290e:	187b      	adds	r3, r7, r1
 8002910:	2201      	movs	r2, #1
 8002912:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002914:	187b      	adds	r3, r7, r1
 8002916:	2202      	movs	r2, #2
 8002918:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800291a:	187b      	adds	r3, r7, r1
 800291c:	2200      	movs	r2, #0
 800291e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_6;
 8002920:	187b      	adds	r3, r7, r1
 8002922:	2280      	movs	r2, #128	@ 0x80
 8002924:	0312      	lsls	r2, r2, #12
 8002926:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8002928:	187b      	adds	r3, r7, r1
 800292a:	2280      	movs	r2, #128	@ 0x80
 800292c:	0412      	lsls	r2, r2, #16
 800292e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002930:	187b      	adds	r3, r7, r1
 8002932:	0018      	movs	r0, r3
 8002934:	f003 f9fc 	bl	8005d30 <HAL_RCC_OscConfig>
 8002938:	1e03      	subs	r3, r0, #0
 800293a:	d001      	beq.n	8002940 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800293c:	f000 fb20 	bl	8002f80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002940:	2124      	movs	r1, #36	@ 0x24
 8002942:	187b      	adds	r3, r7, r1
 8002944:	220f      	movs	r2, #15
 8002946:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002948:	187b      	adds	r3, r7, r1
 800294a:	2203      	movs	r2, #3
 800294c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800294e:	187b      	adds	r3, r7, r1
 8002950:	2200      	movs	r2, #0
 8002952:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002954:	187b      	adds	r3, r7, r1
 8002956:	2200      	movs	r2, #0
 8002958:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800295a:	187b      	adds	r3, r7, r1
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002960:	187b      	adds	r3, r7, r1
 8002962:	2101      	movs	r1, #1
 8002964:	0018      	movs	r0, r3
 8002966:	f003 fdb7 	bl	80064d8 <HAL_RCC_ClockConfig>
 800296a:	1e03      	subs	r3, r0, #0
 800296c:	d001      	beq.n	8002972 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800296e:	f000 fb07 	bl	8002f80 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8002972:	003b      	movs	r3, r7
 8002974:	222a      	movs	r2, #42	@ 0x2a
 8002976:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002978:	003b      	movs	r3, r7
 800297a:	2200      	movs	r2, #0
 800297c:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800297e:	003b      	movs	r3, r7
 8002980:	2200      	movs	r2, #0
 8002982:	615a      	str	r2, [r3, #20]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002984:	003b      	movs	r3, r7
 8002986:	2280      	movs	r2, #128	@ 0x80
 8002988:	0292      	lsls	r2, r2, #10
 800298a:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800298c:	003b      	movs	r3, r7
 800298e:	0018      	movs	r0, r3
 8002990:	f003 ffd8 	bl	8006944 <HAL_RCCEx_PeriphCLKConfig>
 8002994:	1e03      	subs	r3, r0, #0
 8002996:	d001      	beq.n	800299c <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8002998:	f000 faf2 	bl	8002f80 <Error_Handler>
  }
}
 800299c:	46c0      	nop			@ (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	b01d      	add	sp, #116	@ 0x74
 80029a2:	bd90      	pop	{r4, r7, pc}
 80029a4:	40007000 	.word	0x40007000
 80029a8:	ffffe7ff 	.word	0xffffe7ff

080029ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80029b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002a24 <MX_I2C1_Init+0x78>)
 80029b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 80029b6:	4b1a      	ldr	r3, [pc, #104]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002a28 <MX_I2C1_Init+0x7c>)
 80029ba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80029bc:	4b18      	ldr	r3, [pc, #96]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029be:	2200      	movs	r2, #0
 80029c0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029c2:	4b17      	ldr	r3, [pc, #92]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029c4:	2201      	movs	r2, #1
 80029c6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029c8:	4b15      	ldr	r3, [pc, #84]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80029ce:	4b14      	ldr	r3, [pc, #80]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80029d4:	4b12      	ldr	r3, [pc, #72]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029da:	4b11      	ldr	r3, [pc, #68]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029dc:	2200      	movs	r2, #0
 80029de:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80029e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029e8:	0018      	movs	r0, r3
 80029ea:	f001 faff 	bl	8003fec <HAL_I2C_Init>
 80029ee:	1e03      	subs	r3, r0, #0
 80029f0:	d001      	beq.n	80029f6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80029f2:	f000 fac5 	bl	8002f80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80029f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002a20 <MX_I2C1_Init+0x74>)
 80029f8:	2100      	movs	r1, #0
 80029fa:	0018      	movs	r0, r3
 80029fc:	f003 f900 	bl	8005c00 <HAL_I2CEx_ConfigAnalogFilter>
 8002a00:	1e03      	subs	r3, r0, #0
 8002a02:	d001      	beq.n	8002a08 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002a04:	f000 fabc 	bl	8002f80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002a08:	4b05      	ldr	r3, [pc, #20]	@ (8002a20 <MX_I2C1_Init+0x74>)
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f003 f943 	bl	8005c98 <HAL_I2CEx_ConfigDigitalFilter>
 8002a12:	1e03      	subs	r3, r0, #0
 8002a14:	d001      	beq.n	8002a1a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002a16:	f000 fab3 	bl	8002f80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002a1a:	46c0      	nop			@ (mov r8, r8)
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	200001f4 	.word	0x200001f4
 8002a24:	40005400 	.word	0x40005400
 8002a28:	00b07cb4 	.word	0x00b07cb4

08002a2c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b090      	sub	sp, #64	@ 0x40
 8002a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002a32:	232c      	movs	r3, #44	@ 0x2c
 8002a34:	18fb      	adds	r3, r7, r3
 8002a36:	0018      	movs	r0, r3
 8002a38:	2314      	movs	r3, #20
 8002a3a:	001a      	movs	r2, r3
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	f009 fda9 	bl	800c594 <memset>
  RTC_DateTypeDef sDate = {0};
 8002a42:	2328      	movs	r3, #40	@ 0x28
 8002a44:	18fb      	adds	r3, r7, r3
 8002a46:	2200      	movs	r2, #0
 8002a48:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002a4a:	003b      	movs	r3, r7
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	2328      	movs	r3, #40	@ 0x28
 8002a50:	001a      	movs	r2, r3
 8002a52:	2100      	movs	r1, #0
 8002a54:	f009 fd9e 	bl	800c594 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a58:	4b41      	ldr	r3, [pc, #260]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a5a:	4a42      	ldr	r2, [pc, #264]	@ (8002b64 <MX_RTC_Init+0x138>)
 8002a5c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a5e:	4b40      	ldr	r3, [pc, #256]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 31;
 8002a64:	4b3e      	ldr	r3, [pc, #248]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a66:	221f      	movs	r2, #31
 8002a68:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 1023;
 8002a6a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a6c:	4a3e      	ldr	r2, [pc, #248]	@ (8002b68 <MX_RTC_Init+0x13c>)
 8002a6e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a70:	4b3b      	ldr	r3, [pc, #236]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002a76:	4b3a      	ldr	r3, [pc, #232]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a7c:	4b38      	ldr	r3, [pc, #224]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a82:	4b37      	ldr	r3, [pc, #220]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a88:	4b35      	ldr	r3, [pc, #212]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f004 f8b6 	bl	8006bfc <HAL_RTC_Init>
 8002a90:	1e03      	subs	r3, r0, #0
 8002a92:	d001      	beq.n	8002a98 <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 8002a94:	f000 fa74 	bl	8002f80 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002a98:	212c      	movs	r1, #44	@ 0x2c
 8002a9a:	187b      	adds	r3, r7, r1
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8002aa0:	187b      	adds	r3, r7, r1
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8002aa6:	187b      	adds	r3, r7, r1
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002aac:	187b      	adds	r3, r7, r1
 8002aae:	2200      	movs	r2, #0
 8002ab0:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002ab2:	187b      	adds	r3, r7, r1
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002ab8:	1879      	adds	r1, r7, r1
 8002aba:	4b29      	ldr	r3, [pc, #164]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f004 f938 	bl	8006d34 <HAL_RTC_SetTime>
 8002ac4:	1e03      	subs	r3, r0, #0
 8002ac6:	d001      	beq.n	8002acc <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 8002ac8:	f000 fa5a 	bl	8002f80 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002acc:	2128      	movs	r1, #40	@ 0x28
 8002ace:	187b      	adds	r3, r7, r1
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002ad4:	187b      	adds	r3, r7, r1
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8002ada:	187b      	adds	r3, r7, r1
 8002adc:	2201      	movs	r2, #1
 8002ade:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8002ae0:	187b      	adds	r3, r7, r1
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002ae6:	1879      	adds	r1, r7, r1
 8002ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	0018      	movs	r0, r3
 8002aee:	f004 f9cb 	bl	8006e88 <HAL_RTC_SetDate>
 8002af2:	1e03      	subs	r3, r0, #0
 8002af4:	d001      	beq.n	8002afa <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8002af6:	f000 fa43 	bl	8002f80 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8002afa:	003b      	movs	r3, r7
 8002afc:	2200      	movs	r2, #0
 8002afe:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8002b00:	003b      	movs	r3, r7
 8002b02:	2200      	movs	r2, #0
 8002b04:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8002b06:	003b      	movs	r3, r7
 8002b08:	2200      	movs	r2, #0
 8002b0a:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8002b0c:	003b      	movs	r3, r7
 8002b0e:	2200      	movs	r2, #0
 8002b10:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b12:	003b      	movs	r3, r7
 8002b14:	2200      	movs	r2, #0
 8002b16:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b18:	003b      	movs	r3, r7
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002b1e:	003b      	movs	r3, r7
 8002b20:	2200      	movs	r2, #0
 8002b22:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8002b24:	003b      	movs	r3, r7
 8002b26:	22f0      	movs	r2, #240	@ 0xf0
 8002b28:	0512      	lsls	r2, r2, #20
 8002b2a:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002b2c:	003b      	movs	r3, r7
 8002b2e:	2200      	movs	r2, #0
 8002b30:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8002b32:	003b      	movs	r3, r7
 8002b34:	2220      	movs	r2, #32
 8002b36:	2101      	movs	r1, #1
 8002b38:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002b3a:	003b      	movs	r3, r7
 8002b3c:	2280      	movs	r2, #128	@ 0x80
 8002b3e:	0052      	lsls	r2, r2, #1
 8002b40:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002b42:	0039      	movs	r1, r7
 8002b44:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <MX_RTC_Init+0x134>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f004 fa31 	bl	8006fb0 <HAL_RTC_SetAlarm_IT>
 8002b4e:	1e03      	subs	r3, r0, #0
 8002b50:	d001      	beq.n	8002b56 <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8002b52:	f000 fa15 	bl	8002f80 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002b56:	46c0      	nop			@ (mov r8, r8)
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	b010      	add	sp, #64	@ 0x40
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	46c0      	nop			@ (mov r8, r8)
 8002b60:	20000290 	.word	0x20000290
 8002b64:	40002800 	.word	0x40002800
 8002b68:	000003ff 	.word	0x000003ff

08002b6c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002b70:	4b18      	ldr	r3, [pc, #96]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002b72:	4a19      	ldr	r2, [pc, #100]	@ (8002bd8 <MX_SPI1_Init+0x6c>)
 8002b74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002b76:	4b17      	ldr	r3, [pc, #92]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002b78:	2282      	movs	r2, #130	@ 0x82
 8002b7a:	0052      	lsls	r2, r2, #1
 8002b7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b7e:	4b15      	ldr	r3, [pc, #84]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b84:	4b13      	ldr	r3, [pc, #76]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b8a:	4b12      	ldr	r3, [pc, #72]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b90:	4b10      	ldr	r3, [pc, #64]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b96:	4b0f      	ldr	r3, [pc, #60]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002b98:	2280      	movs	r2, #128	@ 0x80
 8002b9a:	0092      	lsls	r2, r2, #2
 8002b9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002baa:	4b0a      	ldr	r3, [pc, #40]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002bb0:	4b08      	ldr	r3, [pc, #32]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002bb6:	4b07      	ldr	r3, [pc, #28]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002bb8:	2207      	movs	r2, #7
 8002bba:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002bbc:	4b05      	ldr	r3, [pc, #20]	@ (8002bd4 <MX_SPI1_Init+0x68>)
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f004 fc6e 	bl	80074a0 <HAL_SPI_Init>
 8002bc4:	1e03      	subs	r3, r0, #0
 8002bc6:	d001      	beq.n	8002bcc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002bc8:	f000 f9da 	bl	8002f80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002bcc:	46c0      	nop			@ (mov r8, r8)
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	46c0      	nop			@ (mov r8, r8)
 8002bd4:	200002b4 	.word	0x200002b4
 8002bd8:	40013000 	.word	0x40013000

08002bdc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002be0:	4b14      	ldr	r3, [pc, #80]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002be2:	4a15      	ldr	r2, [pc, #84]	@ (8002c38 <MX_USART2_UART_Init+0x5c>)
 8002be4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002be6:	4b13      	ldr	r3, [pc, #76]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002be8:	22e1      	movs	r2, #225	@ 0xe1
 8002bea:	0252      	lsls	r2, r2, #9
 8002bec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002bee:	4b11      	ldr	r3, [pc, #68]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c00:	4b0c      	ldr	r3, [pc, #48]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002c02:	220c      	movs	r2, #12
 8002c04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c06:	4b0b      	ldr	r3, [pc, #44]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c0c:	4b09      	ldr	r3, [pc, #36]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c12:	4b08      	ldr	r3, [pc, #32]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c18:	4b06      	ldr	r3, [pc, #24]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c1e:	4b05      	ldr	r3, [pc, #20]	@ (8002c34 <MX_USART2_UART_Init+0x58>)
 8002c20:	0018      	movs	r0, r3
 8002c22:	f004 febb 	bl	800799c <HAL_UART_Init>
 8002c26:	1e03      	subs	r3, r0, #0
 8002c28:	d001      	beq.n	8002c2e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002c2a:	f000 f9a9 	bl	8002f80 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c2e:	46c0      	nop			@ (mov r8, r8)
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	2000030c 	.word	0x2000030c
 8002c38:	40004400 	.word	0x40004400

08002c3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002c42:	4b0c      	ldr	r3, [pc, #48]	@ (8002c74 <MX_DMA_Init+0x38>)
 8002c44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c46:	4b0b      	ldr	r3, [pc, #44]	@ (8002c74 <MX_DMA_Init+0x38>)
 8002c48:	2101      	movs	r1, #1
 8002c4a:	430a      	orrs	r2, r1
 8002c4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c4e:	4b09      	ldr	r3, [pc, #36]	@ (8002c74 <MX_DMA_Init+0x38>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c52:	2201      	movs	r2, #1
 8002c54:	4013      	ands	r3, r2
 8002c56:	607b      	str	r3, [r7, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2103      	movs	r1, #3
 8002c5e:	200a      	movs	r0, #10
 8002c60:	f000 fd8e 	bl	8003780 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002c64:	200a      	movs	r0, #10
 8002c66:	f000 fda0 	bl	80037aa <HAL_NVIC_EnableIRQ>

}
 8002c6a:	46c0      	nop			@ (mov r8, r8)
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	b002      	add	sp, #8
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	46c0      	nop			@ (mov r8, r8)
 8002c74:	40021000 	.word	0x40021000

08002c78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c78:	b590      	push	{r4, r7, lr}
 8002c7a:	b08b      	sub	sp, #44	@ 0x2c
 8002c7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7e:	2414      	movs	r4, #20
 8002c80:	193b      	adds	r3, r7, r4
 8002c82:	0018      	movs	r0, r3
 8002c84:	2314      	movs	r3, #20
 8002c86:	001a      	movs	r2, r3
 8002c88:	2100      	movs	r1, #0
 8002c8a:	f009 fc83 	bl	800c594 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c8e:	4b4e      	ldr	r3, [pc, #312]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c92:	4b4d      	ldr	r3, [pc, #308]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002c94:	2101      	movs	r1, #1
 8002c96:	430a      	orrs	r2, r1
 8002c98:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c9a:	4b4b      	ldr	r3, [pc, #300]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
 8002ca4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ca6:	4b48      	ldr	r3, [pc, #288]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002ca8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002caa:	4b47      	ldr	r3, [pc, #284]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002cac:	2102      	movs	r1, #2
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002cb2:	4b45      	ldr	r3, [pc, #276]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb6:	2202      	movs	r2, #2
 8002cb8:	4013      	ands	r3, r2
 8002cba:	60fb      	str	r3, [r7, #12]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cbe:	4b42      	ldr	r3, [pc, #264]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cc2:	4b41      	ldr	r3, [pc, #260]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002cc4:	2104      	movs	r1, #4
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002cca:	4b3f      	ldr	r3, [pc, #252]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cce:	2204      	movs	r2, #4
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]
 8002cd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002cd6:	4b3c      	ldr	r3, [pc, #240]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cda:	4b3b      	ldr	r3, [pc, #236]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002cdc:	2180      	movs	r1, #128	@ 0x80
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ce2:	4b39      	ldr	r3, [pc, #228]	@ (8002dc8 <MX_GPIO_Init+0x150>)
 8002ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce6:	2280      	movs	r2, #128	@ 0x80
 8002ce8:	4013      	ands	r3, r2
 8002cea:	607b      	str	r3, [r7, #4]
 8002cec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin, GPIO_PIN_RESET);
 8002cee:	4937      	ldr	r1, [pc, #220]	@ (8002dcc <MX_GPIO_Init+0x154>)
 8002cf0:	23a0      	movs	r3, #160	@ 0xa0
 8002cf2:	05db      	lsls	r3, r3, #23
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f001 f934 	bl	8003f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin, GPIO_PIN_RESET);
 8002cfc:	4b34      	ldr	r3, [pc, #208]	@ (8002dd0 <MX_GPIO_Init+0x158>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	2107      	movs	r1, #7
 8002d02:	0018      	movs	r0, r3
 8002d04:	f001 f92e 	bl	8003f64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA15_RESERVED_Pin PA12_RESERVED_Pin PA1_RESERVED_Pin */
  GPIO_InitStruct.Pin = PA15_RESERVED_Pin|PA12_RESERVED_Pin|PA1_RESERVED_Pin;
 8002d08:	193b      	adds	r3, r7, r4
 8002d0a:	4a30      	ldr	r2, [pc, #192]	@ (8002dcc <MX_GPIO_Init+0x154>)
 8002d0c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d0e:	193b      	adds	r3, r7, r4
 8002d10:	2201      	movs	r2, #1
 8002d12:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d14:	193b      	adds	r3, r7, r4
 8002d16:	2200      	movs	r2, #0
 8002d18:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d1a:	193b      	adds	r3, r7, r4
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d20:	193a      	adds	r2, r7, r4
 8002d22:	23a0      	movs	r3, #160	@ 0xa0
 8002d24:	05db      	lsls	r3, r3, #23
 8002d26:	0011      	movs	r1, r2
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f000 ff9d 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4_RESERVED_Pin PB1_RESERVED_Pin PB0_RESERVED_Pin */
  GPIO_InitStruct.Pin = PB4_RESERVED_Pin|PB1_RESERVED_Pin|PB0_RESERVED_Pin;
 8002d2e:	0021      	movs	r1, r4
 8002d30:	187b      	adds	r3, r7, r1
 8002d32:	2213      	movs	r2, #19
 8002d34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d36:	187b      	adds	r3, r7, r1
 8002d38:	2288      	movs	r2, #136	@ 0x88
 8002d3a:	0352      	lsls	r2, r2, #13
 8002d3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3e:	187b      	adds	r3, r7, r1
 8002d40:	2200      	movs	r2, #0
 8002d42:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d44:	000c      	movs	r4, r1
 8002d46:	187b      	adds	r3, r7, r1
 8002d48:	4a22      	ldr	r2, [pc, #136]	@ (8002dd4 <MX_GPIO_Init+0x15c>)
 8002d4a:	0019      	movs	r1, r3
 8002d4c:	0010      	movs	r0, r2
 8002d4e:	f000 ff8b 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC13_RESERVED_Pin;
 8002d52:	0021      	movs	r1, r4
 8002d54:	187b      	adds	r3, r7, r1
 8002d56:	2280      	movs	r2, #128	@ 0x80
 8002d58:	0192      	lsls	r2, r2, #6
 8002d5a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d5c:	187b      	adds	r3, r7, r1
 8002d5e:	2288      	movs	r2, #136	@ 0x88
 8002d60:	0352      	lsls	r2, r2, #13
 8002d62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d64:	187b      	adds	r3, r7, r1
 8002d66:	2200      	movs	r2, #0
 8002d68:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PC13_RESERVED_GPIO_Port, &GPIO_InitStruct);
 8002d6a:	000c      	movs	r4, r1
 8002d6c:	187b      	adds	r3, r7, r1
 8002d6e:	4a18      	ldr	r2, [pc, #96]	@ (8002dd0 <MX_GPIO_Init+0x158>)
 8002d70:	0019      	movs	r1, r3
 8002d72:	0010      	movs	r0, r2
 8002d74:	f000 ff78 	bl	8003c68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1_RESERVED_Pin PC0_RESERVED_Pin PC2_RESERVED_Pin */
  GPIO_InitStruct.Pin = PC1_RESERVED_Pin|PC0_RESERVED_Pin|PC2_RESERVED_Pin;
 8002d78:	0021      	movs	r1, r4
 8002d7a:	187b      	adds	r3, r7, r1
 8002d7c:	2207      	movs	r2, #7
 8002d7e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d80:	187b      	adds	r3, r7, r1
 8002d82:	2201      	movs	r2, #1
 8002d84:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d86:	187b      	adds	r3, r7, r1
 8002d88:	2200      	movs	r2, #0
 8002d8a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d8c:	187b      	adds	r3, r7, r1
 8002d8e:	2202      	movs	r2, #2
 8002d90:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d92:	187b      	adds	r3, r7, r1
 8002d94:	4a0e      	ldr	r2, [pc, #56]	@ (8002dd0 <MX_GPIO_Init+0x158>)
 8002d96:	0019      	movs	r1, r3
 8002d98:	0010      	movs	r0, r2
 8002d9a:	f000 ff65 	bl	8003c68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 3, 0);
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2103      	movs	r1, #3
 8002da2:	2005      	movs	r0, #5
 8002da4:	f000 fcec 	bl	8003780 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002da8:	2005      	movs	r0, #5
 8002daa:	f000 fcfe 	bl	80037aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 8002dae:	2200      	movs	r2, #0
 8002db0:	2103      	movs	r1, #3
 8002db2:	2007      	movs	r0, #7
 8002db4:	f000 fce4 	bl	8003780 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002db8:	2007      	movs	r0, #7
 8002dba:	f000 fcf6 	bl	80037aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002dbe:	46c0      	nop			@ (mov r8, r8)
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	b00b      	add	sp, #44	@ 0x2c
 8002dc4:	bd90      	pop	{r4, r7, pc}
 8002dc6:	46c0      	nop			@ (mov r8, r8)
 8002dc8:	40021000 	.word	0x40021000
 8002dcc:	00009002 	.word	0x00009002
 8002dd0:	50000800 	.word	0x50000800
 8002dd4:	50000400 	.word	0x50000400

08002dd8 <readi2c>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_readi2c */
void readi2c(void *argument)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af02      	add	r7, sp, #8
 8002dde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	if(osSemaphoreAcquire(Readi2cSemHandle,osWaitForever)==osOK){
 8002de0:	4b0e      	ldr	r3, [pc, #56]	@ (8002e1c <readi2c+0x44>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	2201      	movs	r2, #1
 8002de6:	4252      	negs	r2, r2
 8002de8:	0011      	movs	r1, r2
 8002dea:	0018      	movs	r0, r3
 8002dec:	f006 f8ca 	bl	8008f84 <osSemaphoreAcquire>
 8002df0:	1e03      	subs	r3, r0, #0
 8002df2:	d10f      	bne.n	8002e14 <readi2c+0x3c>
		if(HAL_I2C_Mem_Read_DMA(&hi2c1, MPU6050_ADDR<<1 , REG_ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, acc_buffer, 6)!=HAL_OK)
 8002df4:	480a      	ldr	r0, [pc, #40]	@ (8002e20 <readi2c+0x48>)
 8002df6:	2306      	movs	r3, #6
 8002df8:	9301      	str	r3, [sp, #4]
 8002dfa:	4b0a      	ldr	r3, [pc, #40]	@ (8002e24 <readi2c+0x4c>)
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	2301      	movs	r3, #1
 8002e00:	223b      	movs	r2, #59	@ 0x3b
 8002e02:	21d0      	movs	r1, #208	@ 0xd0
 8002e04:	f001 f998 	bl	8004138 <HAL_I2C_Mem_Read_DMA>
 8002e08:	1e03      	subs	r3, r0, #0
 8002e0a:	d003      	beq.n	8002e14 <readi2c+0x3c>
		    	printf("\nDMA initiation failed!");
 8002e0c:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <readi2c+0x50>)
 8002e0e:	0018      	movs	r0, r3
 8002e10:	f009 fb64 	bl	800c4dc <iprintf>
	}
    osDelay(1);
 8002e14:	2001      	movs	r0, #1
 8002e16:	f005 ffeb 	bl	8008df0 <osDelay>
	if(osSemaphoreAcquire(Readi2cSemHandle,osWaitForever)==osOK){
 8002e1a:	e7e1      	b.n	8002de0 <readi2c+0x8>
 8002e1c:	2000039c 	.word	0x2000039c
 8002e20:	200001f4 	.word	0x200001f4
 8002e24:	200003a4 	.word	0x200003a4
 8002e28:	0800e54c 	.word	0x0800e54c

08002e2c <calculate>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_calculate */
void calculate(void *argument)
{
 8002e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e2e:	b08d      	sub	sp, #52	@ 0x34
 8002e30:	af04      	add	r7, sp, #16
 8002e32:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN calculate */
  /* Infinite loop */
  for(;;)
  {
	if(osSemaphoreAcquire(CalculateSemHandle,osWaitForever)==osOK){
 8002e34:	4b44      	ldr	r3, [pc, #272]	@ (8002f48 <calculate+0x11c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	4252      	negs	r2, r2
 8002e3c:	0011      	movs	r1, r2
 8002e3e:	0018      	movs	r0, r3
 8002e40:	f006 f8a0 	bl	8008f84 <osSemaphoreAcquire>
 8002e44:	1e03      	subs	r3, r0, #0
 8002e46:	d17b      	bne.n	8002f40 <calculate+0x114>
		float acc[3];

		acc[0]=(((int16_t)(acc_buffer[0]<<8 | acc_buffer[1]))/16384.0);
 8002e48:	4b40      	ldr	r3, [pc, #256]	@ (8002f4c <calculate+0x120>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	b21b      	sxth	r3, r3
 8002e4e:	021b      	lsls	r3, r3, #8
 8002e50:	b21a      	sxth	r2, r3
 8002e52:	4b3e      	ldr	r3, [pc, #248]	@ (8002f4c <calculate+0x120>)
 8002e54:	785b      	ldrb	r3, [r3, #1]
 8002e56:	b21b      	sxth	r3, r3
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	b21b      	sxth	r3, r3
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f7ff fb5d 	bl	800251c <__aeabi_i2d>
 8002e62:	2200      	movs	r2, #0
 8002e64:	4b3a      	ldr	r3, [pc, #232]	@ (8002f50 <calculate+0x124>)
 8002e66:	f7fd ffd1 	bl	8000e0c <__aeabi_ddiv>
 8002e6a:	0002      	movs	r2, r0
 8002e6c:	000b      	movs	r3, r1
 8002e6e:	0010      	movs	r0, r2
 8002e70:	0019      	movs	r1, r3
 8002e72:	f7ff fbed 	bl	8002650 <__aeabi_d2f>
 8002e76:	1c02      	adds	r2, r0, #0
 8002e78:	240c      	movs	r4, #12
 8002e7a:	2508      	movs	r5, #8
 8002e7c:	1963      	adds	r3, r4, r5
 8002e7e:	19db      	adds	r3, r3, r7
 8002e80:	601a      	str	r2, [r3, #0]
		acc[1]=(((int16_t)(acc_buffer[2]<<8 | acc_buffer[3]))/16384.0);
 8002e82:	4b32      	ldr	r3, [pc, #200]	@ (8002f4c <calculate+0x120>)
 8002e84:	789b      	ldrb	r3, [r3, #2]
 8002e86:	b21b      	sxth	r3, r3
 8002e88:	021b      	lsls	r3, r3, #8
 8002e8a:	b21a      	sxth	r2, r3
 8002e8c:	4b2f      	ldr	r3, [pc, #188]	@ (8002f4c <calculate+0x120>)
 8002e8e:	78db      	ldrb	r3, [r3, #3]
 8002e90:	b21b      	sxth	r3, r3
 8002e92:	4313      	orrs	r3, r2
 8002e94:	b21b      	sxth	r3, r3
 8002e96:	0018      	movs	r0, r3
 8002e98:	f7ff fb40 	bl	800251c <__aeabi_i2d>
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8002f50 <calculate+0x124>)
 8002ea0:	f7fd ffb4 	bl	8000e0c <__aeabi_ddiv>
 8002ea4:	0002      	movs	r2, r0
 8002ea6:	000b      	movs	r3, r1
 8002ea8:	0010      	movs	r0, r2
 8002eaa:	0019      	movs	r1, r3
 8002eac:	f7ff fbd0 	bl	8002650 <__aeabi_d2f>
 8002eb0:	1c02      	adds	r2, r0, #0
 8002eb2:	1963      	adds	r3, r4, r5
 8002eb4:	19db      	adds	r3, r3, r7
 8002eb6:	605a      	str	r2, [r3, #4]
		acc[2]=(((int16_t)(acc_buffer[4]<<8 | acc_buffer[5]))/16384.0);
 8002eb8:	4b24      	ldr	r3, [pc, #144]	@ (8002f4c <calculate+0x120>)
 8002eba:	791b      	ldrb	r3, [r3, #4]
 8002ebc:	b21b      	sxth	r3, r3
 8002ebe:	021b      	lsls	r3, r3, #8
 8002ec0:	b21a      	sxth	r2, r3
 8002ec2:	4b22      	ldr	r3, [pc, #136]	@ (8002f4c <calculate+0x120>)
 8002ec4:	795b      	ldrb	r3, [r3, #5]
 8002ec6:	b21b      	sxth	r3, r3
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	b21b      	sxth	r3, r3
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f7ff fb25 	bl	800251c <__aeabi_i2d>
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	4b1e      	ldr	r3, [pc, #120]	@ (8002f50 <calculate+0x124>)
 8002ed6:	f7fd ff99 	bl	8000e0c <__aeabi_ddiv>
 8002eda:	0002      	movs	r2, r0
 8002edc:	000b      	movs	r3, r1
 8002ede:	0010      	movs	r0, r2
 8002ee0:	0019      	movs	r1, r3
 8002ee2:	f7ff fbb5 	bl	8002650 <__aeabi_d2f>
 8002ee6:	1c02      	adds	r2, r0, #0
 8002ee8:	0026      	movs	r6, r4
 8002eea:	1973      	adds	r3, r6, r5
 8002eec:	19db      	adds	r3, r3, r7
 8002eee:	609a      	str	r2, [r3, #8]

		printf("\n%.2f %.2f %.2f",acc[0],acc[1],acc[2]);
 8002ef0:	1973      	adds	r3, r6, r5
 8002ef2:	19db      	adds	r3, r3, r7
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	1c18      	adds	r0, r3, #0
 8002ef8:	f7ff fb62 	bl	80025c0 <__aeabi_f2d>
 8002efc:	6038      	str	r0, [r7, #0]
 8002efe:	6079      	str	r1, [r7, #4]
 8002f00:	1972      	adds	r2, r6, r5
 8002f02:	19d3      	adds	r3, r2, r7
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	1c18      	adds	r0, r3, #0
 8002f08:	f7ff fb5a 	bl	80025c0 <__aeabi_f2d>
 8002f0c:	0004      	movs	r4, r0
 8002f0e:	000d      	movs	r5, r1
 8002f10:	2308      	movs	r3, #8
 8002f12:	18f3      	adds	r3, r6, r3
 8002f14:	19db      	adds	r3, r3, r7
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	1c18      	adds	r0, r3, #0
 8002f1a:	f7ff fb51 	bl	80025c0 <__aeabi_f2d>
 8002f1e:	0002      	movs	r2, r0
 8002f20:	000b      	movs	r3, r1
 8002f22:	490c      	ldr	r1, [pc, #48]	@ (8002f54 <calculate+0x128>)
 8002f24:	9202      	str	r2, [sp, #8]
 8002f26:	9303      	str	r3, [sp, #12]
 8002f28:	9400      	str	r4, [sp, #0]
 8002f2a:	9501      	str	r5, [sp, #4]
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	0008      	movs	r0, r1
 8002f32:	f009 fad3 	bl	800c4dc <iprintf>

    	osSemaphoreRelease(Readi2cSemHandle);
 8002f36:	4b08      	ldr	r3, [pc, #32]	@ (8002f58 <calculate+0x12c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	0018      	movs	r0, r3
 8002f3c:	f006 f880 	bl	8009040 <osSemaphoreRelease>
	}
    osDelay(1);
 8002f40:	2001      	movs	r0, #1
 8002f42:	f005 ff55 	bl	8008df0 <osDelay>
	if(osSemaphoreAcquire(CalculateSemHandle,osWaitForever)==osOK){
 8002f46:	e775      	b.n	8002e34 <calculate+0x8>
 8002f48:	200003a0 	.word	0x200003a0
 8002f4c:	200003a4 	.word	0x200003a4
 8002f50:	40d00000 	.word	0x40d00000
 8002f54:	0800e564 	.word	0x0800e564
 8002f58:	2000039c 	.word	0x2000039c

08002f5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a04      	ldr	r2, [pc, #16]	@ (8002f7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d101      	bne.n	8002f72 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002f6e:	f000 fb63 	bl	8003638 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002f72:	46c0      	nop			@ (mov r8, r8)
 8002f74:	46bd      	mov	sp, r7
 8002f76:	b002      	add	sp, #8
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	46c0      	nop			@ (mov r8, r8)
 8002f7c:	40001000 	.word	0x40001000

08002f80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f84:	b672      	cpsid	i
}
 8002f86:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f88:	46c0      	nop			@ (mov r8, r8)
 8002f8a:	e7fd      	b.n	8002f88 <Error_Handler+0x8>

08002f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f90:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc0 <HAL_MspInit+0x34>)
 8002f92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f94:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc0 <HAL_MspInit+0x34>)
 8002f96:	2101      	movs	r1, #1
 8002f98:	430a      	orrs	r2, r1
 8002f9a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f9c:	4b08      	ldr	r3, [pc, #32]	@ (8002fc0 <HAL_MspInit+0x34>)
 8002f9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002fa0:	4b07      	ldr	r3, [pc, #28]	@ (8002fc0 <HAL_MspInit+0x34>)
 8002fa2:	2180      	movs	r1, #128	@ 0x80
 8002fa4:	0549      	lsls	r1, r1, #21
 8002fa6:	430a      	orrs	r2, r1
 8002fa8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8002faa:	2302      	movs	r3, #2
 8002fac:	425b      	negs	r3, r3
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2103      	movs	r1, #3
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f000 fbe4 	bl	8003780 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002fb8:	46c0      	nop			@ (mov r8, r8)
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	46c0      	nop			@ (mov r8, r8)
 8002fc0:	40021000 	.word	0x40021000

08002fc4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fc4:	b590      	push	{r4, r7, lr}
 8002fc6:	b089      	sub	sp, #36	@ 0x24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fcc:	240c      	movs	r4, #12
 8002fce:	193b      	adds	r3, r7, r4
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	2314      	movs	r3, #20
 8002fd4:	001a      	movs	r2, r3
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	f009 fadc 	bl	800c594 <memset>
  if(hi2c->Instance==I2C1)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a3b      	ldr	r2, [pc, #236]	@ (80030d0 <HAL_I2C_MspInit+0x10c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d170      	bne.n	80030c8 <HAL_I2C_MspInit+0x104>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80030d4 <HAL_I2C_MspInit+0x110>)
 8002fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fea:	4b3a      	ldr	r3, [pc, #232]	@ (80030d4 <HAL_I2C_MspInit+0x110>)
 8002fec:	2102      	movs	r1, #2
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ff2:	4b38      	ldr	r3, [pc, #224]	@ (80030d4 <HAL_I2C_MspInit+0x110>)
 8002ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff6:	2202      	movs	r2, #2
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60bb      	str	r3, [r7, #8]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB9     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002ffe:	193b      	adds	r3, r7, r4
 8003000:	2280      	movs	r2, #128	@ 0x80
 8003002:	0092      	lsls	r2, r2, #2
 8003004:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003006:	193b      	adds	r3, r7, r4
 8003008:	2212      	movs	r2, #18
 800300a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300c:	193b      	adds	r3, r7, r4
 800300e:	2200      	movs	r2, #0
 8003010:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003012:	193b      	adds	r3, r7, r4
 8003014:	2203      	movs	r2, #3
 8003016:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003018:	193b      	adds	r3, r7, r4
 800301a:	2204      	movs	r2, #4
 800301c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800301e:	193b      	adds	r3, r7, r4
 8003020:	4a2d      	ldr	r2, [pc, #180]	@ (80030d8 <HAL_I2C_MspInit+0x114>)
 8003022:	0019      	movs	r1, r3
 8003024:	0010      	movs	r0, r2
 8003026:	f000 fe1f 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800302a:	0021      	movs	r1, r4
 800302c:	187b      	adds	r3, r7, r1
 800302e:	2240      	movs	r2, #64	@ 0x40
 8003030:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003032:	187b      	adds	r3, r7, r1
 8003034:	2212      	movs	r2, #18
 8003036:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003038:	187b      	adds	r3, r7, r1
 800303a:	2200      	movs	r2, #0
 800303c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800303e:	187b      	adds	r3, r7, r1
 8003040:	2203      	movs	r2, #3
 8003042:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003044:	187b      	adds	r3, r7, r1
 8003046:	2201      	movs	r2, #1
 8003048:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800304a:	187b      	adds	r3, r7, r1
 800304c:	4a22      	ldr	r2, [pc, #136]	@ (80030d8 <HAL_I2C_MspInit+0x114>)
 800304e:	0019      	movs	r1, r3
 8003050:	0010      	movs	r0, r2
 8003052:	f000 fe09 	bl	8003c68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003056:	4b1f      	ldr	r3, [pc, #124]	@ (80030d4 <HAL_I2C_MspInit+0x110>)
 8003058:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800305a:	4b1e      	ldr	r3, [pc, #120]	@ (80030d4 <HAL_I2C_MspInit+0x110>)
 800305c:	2180      	movs	r1, #128	@ 0x80
 800305e:	0389      	lsls	r1, r1, #14
 8003060:	430a      	orrs	r2, r1
 8003062:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8003064:	4b1d      	ldr	r3, [pc, #116]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 8003066:	4a1e      	ldr	r2, [pc, #120]	@ (80030e0 <HAL_I2C_MspInit+0x11c>)
 8003068:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 800306a:	4b1c      	ldr	r3, [pc, #112]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 800306c:	2206      	movs	r2, #6
 800306e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003070:	4b1a      	ldr	r3, [pc, #104]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 8003072:	2200      	movs	r2, #0
 8003074:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003076:	4b19      	ldr	r3, [pc, #100]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 8003078:	2200      	movs	r2, #0
 800307a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800307c:	4b17      	ldr	r3, [pc, #92]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 800307e:	2280      	movs	r2, #128	@ 0x80
 8003080:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003082:	4b16      	ldr	r3, [pc, #88]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 8003084:	2200      	movs	r2, #0
 8003086:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003088:	4b14      	ldr	r3, [pc, #80]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 800308a:	2200      	movs	r2, #0
 800308c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800308e:	4b13      	ldr	r3, [pc, #76]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 8003090:	2200      	movs	r2, #0
 8003092:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003094:	4b11      	ldr	r3, [pc, #68]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 8003096:	2280      	movs	r2, #128	@ 0x80
 8003098:	0152      	lsls	r2, r2, #5
 800309a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800309c:	4b0f      	ldr	r3, [pc, #60]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 800309e:	0018      	movs	r0, r3
 80030a0:	f000 fb94 	bl	80037cc <HAL_DMA_Init>
 80030a4:	1e03      	subs	r3, r0, #0
 80030a6:	d001      	beq.n	80030ac <HAL_I2C_MspInit+0xe8>
    {
      Error_Handler();
 80030a8:	f7ff ff6a 	bl	8002f80 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a0b      	ldr	r2, [pc, #44]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 80030b0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80030b2:	4b0a      	ldr	r3, [pc, #40]	@ (80030dc <HAL_I2C_MspInit+0x118>)
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 3, 0);
 80030b8:	2200      	movs	r2, #0
 80030ba:	2103      	movs	r1, #3
 80030bc:	2017      	movs	r0, #23
 80030be:	f000 fb5f 	bl	8003780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80030c2:	2017      	movs	r0, #23
 80030c4:	f000 fb71 	bl	80037aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80030c8:	46c0      	nop			@ (mov r8, r8)
 80030ca:	46bd      	mov	sp, r7
 80030cc:	b009      	add	sp, #36	@ 0x24
 80030ce:	bd90      	pop	{r4, r7, pc}
 80030d0:	40005400 	.word	0x40005400
 80030d4:	40021000 	.word	0x40021000
 80030d8:	50000400 	.word	0x50000400
 80030dc:	20000248 	.word	0x20000248
 80030e0:	40020030 	.word	0x40020030

080030e4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a0a      	ldr	r2, [pc, #40]	@ (800311c <HAL_RTC_MspInit+0x38>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d10e      	bne.n	8003114 <HAL_RTC_MspInit+0x30>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80030f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003120 <HAL_RTC_MspInit+0x3c>)
 80030f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80030fa:	4b09      	ldr	r3, [pc, #36]	@ (8003120 <HAL_RTC_MspInit+0x3c>)
 80030fc:	2180      	movs	r1, #128	@ 0x80
 80030fe:	02c9      	lsls	r1, r1, #11
 8003100:	430a      	orrs	r2, r1
 8003102:	651a      	str	r2, [r3, #80]	@ 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 3, 0);
 8003104:	2200      	movs	r2, #0
 8003106:	2103      	movs	r1, #3
 8003108:	2002      	movs	r0, #2
 800310a:	f000 fb39 	bl	8003780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 800310e:	2002      	movs	r0, #2
 8003110:	f000 fb4b 	bl	80037aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003114:	46c0      	nop			@ (mov r8, r8)
 8003116:	46bd      	mov	sp, r7
 8003118:	b002      	add	sp, #8
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40002800 	.word	0x40002800
 8003120:	40021000 	.word	0x40021000

08003124 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003124:	b590      	push	{r4, r7, lr}
 8003126:	b08b      	sub	sp, #44	@ 0x2c
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800312c:	2414      	movs	r4, #20
 800312e:	193b      	adds	r3, r7, r4
 8003130:	0018      	movs	r0, r3
 8003132:	2314      	movs	r3, #20
 8003134:	001a      	movs	r2, r3
 8003136:	2100      	movs	r1, #0
 8003138:	f009 fa2c 	bl	800c594 <memset>
  if(hspi->Instance==SPI1)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a28      	ldr	r2, [pc, #160]	@ (80031e4 <HAL_SPI_MspInit+0xc0>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d14a      	bne.n	80031dc <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003146:	4b28      	ldr	r3, [pc, #160]	@ (80031e8 <HAL_SPI_MspInit+0xc4>)
 8003148:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800314a:	4b27      	ldr	r3, [pc, #156]	@ (80031e8 <HAL_SPI_MspInit+0xc4>)
 800314c:	2180      	movs	r1, #128	@ 0x80
 800314e:	0149      	lsls	r1, r1, #5
 8003150:	430a      	orrs	r2, r1
 8003152:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003154:	4b24      	ldr	r3, [pc, #144]	@ (80031e8 <HAL_SPI_MspInit+0xc4>)
 8003156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003158:	4b23      	ldr	r3, [pc, #140]	@ (80031e8 <HAL_SPI_MspInit+0xc4>)
 800315a:	2102      	movs	r1, #2
 800315c:	430a      	orrs	r2, r1
 800315e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003160:	4b21      	ldr	r3, [pc, #132]	@ (80031e8 <HAL_SPI_MspInit+0xc4>)
 8003162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003164:	2202      	movs	r2, #2
 8003166:	4013      	ands	r3, r2
 8003168:	613b      	str	r3, [r7, #16]
 800316a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800316c:	4b1e      	ldr	r3, [pc, #120]	@ (80031e8 <HAL_SPI_MspInit+0xc4>)
 800316e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003170:	4b1d      	ldr	r3, [pc, #116]	@ (80031e8 <HAL_SPI_MspInit+0xc4>)
 8003172:	2101      	movs	r1, #1
 8003174:	430a      	orrs	r2, r1
 8003176:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003178:	4b1b      	ldr	r3, [pc, #108]	@ (80031e8 <HAL_SPI_MspInit+0xc4>)
 800317a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800317c:	2201      	movs	r2, #1
 800317e:	4013      	ands	r3, r2
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = PB3_RESERVED_Pin;
 8003184:	193b      	adds	r3, r7, r4
 8003186:	2208      	movs	r2, #8
 8003188:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800318a:	193b      	adds	r3, r7, r4
 800318c:	2202      	movs	r2, #2
 800318e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003190:	193b      	adds	r3, r7, r4
 8003192:	2200      	movs	r2, #0
 8003194:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003196:	193b      	adds	r3, r7, r4
 8003198:	2203      	movs	r2, #3
 800319a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800319c:	193b      	adds	r3, r7, r4
 800319e:	2200      	movs	r2, #0
 80031a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(PB3_RESERVED_GPIO_Port, &GPIO_InitStruct);
 80031a2:	193b      	adds	r3, r7, r4
 80031a4:	4a11      	ldr	r2, [pc, #68]	@ (80031ec <HAL_SPI_MspInit+0xc8>)
 80031a6:	0019      	movs	r1, r3
 80031a8:	0010      	movs	r0, r2
 80031aa:	f000 fd5d 	bl	8003c68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PA7_RESERVED_Pin|PA6_RESERVED_Pin;
 80031ae:	0021      	movs	r1, r4
 80031b0:	187b      	adds	r3, r7, r1
 80031b2:	22c0      	movs	r2, #192	@ 0xc0
 80031b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031b6:	187b      	adds	r3, r7, r1
 80031b8:	2202      	movs	r2, #2
 80031ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031bc:	187b      	adds	r3, r7, r1
 80031be:	2200      	movs	r2, #0
 80031c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031c2:	187b      	adds	r3, r7, r1
 80031c4:	2203      	movs	r2, #3
 80031c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80031c8:	187b      	adds	r3, r7, r1
 80031ca:	2200      	movs	r2, #0
 80031cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ce:	187a      	adds	r2, r7, r1
 80031d0:	23a0      	movs	r3, #160	@ 0xa0
 80031d2:	05db      	lsls	r3, r3, #23
 80031d4:	0011      	movs	r1, r2
 80031d6:	0018      	movs	r0, r3
 80031d8:	f000 fd46 	bl	8003c68 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80031dc:	46c0      	nop			@ (mov r8, r8)
 80031de:	46bd      	mov	sp, r7
 80031e0:	b00b      	add	sp, #44	@ 0x2c
 80031e2:	bd90      	pop	{r4, r7, pc}
 80031e4:	40013000 	.word	0x40013000
 80031e8:	40021000 	.word	0x40021000
 80031ec:	50000400 	.word	0x50000400

080031f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031f0:	b590      	push	{r4, r7, lr}
 80031f2:	b089      	sub	sp, #36	@ 0x24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f8:	240c      	movs	r4, #12
 80031fa:	193b      	adds	r3, r7, r4
 80031fc:	0018      	movs	r0, r3
 80031fe:	2314      	movs	r3, #20
 8003200:	001a      	movs	r2, r3
 8003202:	2100      	movs	r1, #0
 8003204:	f009 f9c6 	bl	800c594 <memset>
  if(huart->Instance==USART2)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a1c      	ldr	r2, [pc, #112]	@ (8003280 <HAL_UART_MspInit+0x90>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d131      	bne.n	8003276 <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003212:	4b1c      	ldr	r3, [pc, #112]	@ (8003284 <HAL_UART_MspInit+0x94>)
 8003214:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003216:	4b1b      	ldr	r3, [pc, #108]	@ (8003284 <HAL_UART_MspInit+0x94>)
 8003218:	2180      	movs	r1, #128	@ 0x80
 800321a:	0289      	lsls	r1, r1, #10
 800321c:	430a      	orrs	r2, r1
 800321e:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003220:	4b18      	ldr	r3, [pc, #96]	@ (8003284 <HAL_UART_MspInit+0x94>)
 8003222:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003224:	4b17      	ldr	r3, [pc, #92]	@ (8003284 <HAL_UART_MspInit+0x94>)
 8003226:	2101      	movs	r1, #1
 8003228:	430a      	orrs	r2, r1
 800322a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800322c:	4b15      	ldr	r3, [pc, #84]	@ (8003284 <HAL_UART_MspInit+0x94>)
 800322e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003230:	2201      	movs	r2, #1
 8003232:	4013      	ands	r3, r2
 8003234:	60bb      	str	r3, [r7, #8]
 8003236:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003238:	0021      	movs	r1, r4
 800323a:	187b      	adds	r3, r7, r1
 800323c:	220c      	movs	r2, #12
 800323e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003240:	187b      	adds	r3, r7, r1
 8003242:	2202      	movs	r2, #2
 8003244:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003246:	187b      	adds	r3, r7, r1
 8003248:	2200      	movs	r2, #0
 800324a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800324c:	187b      	adds	r3, r7, r1
 800324e:	2203      	movs	r2, #3
 8003250:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8003252:	187b      	adds	r3, r7, r1
 8003254:	2204      	movs	r2, #4
 8003256:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003258:	187a      	adds	r2, r7, r1
 800325a:	23a0      	movs	r3, #160	@ 0xa0
 800325c:	05db      	lsls	r3, r3, #23
 800325e:	0011      	movs	r1, r2
 8003260:	0018      	movs	r0, r3
 8003262:	f000 fd01 	bl	8003c68 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 3, 0);
 8003266:	2200      	movs	r2, #0
 8003268:	2103      	movs	r1, #3
 800326a:	201c      	movs	r0, #28
 800326c:	f000 fa88 	bl	8003780 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003270:	201c      	movs	r0, #28
 8003272:	f000 fa9a 	bl	80037aa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003276:	46c0      	nop			@ (mov r8, r8)
 8003278:	46bd      	mov	sp, r7
 800327a:	b009      	add	sp, #36	@ 0x24
 800327c:	bd90      	pop	{r4, r7, pc}
 800327e:	46c0      	nop			@ (mov r8, r8)
 8003280:	40004400 	.word	0x40004400
 8003284:	40021000 	.word	0x40021000

08003288 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003288:	b5b0      	push	{r4, r5, r7, lr}
 800328a:	b08c      	sub	sp, #48	@ 0x30
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2200      	movs	r2, #0
 8003294:	0019      	movs	r1, r3
 8003296:	2011      	movs	r0, #17
 8003298:	f000 fa72 	bl	8003780 <HAL_NVIC_SetPriority>
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800329c:	2011      	movs	r0, #17
 800329e:	f000 fa84 	bl	80037aa <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80032a2:	4b32      	ldr	r3, [pc, #200]	@ (800336c <HAL_InitTick+0xe4>)
 80032a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032a6:	4b31      	ldr	r3, [pc, #196]	@ (800336c <HAL_InitTick+0xe4>)
 80032a8:	2110      	movs	r1, #16
 80032aa:	430a      	orrs	r2, r1
 80032ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80032ae:	2308      	movs	r3, #8
 80032b0:	18fa      	adds	r2, r7, r3
 80032b2:	240c      	movs	r4, #12
 80032b4:	193b      	adds	r3, r7, r4
 80032b6:	0011      	movs	r1, r2
 80032b8:	0018      	movs	r0, r3
 80032ba:	f003 fb11 	bl	80068e0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80032be:	193b      	adds	r3, r7, r4
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80032c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d104      	bne.n	80032d4 <HAL_InitTick+0x4c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80032ca:	f003 fadd 	bl	8006888 <HAL_RCC_GetPCLK1Freq>
 80032ce:	0003      	movs	r3, r0
 80032d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032d2:	e004      	b.n	80032de <HAL_InitTick+0x56>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80032d4:	f003 fad8 	bl	8006888 <HAL_RCC_GetPCLK1Freq>
 80032d8:	0003      	movs	r3, r0
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80032de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032e0:	4923      	ldr	r1, [pc, #140]	@ (8003370 <HAL_InitTick+0xe8>)
 80032e2:	0018      	movs	r0, r3
 80032e4:	f7fc ff2c 	bl	8000140 <__udivsi3>
 80032e8:	0003      	movs	r3, r0
 80032ea:	3b01      	subs	r3, #1
 80032ec:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80032ee:	4b21      	ldr	r3, [pc, #132]	@ (8003374 <HAL_InitTick+0xec>)
 80032f0:	4a21      	ldr	r2, [pc, #132]	@ (8003378 <HAL_InitTick+0xf0>)
 80032f2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80032f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003374 <HAL_InitTick+0xec>)
 80032f6:	4a21      	ldr	r2, [pc, #132]	@ (800337c <HAL_InitTick+0xf4>)
 80032f8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80032fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003374 <HAL_InitTick+0xec>)
 80032fc:	6a3a      	ldr	r2, [r7, #32]
 80032fe:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8003300:	4b1c      	ldr	r3, [pc, #112]	@ (8003374 <HAL_InitTick+0xec>)
 8003302:	2200      	movs	r2, #0
 8003304:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003306:	4b1b      	ldr	r3, [pc, #108]	@ (8003374 <HAL_InitTick+0xec>)
 8003308:	2200      	movs	r2, #0
 800330a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800330c:	252b      	movs	r5, #43	@ 0x2b
 800330e:	197c      	adds	r4, r7, r5
 8003310:	4b18      	ldr	r3, [pc, #96]	@ (8003374 <HAL_InitTick+0xec>)
 8003312:	0018      	movs	r0, r3
 8003314:	f004 f958 	bl	80075c8 <HAL_TIM_Base_Init>
 8003318:	0003      	movs	r3, r0
 800331a:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 800331c:	197b      	adds	r3, r7, r5
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d11b      	bne.n	800335c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003324:	197c      	adds	r4, r7, r5
 8003326:	4b13      	ldr	r3, [pc, #76]	@ (8003374 <HAL_InitTick+0xec>)
 8003328:	0018      	movs	r0, r3
 800332a:	f004 f995 	bl	8007658 <HAL_TIM_Base_Start_IT>
 800332e:	0003      	movs	r3, r0
 8003330:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8003332:	197b      	adds	r3, r7, r5
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d110      	bne.n	800335c <HAL_InitTick+0xd4>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b03      	cmp	r3, #3
 800333e:	d809      	bhi.n	8003354 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	0019      	movs	r1, r3
 8003346:	2011      	movs	r0, #17
 8003348:	f000 fa1a 	bl	8003780 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800334c:	4b0c      	ldr	r3, [pc, #48]	@ (8003380 <HAL_InitTick+0xf8>)
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	e003      	b.n	800335c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8003354:	232b      	movs	r3, #43	@ 0x2b
 8003356:	18fb      	adds	r3, r7, r3
 8003358:	2201      	movs	r2, #1
 800335a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800335c:	232b      	movs	r3, #43	@ 0x2b
 800335e:	18fb      	adds	r3, r7, r3
 8003360:	781b      	ldrb	r3, [r3, #0]
}
 8003362:	0018      	movs	r0, r3
 8003364:	46bd      	mov	sp, r7
 8003366:	b00c      	add	sp, #48	@ 0x30
 8003368:	bdb0      	pop	{r4, r5, r7, pc}
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	40021000 	.word	0x40021000
 8003370:	000f4240 	.word	0x000f4240
 8003374:	200003ac 	.word	0x200003ac
 8003378:	40001000 	.word	0x40001000
 800337c:	000003e7 	.word	0x000003e7
 8003380:	20000004 	.word	0x20000004

08003384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003388:	46c0      	nop			@ (mov r8, r8)
 800338a:	e7fd      	b.n	8003388 <NMI_Handler+0x4>

0800338c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003390:	46c0      	nop			@ (mov r8, r8)
 8003392:	e7fd      	b.n	8003390 <HardFault_Handler+0x4>

08003394 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003398:	4b03      	ldr	r3, [pc, #12]	@ (80033a8 <RTC_IRQHandler+0x14>)
 800339a:	0018      	movs	r0, r3
 800339c:	f003 ff6a 	bl	8007274 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80033a0:	46c0      	nop			@ (mov r8, r8)
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	46c0      	nop			@ (mov r8, r8)
 80033a8:	20000290 	.word	0x20000290

080033ac <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB0_RESERVED_Pin);
 80033b0:	2001      	movs	r0, #1
 80033b2:	f000 fdf5 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PB1_RESERVED_Pin);
 80033b6:	2002      	movs	r0, #2
 80033b8:	f000 fdf2 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80033bc:	46c0      	nop			@ (mov r8, r8)
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PB4_RESERVED_Pin);
 80033c6:	2010      	movs	r0, #16
 80033c8:	f000 fdea 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PC13_RESERVED_Pin);
 80033cc:	2380      	movs	r3, #128	@ 0x80
 80033ce:	019b      	lsls	r3, r3, #6
 80033d0:	0018      	movs	r0, r3
 80033d2:	f000 fde5 	bl	8003fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80033d6:	46c0      	nop			@ (mov r8, r8)
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}

080033dc <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80033e0:	4b03      	ldr	r3, [pc, #12]	@ (80033f0 <DMA1_Channel2_3_IRQHandler+0x14>)
 80033e2:	0018      	movs	r0, r3
 80033e4:	f000 fb57 	bl	8003a96 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80033e8:	46c0      	nop			@ (mov r8, r8)
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	46c0      	nop			@ (mov r8, r8)
 80033f0:	20000248 	.word	0x20000248

080033f4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80033f8:	4b03      	ldr	r3, [pc, #12]	@ (8003408 <TIM6_DAC_IRQHandler+0x14>)
 80033fa:	0018      	movs	r0, r3
 80033fc:	f004 f97e 	bl	80076fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003400:	46c0      	nop			@ (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	46c0      	nop			@ (mov r8, r8)
 8003408:	200003ac 	.word	0x200003ac

0800340c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 8003410:	4b09      	ldr	r3, [pc, #36]	@ (8003438 <I2C1_IRQHandler+0x2c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	699a      	ldr	r2, [r3, #24]
 8003416:	23e0      	movs	r3, #224	@ 0xe0
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	4013      	ands	r3, r2
 800341c:	d004      	beq.n	8003428 <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800341e:	4b06      	ldr	r3, [pc, #24]	@ (8003438 <I2C1_IRQHandler+0x2c>)
 8003420:	0018      	movs	r0, r3
 8003422:	f000 ffa3 	bl	800436c <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8003426:	e003      	b.n	8003430 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8003428:	4b03      	ldr	r3, [pc, #12]	@ (8003438 <I2C1_IRQHandler+0x2c>)
 800342a:	0018      	movs	r0, r3
 800342c:	f000 ff84 	bl	8004338 <HAL_I2C_EV_IRQHandler>
}
 8003430:	46c0      	nop			@ (mov r8, r8)
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	46c0      	nop			@ (mov r8, r8)
 8003438:	200001f4 	.word	0x200001f4

0800343c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003440:	4b03      	ldr	r3, [pc, #12]	@ (8003450 <USART2_IRQHandler+0x14>)
 8003442:	0018      	movs	r0, r3
 8003444:	f004 fb9e 	bl	8007b84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003448:	46c0      	nop			@ (mov r8, r8)
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	46c0      	nop			@ (mov r8, r8)
 8003450:	2000030c 	.word	0x2000030c

08003454 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	af00      	add	r7, sp, #0
  return 1;
 8003458:	2301      	movs	r3, #1
}
 800345a:	0018      	movs	r0, r3
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <_kill>:

int _kill(int pid, int sig)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800346a:	f009 f8ed 	bl	800c648 <__errno>
 800346e:	0003      	movs	r3, r0
 8003470:	2216      	movs	r2, #22
 8003472:	601a      	str	r2, [r3, #0]
  return -1;
 8003474:	2301      	movs	r3, #1
 8003476:	425b      	negs	r3, r3
}
 8003478:	0018      	movs	r0, r3
 800347a:	46bd      	mov	sp, r7
 800347c:	b002      	add	sp, #8
 800347e:	bd80      	pop	{r7, pc}

08003480 <_exit>:

void _exit (int status)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003488:	2301      	movs	r3, #1
 800348a:	425a      	negs	r2, r3
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	0011      	movs	r1, r2
 8003490:	0018      	movs	r0, r3
 8003492:	f7ff ffe5 	bl	8003460 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003496:	46c0      	nop			@ (mov r8, r8)
 8003498:	e7fd      	b.n	8003496 <_exit+0x16>

0800349a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b086      	sub	sp, #24
 800349e:	af00      	add	r7, sp, #0
 80034a0:	60f8      	str	r0, [r7, #12]
 80034a2:	60b9      	str	r1, [r7, #8]
 80034a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	e00a      	b.n	80034c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034ac:	e000      	b.n	80034b0 <_read+0x16>
 80034ae:	bf00      	nop
 80034b0:	0001      	movs	r1, r0
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	1c5a      	adds	r2, r3, #1
 80034b6:	60ba      	str	r2, [r7, #8]
 80034b8:	b2ca      	uxtb	r2, r1
 80034ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	3301      	adds	r3, #1
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	697a      	ldr	r2, [r7, #20]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	dbf0      	blt.n	80034ac <_read+0x12>
  }

  return len;
 80034ca:	687b      	ldr	r3, [r7, #4]
}
 80034cc:	0018      	movs	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	b006      	add	sp, #24
 80034d2:	bd80      	pop	{r7, pc}

080034d4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034dc:	2301      	movs	r3, #1
 80034de:	425b      	negs	r3, r3
}
 80034e0:	0018      	movs	r0, r3
 80034e2:	46bd      	mov	sp, r7
 80034e4:	b002      	add	sp, #8
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b082      	sub	sp, #8
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	2280      	movs	r2, #128	@ 0x80
 80034f6:	0192      	lsls	r2, r2, #6
 80034f8:	605a      	str	r2, [r3, #4]
  return 0;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	0018      	movs	r0, r3
 80034fe:	46bd      	mov	sp, r7
 8003500:	b002      	add	sp, #8
 8003502:	bd80      	pop	{r7, pc}

08003504 <_isatty>:

int _isatty(int file)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800350c:	2301      	movs	r3, #1
}
 800350e:	0018      	movs	r0, r3
 8003510:	46bd      	mov	sp, r7
 8003512:	b002      	add	sp, #8
 8003514:	bd80      	pop	{r7, pc}

08003516 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	b084      	sub	sp, #16
 800351a:	af00      	add	r7, sp, #0
 800351c:	60f8      	str	r0, [r7, #12]
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003522:	2300      	movs	r3, #0
}
 8003524:	0018      	movs	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	b004      	add	sp, #16
 800352a:	bd80      	pop	{r7, pc}

0800352c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003534:	4a14      	ldr	r2, [pc, #80]	@ (8003588 <_sbrk+0x5c>)
 8003536:	4b15      	ldr	r3, [pc, #84]	@ (800358c <_sbrk+0x60>)
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003540:	4b13      	ldr	r3, [pc, #76]	@ (8003590 <_sbrk+0x64>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d102      	bne.n	800354e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003548:	4b11      	ldr	r3, [pc, #68]	@ (8003590 <_sbrk+0x64>)
 800354a:	4a12      	ldr	r2, [pc, #72]	@ (8003594 <_sbrk+0x68>)
 800354c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800354e:	4b10      	ldr	r3, [pc, #64]	@ (8003590 <_sbrk+0x64>)
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	18d3      	adds	r3, r2, r3
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	429a      	cmp	r2, r3
 800355a:	d207      	bcs.n	800356c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800355c:	f009 f874 	bl	800c648 <__errno>
 8003560:	0003      	movs	r3, r0
 8003562:	220c      	movs	r2, #12
 8003564:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003566:	2301      	movs	r3, #1
 8003568:	425b      	negs	r3, r3
 800356a:	e009      	b.n	8003580 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800356c:	4b08      	ldr	r3, [pc, #32]	@ (8003590 <_sbrk+0x64>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003572:	4b07      	ldr	r3, [pc, #28]	@ (8003590 <_sbrk+0x64>)
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	18d2      	adds	r2, r2, r3
 800357a:	4b05      	ldr	r3, [pc, #20]	@ (8003590 <_sbrk+0x64>)
 800357c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800357e:	68fb      	ldr	r3, [r7, #12]
}
 8003580:	0018      	movs	r0, r3
 8003582:	46bd      	mov	sp, r7
 8003584:	b006      	add	sp, #24
 8003586:	bd80      	pop	{r7, pc}
 8003588:	20005000 	.word	0x20005000
 800358c:	00000400 	.word	0x00000400
 8003590:	200003ec 	.word	0x200003ec
 8003594:	20001e80 	.word	0x20001e80

08003598 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800359c:	46c0      	nop			@ (mov r8, r8)
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
	...

080035a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80035a4:	480d      	ldr	r0, [pc, #52]	@ (80035dc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80035a6:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80035a8:	f7ff fff6 	bl	8003598 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035ac:	480c      	ldr	r0, [pc, #48]	@ (80035e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80035ae:	490d      	ldr	r1, [pc, #52]	@ (80035e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80035b0:	4a0d      	ldr	r2, [pc, #52]	@ (80035e8 <LoopForever+0xe>)
  movs r3, #0
 80035b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035b4:	e002      	b.n	80035bc <LoopCopyDataInit>

080035b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ba:	3304      	adds	r3, #4

080035bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035c0:	d3f9      	bcc.n	80035b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035c2:	4a0a      	ldr	r2, [pc, #40]	@ (80035ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80035c4:	4c0a      	ldr	r4, [pc, #40]	@ (80035f0 <LoopForever+0x16>)
  movs r3, #0
 80035c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035c8:	e001      	b.n	80035ce <LoopFillZerobss>

080035ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035cc:	3204      	adds	r2, #4

080035ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035d0:	d3fb      	bcc.n	80035ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035d2:	f009 f83f 	bl	800c654 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035d6:	f7ff f91d 	bl	8002814 <main>

080035da <LoopForever>:

LoopForever:
    b LoopForever
 80035da:	e7fe      	b.n	80035da <LoopForever>
   ldr   r0, =_estack
 80035dc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80035e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035e4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80035e8:	0800ea4c 	.word	0x0800ea4c
  ldr r2, =_sbss
 80035ec:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80035f0:	20001e80 	.word	0x20001e80

080035f4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035f4:	e7fe      	b.n	80035f4 <ADC1_COMP_IRQHandler>
	...

080035f8 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80035fe:	1dfb      	adds	r3, r7, #7
 8003600:	2200      	movs	r2, #0
 8003602:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003604:	4b0b      	ldr	r3, [pc, #44]	@ (8003634 <HAL_Init+0x3c>)
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	4b0a      	ldr	r3, [pc, #40]	@ (8003634 <HAL_Init+0x3c>)
 800360a:	2140      	movs	r1, #64	@ 0x40
 800360c:	430a      	orrs	r2, r1
 800360e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003610:	2003      	movs	r0, #3
 8003612:	f7ff fe39 	bl	8003288 <HAL_InitTick>
 8003616:	1e03      	subs	r3, r0, #0
 8003618:	d003      	beq.n	8003622 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800361a:	1dfb      	adds	r3, r7, #7
 800361c:	2201      	movs	r2, #1
 800361e:	701a      	strb	r2, [r3, #0]
 8003620:	e001      	b.n	8003626 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003622:	f7ff fcb3 	bl	8002f8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003626:	1dfb      	adds	r3, r7, #7
 8003628:	781b      	ldrb	r3, [r3, #0]
}
 800362a:	0018      	movs	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	b002      	add	sp, #8
 8003630:	bd80      	pop	{r7, pc}
 8003632:	46c0      	nop			@ (mov r8, r8)
 8003634:	40022000 	.word	0x40022000

08003638 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800363c:	4b05      	ldr	r3, [pc, #20]	@ (8003654 <HAL_IncTick+0x1c>)
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	001a      	movs	r2, r3
 8003642:	4b05      	ldr	r3, [pc, #20]	@ (8003658 <HAL_IncTick+0x20>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	18d2      	adds	r2, r2, r3
 8003648:	4b03      	ldr	r3, [pc, #12]	@ (8003658 <HAL_IncTick+0x20>)
 800364a:	601a      	str	r2, [r3, #0]
}
 800364c:	46c0      	nop			@ (mov r8, r8)
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	46c0      	nop			@ (mov r8, r8)
 8003654:	20000008 	.word	0x20000008
 8003658:	200003f0 	.word	0x200003f0

0800365c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  return uwTick;
 8003660:	4b02      	ldr	r3, [pc, #8]	@ (800366c <HAL_GetTick+0x10>)
 8003662:	681b      	ldr	r3, [r3, #0]
}
 8003664:	0018      	movs	r0, r3
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			@ (mov r8, r8)
 800366c:	200003f0 	.word	0x200003f0

08003670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	0002      	movs	r2, r0
 8003678:	1dfb      	adds	r3, r7, #7
 800367a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800367c:	1dfb      	adds	r3, r7, #7
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	2b7f      	cmp	r3, #127	@ 0x7f
 8003682:	d809      	bhi.n	8003698 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003684:	1dfb      	adds	r3, r7, #7
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	001a      	movs	r2, r3
 800368a:	231f      	movs	r3, #31
 800368c:	401a      	ands	r2, r3
 800368e:	4b04      	ldr	r3, [pc, #16]	@ (80036a0 <__NVIC_EnableIRQ+0x30>)
 8003690:	2101      	movs	r1, #1
 8003692:	4091      	lsls	r1, r2
 8003694:	000a      	movs	r2, r1
 8003696:	601a      	str	r2, [r3, #0]
  }
}
 8003698:	46c0      	nop			@ (mov r8, r8)
 800369a:	46bd      	mov	sp, r7
 800369c:	b002      	add	sp, #8
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	e000e100 	.word	0xe000e100

080036a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036a4:	b590      	push	{r4, r7, lr}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	0002      	movs	r2, r0
 80036ac:	6039      	str	r1, [r7, #0]
 80036ae:	1dfb      	adds	r3, r7, #7
 80036b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80036b2:	1dfb      	adds	r3, r7, #7
 80036b4:	781b      	ldrb	r3, [r3, #0]
 80036b6:	2b7f      	cmp	r3, #127	@ 0x7f
 80036b8:	d828      	bhi.n	800370c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036ba:	4a2f      	ldr	r2, [pc, #188]	@ (8003778 <__NVIC_SetPriority+0xd4>)
 80036bc:	1dfb      	adds	r3, r7, #7
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	b25b      	sxtb	r3, r3
 80036c2:	089b      	lsrs	r3, r3, #2
 80036c4:	33c0      	adds	r3, #192	@ 0xc0
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	589b      	ldr	r3, [r3, r2]
 80036ca:	1dfa      	adds	r2, r7, #7
 80036cc:	7812      	ldrb	r2, [r2, #0]
 80036ce:	0011      	movs	r1, r2
 80036d0:	2203      	movs	r2, #3
 80036d2:	400a      	ands	r2, r1
 80036d4:	00d2      	lsls	r2, r2, #3
 80036d6:	21ff      	movs	r1, #255	@ 0xff
 80036d8:	4091      	lsls	r1, r2
 80036da:	000a      	movs	r2, r1
 80036dc:	43d2      	mvns	r2, r2
 80036de:	401a      	ands	r2, r3
 80036e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	019b      	lsls	r3, r3, #6
 80036e6:	22ff      	movs	r2, #255	@ 0xff
 80036e8:	401a      	ands	r2, r3
 80036ea:	1dfb      	adds	r3, r7, #7
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	0018      	movs	r0, r3
 80036f0:	2303      	movs	r3, #3
 80036f2:	4003      	ands	r3, r0
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036f8:	481f      	ldr	r0, [pc, #124]	@ (8003778 <__NVIC_SetPriority+0xd4>)
 80036fa:	1dfb      	adds	r3, r7, #7
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	b25b      	sxtb	r3, r3
 8003700:	089b      	lsrs	r3, r3, #2
 8003702:	430a      	orrs	r2, r1
 8003704:	33c0      	adds	r3, #192	@ 0xc0
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800370a:	e031      	b.n	8003770 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800370c:	4a1b      	ldr	r2, [pc, #108]	@ (800377c <__NVIC_SetPriority+0xd8>)
 800370e:	1dfb      	adds	r3, r7, #7
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	0019      	movs	r1, r3
 8003714:	230f      	movs	r3, #15
 8003716:	400b      	ands	r3, r1
 8003718:	3b08      	subs	r3, #8
 800371a:	089b      	lsrs	r3, r3, #2
 800371c:	3306      	adds	r3, #6
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	18d3      	adds	r3, r2, r3
 8003722:	3304      	adds	r3, #4
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	1dfa      	adds	r2, r7, #7
 8003728:	7812      	ldrb	r2, [r2, #0]
 800372a:	0011      	movs	r1, r2
 800372c:	2203      	movs	r2, #3
 800372e:	400a      	ands	r2, r1
 8003730:	00d2      	lsls	r2, r2, #3
 8003732:	21ff      	movs	r1, #255	@ 0xff
 8003734:	4091      	lsls	r1, r2
 8003736:	000a      	movs	r2, r1
 8003738:	43d2      	mvns	r2, r2
 800373a:	401a      	ands	r2, r3
 800373c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	019b      	lsls	r3, r3, #6
 8003742:	22ff      	movs	r2, #255	@ 0xff
 8003744:	401a      	ands	r2, r3
 8003746:	1dfb      	adds	r3, r7, #7
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	0018      	movs	r0, r3
 800374c:	2303      	movs	r3, #3
 800374e:	4003      	ands	r3, r0
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003754:	4809      	ldr	r0, [pc, #36]	@ (800377c <__NVIC_SetPriority+0xd8>)
 8003756:	1dfb      	adds	r3, r7, #7
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	001c      	movs	r4, r3
 800375c:	230f      	movs	r3, #15
 800375e:	4023      	ands	r3, r4
 8003760:	3b08      	subs	r3, #8
 8003762:	089b      	lsrs	r3, r3, #2
 8003764:	430a      	orrs	r2, r1
 8003766:	3306      	adds	r3, #6
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	18c3      	adds	r3, r0, r3
 800376c:	3304      	adds	r3, #4
 800376e:	601a      	str	r2, [r3, #0]
}
 8003770:	46c0      	nop			@ (mov r8, r8)
 8003772:	46bd      	mov	sp, r7
 8003774:	b003      	add	sp, #12
 8003776:	bd90      	pop	{r4, r7, pc}
 8003778:	e000e100 	.word	0xe000e100
 800377c:	e000ed00 	.word	0xe000ed00

08003780 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	607a      	str	r2, [r7, #4]
 800378a:	210f      	movs	r1, #15
 800378c:	187b      	adds	r3, r7, r1
 800378e:	1c02      	adds	r2, r0, #0
 8003790:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	187b      	adds	r3, r7, r1
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	b25b      	sxtb	r3, r3
 800379a:	0011      	movs	r1, r2
 800379c:	0018      	movs	r0, r3
 800379e:	f7ff ff81 	bl	80036a4 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80037a2:	46c0      	nop			@ (mov r8, r8)
 80037a4:	46bd      	mov	sp, r7
 80037a6:	b004      	add	sp, #16
 80037a8:	bd80      	pop	{r7, pc}

080037aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b082      	sub	sp, #8
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	0002      	movs	r2, r0
 80037b2:	1dfb      	adds	r3, r7, #7
 80037b4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037b6:	1dfb      	adds	r3, r7, #7
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	b25b      	sxtb	r3, r3
 80037bc:	0018      	movs	r0, r3
 80037be:	f7ff ff57 	bl	8003670 <__NVIC_EnableIRQ>
}
 80037c2:	46c0      	nop			@ (mov r8, r8)
 80037c4:	46bd      	mov	sp, r7
 80037c6:	b002      	add	sp, #8
 80037c8:	bd80      	pop	{r7, pc}
	...

080037cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d101      	bne.n	80037de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e061      	b.n	80038a2 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4a32      	ldr	r2, [pc, #200]	@ (80038ac <HAL_DMA_Init+0xe0>)
 80037e4:	4694      	mov	ip, r2
 80037e6:	4463      	add	r3, ip
 80037e8:	2114      	movs	r1, #20
 80037ea:	0018      	movs	r0, r3
 80037ec:	f7fc fca8 	bl	8000140 <__udivsi3>
 80037f0:	0003      	movs	r3, r0
 80037f2:	009a      	lsls	r2, r3, #2
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a2d      	ldr	r2, [pc, #180]	@ (80038b0 <HAL_DMA_Init+0xe4>)
 80037fc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2225      	movs	r2, #37	@ 0x25
 8003802:	2102      	movs	r1, #2
 8003804:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4a28      	ldr	r2, [pc, #160]	@ (80038b4 <HAL_DMA_Init+0xe8>)
 8003812:	4013      	ands	r3, r2
 8003814:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800381e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	691b      	ldr	r3, [r3, #16]
 8003824:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800382a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003836:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a1b      	ldr	r3, [r3, #32]
 800383c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	4313      	orrs	r3, r2
 8003842:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689a      	ldr	r2, [r3, #8]
 8003850:	2380      	movs	r3, #128	@ 0x80
 8003852:	01db      	lsls	r3, r3, #7
 8003854:	429a      	cmp	r2, r3
 8003856:	d018      	beq.n	800388a <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003858:	4b17      	ldr	r3, [pc, #92]	@ (80038b8 <HAL_DMA_Init+0xec>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003860:	211c      	movs	r1, #28
 8003862:	400b      	ands	r3, r1
 8003864:	210f      	movs	r1, #15
 8003866:	4099      	lsls	r1, r3
 8003868:	000b      	movs	r3, r1
 800386a:	43d9      	mvns	r1, r3
 800386c:	4b12      	ldr	r3, [pc, #72]	@ (80038b8 <HAL_DMA_Init+0xec>)
 800386e:	400a      	ands	r2, r1
 8003870:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003872:	4b11      	ldr	r3, [pc, #68]	@ (80038b8 <HAL_DMA_Init+0xec>)
 8003874:	6819      	ldr	r1, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800387e:	201c      	movs	r0, #28
 8003880:	4003      	ands	r3, r0
 8003882:	409a      	lsls	r2, r3
 8003884:	4b0c      	ldr	r3, [pc, #48]	@ (80038b8 <HAL_DMA_Init+0xec>)
 8003886:	430a      	orrs	r2, r1
 8003888:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2200      	movs	r2, #0
 800388e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2225      	movs	r2, #37	@ 0x25
 8003894:	2101      	movs	r1, #1
 8003896:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2224      	movs	r2, #36	@ 0x24
 800389c:	2100      	movs	r1, #0
 800389e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	0018      	movs	r0, r3
 80038a4:	46bd      	mov	sp, r7
 80038a6:	b004      	add	sp, #16
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	46c0      	nop			@ (mov r8, r8)
 80038ac:	bffdfff8 	.word	0xbffdfff8
 80038b0:	40020000 	.word	0x40020000
 80038b4:	ffff800f 	.word	0xffff800f
 80038b8:	400200a8 	.word	0x400200a8

080038bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
 80038c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ca:	2317      	movs	r3, #23
 80038cc:	18fb      	adds	r3, r7, r3
 80038ce:	2200      	movs	r2, #0
 80038d0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2224      	movs	r2, #36	@ 0x24
 80038d6:	5c9b      	ldrb	r3, [r3, r2]
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d101      	bne.n	80038e0 <HAL_DMA_Start_IT+0x24>
 80038dc:	2302      	movs	r3, #2
 80038de:	e04f      	b.n	8003980 <HAL_DMA_Start_IT+0xc4>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2224      	movs	r2, #36	@ 0x24
 80038e4:	2101      	movs	r1, #1
 80038e6:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2225      	movs	r2, #37	@ 0x25
 80038ec:	5c9b      	ldrb	r3, [r3, r2]
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d13a      	bne.n	800396a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2225      	movs	r2, #37	@ 0x25
 80038f8:	2102      	movs	r1, #2
 80038fa:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	2200      	movs	r2, #0
 8003900:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2101      	movs	r1, #1
 800390e:	438a      	bics	r2, r1
 8003910:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	68b9      	ldr	r1, [r7, #8]
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 f976 	bl	8003c0a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003922:	2b00      	cmp	r3, #0
 8003924:	d008      	beq.n	8003938 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	210e      	movs	r1, #14
 8003932:	430a      	orrs	r2, r1
 8003934:	601a      	str	r2, [r3, #0]
 8003936:	e00f      	b.n	8003958 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2104      	movs	r1, #4
 8003944:	438a      	bics	r2, r1
 8003946:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	210a      	movs	r1, #10
 8003954:	430a      	orrs	r2, r1
 8003956:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2101      	movs	r1, #1
 8003964:	430a      	orrs	r2, r1
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	e007      	b.n	800397a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2224      	movs	r2, #36	@ 0x24
 800396e:	2100      	movs	r1, #0
 8003970:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003972:	2317      	movs	r3, #23
 8003974:	18fb      	adds	r3, r7, r3
 8003976:	2202      	movs	r2, #2
 8003978:	701a      	strb	r2, [r3, #0]
  }
  return status;
 800397a:	2317      	movs	r3, #23
 800397c:	18fb      	adds	r3, r7, r3
 800397e:	781b      	ldrb	r3, [r3, #0]
}
 8003980:	0018      	movs	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	b006      	add	sp, #24
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003990:	230f      	movs	r3, #15
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2225      	movs	r2, #37	@ 0x25
 800399c:	5c9b      	ldrb	r3, [r3, r2]
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d008      	beq.n	80039b6 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2204      	movs	r2, #4
 80039a8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2224      	movs	r2, #36	@ 0x24
 80039ae:	2100      	movs	r1, #0
 80039b0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e024      	b.n	8003a00 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	210e      	movs	r1, #14
 80039c2:	438a      	bics	r2, r1
 80039c4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	2101      	movs	r1, #1
 80039d2:	438a      	bics	r2, r1
 80039d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039da:	221c      	movs	r2, #28
 80039dc:	401a      	ands	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e2:	2101      	movs	r1, #1
 80039e4:	4091      	lsls	r1, r2
 80039e6:	000a      	movs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2225      	movs	r2, #37	@ 0x25
 80039ee:	2101      	movs	r1, #1
 80039f0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2224      	movs	r2, #36	@ 0x24
 80039f6:	2100      	movs	r1, #0
 80039f8:	5499      	strb	r1, [r3, r2]

    return status;
 80039fa:	230f      	movs	r3, #15
 80039fc:	18fb      	adds	r3, r7, r3
 80039fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8003a00:	0018      	movs	r0, r3
 8003a02:	46bd      	mov	sp, r7
 8003a04:	b004      	add	sp, #16
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a10:	210f      	movs	r1, #15
 8003a12:	187b      	adds	r3, r7, r1
 8003a14:	2200      	movs	r2, #0
 8003a16:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2225      	movs	r2, #37	@ 0x25
 8003a1c:	5c9b      	ldrb	r3, [r3, r2]
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d006      	beq.n	8003a32 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2204      	movs	r2, #4
 8003a28:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003a2a:	187b      	adds	r3, r7, r1
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	701a      	strb	r2, [r3, #0]
 8003a30:	e02a      	b.n	8003a88 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	210e      	movs	r1, #14
 8003a3e:	438a      	bics	r2, r1
 8003a40:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2101      	movs	r1, #1
 8003a4e:	438a      	bics	r2, r1
 8003a50:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a56:	221c      	movs	r2, #28
 8003a58:	401a      	ands	r2, r3
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5e:	2101      	movs	r1, #1
 8003a60:	4091      	lsls	r1, r2
 8003a62:	000a      	movs	r2, r1
 8003a64:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2225      	movs	r2, #37	@ 0x25
 8003a6a:	2101      	movs	r1, #1
 8003a6c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2224      	movs	r2, #36	@ 0x24
 8003a72:	2100      	movs	r1, #0
 8003a74:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d004      	beq.n	8003a88 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	0010      	movs	r0, r2
 8003a86:	4798      	blx	r3
    }
  }
  return status;
 8003a88:	230f      	movs	r3, #15
 8003a8a:	18fb      	adds	r3, r7, r3
 8003a8c:	781b      	ldrb	r3, [r3, #0]
}
 8003a8e:	0018      	movs	r0, r3
 8003a90:	46bd      	mov	sp, r7
 8003a92:	b004      	add	sp, #16
 8003a94:	bd80      	pop	{r7, pc}

08003a96 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a96:	b580      	push	{r7, lr}
 8003a98:	b084      	sub	sp, #16
 8003a9a:	af00      	add	r7, sp, #0
 8003a9c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab2:	221c      	movs	r2, #28
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	2204      	movs	r2, #4
 8003ab8:	409a      	lsls	r2, r3
 8003aba:	0013      	movs	r3, r2
 8003abc:	68fa      	ldr	r2, [r7, #12]
 8003abe:	4013      	ands	r3, r2
 8003ac0:	d026      	beq.n	8003b10 <HAL_DMA_IRQHandler+0x7a>
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	2204      	movs	r2, #4
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d022      	beq.n	8003b10 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2220      	movs	r2, #32
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d107      	bne.n	8003ae6 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2104      	movs	r1, #4
 8003ae2:	438a      	bics	r2, r1
 8003ae4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003aea:	221c      	movs	r2, #28
 8003aec:	401a      	ands	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af2:	2104      	movs	r1, #4
 8003af4:	4091      	lsls	r1, r2
 8003af6:	000a      	movs	r2, r1
 8003af8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d100      	bne.n	8003b04 <HAL_DMA_IRQHandler+0x6e>
 8003b02:	e071      	b.n	8003be8 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	0010      	movs	r0, r2
 8003b0c:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8003b0e:	e06b      	b.n	8003be8 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b14:	221c      	movs	r2, #28
 8003b16:	4013      	ands	r3, r2
 8003b18:	2202      	movs	r2, #2
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	0013      	movs	r3, r2
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	4013      	ands	r3, r2
 8003b22:	d02d      	beq.n	8003b80 <HAL_DMA_IRQHandler+0xea>
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	2202      	movs	r2, #2
 8003b28:	4013      	ands	r3, r2
 8003b2a:	d029      	beq.n	8003b80 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2220      	movs	r2, #32
 8003b34:	4013      	ands	r3, r2
 8003b36:	d10b      	bne.n	8003b50 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	210a      	movs	r1, #10
 8003b44:	438a      	bics	r2, r1
 8003b46:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2225      	movs	r2, #37	@ 0x25
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b54:	221c      	movs	r2, #28
 8003b56:	401a      	ands	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5c:	2102      	movs	r1, #2
 8003b5e:	4091      	lsls	r1, r2
 8003b60:	000a      	movs	r2, r1
 8003b62:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2224      	movs	r2, #36	@ 0x24
 8003b68:	2100      	movs	r1, #0
 8003b6a:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d039      	beq.n	8003be8 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	0010      	movs	r0, r2
 8003b7c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b7e:	e033      	b.n	8003be8 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b84:	221c      	movs	r2, #28
 8003b86:	4013      	ands	r3, r2
 8003b88:	2208      	movs	r2, #8
 8003b8a:	409a      	lsls	r2, r3
 8003b8c:	0013      	movs	r3, r2
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	4013      	ands	r3, r2
 8003b92:	d02a      	beq.n	8003bea <HAL_DMA_IRQHandler+0x154>
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2208      	movs	r2, #8
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d026      	beq.n	8003bea <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	210e      	movs	r1, #14
 8003ba8:	438a      	bics	r2, r1
 8003baa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb0:	221c      	movs	r2, #28
 8003bb2:	401a      	ands	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb8:	2101      	movs	r1, #1
 8003bba:	4091      	lsls	r1, r2
 8003bbc:	000a      	movs	r2, r1
 8003bbe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2225      	movs	r2, #37	@ 0x25
 8003bca:	2101      	movs	r1, #1
 8003bcc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2224      	movs	r2, #36	@ 0x24
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d005      	beq.n	8003bea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	0010      	movs	r0, r2
 8003be6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003be8:	46c0      	nop			@ (mov r8, r8)
 8003bea:	46c0      	nop			@ (mov r8, r8)
}
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b004      	add	sp, #16
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b082      	sub	sp, #8
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2225      	movs	r2, #37	@ 0x25
 8003bfe:	5c9b      	ldrb	r3, [r3, r2]
 8003c00:	b2db      	uxtb	r3, r3
}
 8003c02:	0018      	movs	r0, r3
 8003c04:	46bd      	mov	sp, r7
 8003c06:	b002      	add	sp, #8
 8003c08:	bd80      	pop	{r7, pc}

08003c0a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c0a:	b580      	push	{r7, lr}
 8003c0c:	b084      	sub	sp, #16
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	60f8      	str	r0, [r7, #12]
 8003c12:	60b9      	str	r1, [r7, #8]
 8003c14:	607a      	str	r2, [r7, #4]
 8003c16:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c1c:	221c      	movs	r2, #28
 8003c1e:	401a      	ands	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	2101      	movs	r1, #1
 8003c26:	4091      	lsls	r1, r2
 8003c28:	000a      	movs	r2, r1
 8003c2a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	683a      	ldr	r2, [r7, #0]
 8003c32:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	2b10      	cmp	r3, #16
 8003c3a:	d108      	bne.n	8003c4e <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68ba      	ldr	r2, [r7, #8]
 8003c4a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c4c:	e007      	b.n	8003c5e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68ba      	ldr	r2, [r7, #8]
 8003c54:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	60da      	str	r2, [r3, #12]
}
 8003c5e:	46c0      	nop			@ (mov r8, r8)
 8003c60:	46bd      	mov	sp, r7
 8003c62:	b004      	add	sp, #16
 8003c64:	bd80      	pop	{r7, pc}
	...

08003c68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
 8003c70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003c76:	2300      	movs	r3, #0
 8003c78:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003c7e:	e155      	b.n	8003f2c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2101      	movs	r1, #1
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	4091      	lsls	r1, r2
 8003c8a:	000a      	movs	r2, r1
 8003c8c:	4013      	ands	r3, r2
 8003c8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d100      	bne.n	8003c98 <HAL_GPIO_Init+0x30>
 8003c96:	e146      	b.n	8003f26 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	2203      	movs	r2, #3
 8003c9e:	4013      	ands	r3, r2
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d005      	beq.n	8003cb0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	2203      	movs	r2, #3
 8003caa:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d130      	bne.n	8003d12 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689b      	ldr	r3, [r3, #8]
 8003cb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	2203      	movs	r2, #3
 8003cbc:	409a      	lsls	r2, r3
 8003cbe:	0013      	movs	r3, r2
 8003cc0:	43da      	mvns	r2, r3
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	68da      	ldr	r2, [r3, #12]
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	005b      	lsls	r3, r3, #1
 8003cd0:	409a      	lsls	r2, r3
 8003cd2:	0013      	movs	r3, r2
 8003cd4:	693a      	ldr	r2, [r7, #16]
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	409a      	lsls	r2, r3
 8003cec:	0013      	movs	r3, r2
 8003cee:	43da      	mvns	r2, r3
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	091b      	lsrs	r3, r3, #4
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	401a      	ands	r2, r3
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	409a      	lsls	r2, r3
 8003d04:	0013      	movs	r3, r2
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	693a      	ldr	r2, [r7, #16]
 8003d10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	2203      	movs	r2, #3
 8003d18:	4013      	ands	r3, r2
 8003d1a:	2b03      	cmp	r3, #3
 8003d1c:	d017      	beq.n	8003d4e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	2203      	movs	r2, #3
 8003d2a:	409a      	lsls	r2, r3
 8003d2c:	0013      	movs	r3, r2
 8003d2e:	43da      	mvns	r2, r3
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4013      	ands	r3, r2
 8003d34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	409a      	lsls	r2, r3
 8003d40:	0013      	movs	r3, r2
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2203      	movs	r2, #3
 8003d54:	4013      	ands	r3, r2
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d123      	bne.n	8003da2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	08da      	lsrs	r2, r3, #3
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	3208      	adds	r2, #8
 8003d62:	0092      	lsls	r2, r2, #2
 8003d64:	58d3      	ldr	r3, [r2, r3]
 8003d66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	2207      	movs	r2, #7
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	220f      	movs	r2, #15
 8003d72:	409a      	lsls	r2, r3
 8003d74:	0013      	movs	r3, r2
 8003d76:	43da      	mvns	r2, r3
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	691a      	ldr	r2, [r3, #16]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	2107      	movs	r1, #7
 8003d86:	400b      	ands	r3, r1
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	409a      	lsls	r2, r3
 8003d8c:	0013      	movs	r3, r2
 8003d8e:	693a      	ldr	r2, [r7, #16]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	08da      	lsrs	r2, r3, #3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3208      	adds	r2, #8
 8003d9c:	0092      	lsls	r2, r2, #2
 8003d9e:	6939      	ldr	r1, [r7, #16]
 8003da0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	2203      	movs	r2, #3
 8003dae:	409a      	lsls	r2, r3
 8003db0:	0013      	movs	r3, r2
 8003db2:	43da      	mvns	r2, r3
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	4013      	ands	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2203      	movs	r2, #3
 8003dc0:	401a      	ands	r2, r3
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	0013      	movs	r3, r2
 8003dca:	693a      	ldr	r2, [r7, #16]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
 8003dda:	23c0      	movs	r3, #192	@ 0xc0
 8003ddc:	029b      	lsls	r3, r3, #10
 8003dde:	4013      	ands	r3, r2
 8003de0:	d100      	bne.n	8003de4 <HAL_GPIO_Init+0x17c>
 8003de2:	e0a0      	b.n	8003f26 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003de4:	4b57      	ldr	r3, [pc, #348]	@ (8003f44 <HAL_GPIO_Init+0x2dc>)
 8003de6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003de8:	4b56      	ldr	r3, [pc, #344]	@ (8003f44 <HAL_GPIO_Init+0x2dc>)
 8003dea:	2101      	movs	r1, #1
 8003dec:	430a      	orrs	r2, r1
 8003dee:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8003df0:	4a55      	ldr	r2, [pc, #340]	@ (8003f48 <HAL_GPIO_Init+0x2e0>)
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	089b      	lsrs	r3, r3, #2
 8003df6:	3302      	adds	r3, #2
 8003df8:	009b      	lsls	r3, r3, #2
 8003dfa:	589b      	ldr	r3, [r3, r2]
 8003dfc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	2203      	movs	r2, #3
 8003e02:	4013      	ands	r3, r2
 8003e04:	009b      	lsls	r3, r3, #2
 8003e06:	220f      	movs	r2, #15
 8003e08:	409a      	lsls	r2, r3
 8003e0a:	0013      	movs	r3, r2
 8003e0c:	43da      	mvns	r2, r3
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	4013      	ands	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003e14:	687a      	ldr	r2, [r7, #4]
 8003e16:	23a0      	movs	r3, #160	@ 0xa0
 8003e18:	05db      	lsls	r3, r3, #23
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d01f      	beq.n	8003e5e <HAL_GPIO_Init+0x1f6>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a4a      	ldr	r2, [pc, #296]	@ (8003f4c <HAL_GPIO_Init+0x2e4>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d019      	beq.n	8003e5a <HAL_GPIO_Init+0x1f2>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a49      	ldr	r2, [pc, #292]	@ (8003f50 <HAL_GPIO_Init+0x2e8>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d013      	beq.n	8003e56 <HAL_GPIO_Init+0x1ee>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a48      	ldr	r2, [pc, #288]	@ (8003f54 <HAL_GPIO_Init+0x2ec>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d00d      	beq.n	8003e52 <HAL_GPIO_Init+0x1ea>
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	4a47      	ldr	r2, [pc, #284]	@ (8003f58 <HAL_GPIO_Init+0x2f0>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d007      	beq.n	8003e4e <HAL_GPIO_Init+0x1e6>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	4a46      	ldr	r2, [pc, #280]	@ (8003f5c <HAL_GPIO_Init+0x2f4>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d101      	bne.n	8003e4a <HAL_GPIO_Init+0x1e2>
 8003e46:	2305      	movs	r3, #5
 8003e48:	e00a      	b.n	8003e60 <HAL_GPIO_Init+0x1f8>
 8003e4a:	2306      	movs	r3, #6
 8003e4c:	e008      	b.n	8003e60 <HAL_GPIO_Init+0x1f8>
 8003e4e:	2304      	movs	r3, #4
 8003e50:	e006      	b.n	8003e60 <HAL_GPIO_Init+0x1f8>
 8003e52:	2303      	movs	r3, #3
 8003e54:	e004      	b.n	8003e60 <HAL_GPIO_Init+0x1f8>
 8003e56:	2302      	movs	r3, #2
 8003e58:	e002      	b.n	8003e60 <HAL_GPIO_Init+0x1f8>
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e000      	b.n	8003e60 <HAL_GPIO_Init+0x1f8>
 8003e5e:	2300      	movs	r3, #0
 8003e60:	697a      	ldr	r2, [r7, #20]
 8003e62:	2103      	movs	r1, #3
 8003e64:	400a      	ands	r2, r1
 8003e66:	0092      	lsls	r2, r2, #2
 8003e68:	4093      	lsls	r3, r2
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e70:	4935      	ldr	r1, [pc, #212]	@ (8003f48 <HAL_GPIO_Init+0x2e0>)
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	089b      	lsrs	r3, r3, #2
 8003e76:	3302      	adds	r3, #2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003e7e:	4b38      	ldr	r3, [pc, #224]	@ (8003f60 <HAL_GPIO_Init+0x2f8>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	43da      	mvns	r2, r3
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	2380      	movs	r3, #128	@ 0x80
 8003e94:	035b      	lsls	r3, r3, #13
 8003e96:	4013      	ands	r3, r2
 8003e98:	d003      	beq.n	8003ea2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003e9a:	693a      	ldr	r2, [r7, #16]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8003f60 <HAL_GPIO_Init+0x2f8>)
 8003ea4:	693a      	ldr	r2, [r7, #16]
 8003ea6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003ea8:	4b2d      	ldr	r3, [pc, #180]	@ (8003f60 <HAL_GPIO_Init+0x2f8>)
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	43da      	mvns	r2, r3
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	2380      	movs	r3, #128	@ 0x80
 8003ebe:	039b      	lsls	r3, r3, #14
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	d003      	beq.n	8003ecc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003ec4:	693a      	ldr	r2, [r7, #16]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003ecc:	4b24      	ldr	r3, [pc, #144]	@ (8003f60 <HAL_GPIO_Init+0x2f8>)
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8003ed2:	4b23      	ldr	r3, [pc, #140]	@ (8003f60 <HAL_GPIO_Init+0x2f8>)
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	43da      	mvns	r2, r3
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	4013      	ands	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	2380      	movs	r3, #128	@ 0x80
 8003ee8:	029b      	lsls	r3, r3, #10
 8003eea:	4013      	ands	r3, r2
 8003eec:	d003      	beq.n	8003ef6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4313      	orrs	r3, r2
 8003ef4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8003f60 <HAL_GPIO_Init+0x2f8>)
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003efc:	4b18      	ldr	r3, [pc, #96]	@ (8003f60 <HAL_GPIO_Init+0x2f8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	43da      	mvns	r2, r3
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685a      	ldr	r2, [r3, #4]
 8003f10:	2380      	movs	r3, #128	@ 0x80
 8003f12:	025b      	lsls	r3, r3, #9
 8003f14:	4013      	ands	r3, r2
 8003f16:	d003      	beq.n	8003f20 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003f20:	4b0f      	ldr	r3, [pc, #60]	@ (8003f60 <HAL_GPIO_Init+0x2f8>)
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	3301      	adds	r3, #1
 8003f2a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	40da      	lsrs	r2, r3
 8003f34:	1e13      	subs	r3, r2, #0
 8003f36:	d000      	beq.n	8003f3a <HAL_GPIO_Init+0x2d2>
 8003f38:	e6a2      	b.n	8003c80 <HAL_GPIO_Init+0x18>
  }
}
 8003f3a:	46c0      	nop			@ (mov r8, r8)
 8003f3c:	46c0      	nop			@ (mov r8, r8)
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	b006      	add	sp, #24
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40021000 	.word	0x40021000
 8003f48:	40010000 	.word	0x40010000
 8003f4c:	50000400 	.word	0x50000400
 8003f50:	50000800 	.word	0x50000800
 8003f54:	50000c00 	.word	0x50000c00
 8003f58:	50001000 	.word	0x50001000
 8003f5c:	50001c00 	.word	0x50001c00
 8003f60:	40010400 	.word	0x40010400

08003f64 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	0008      	movs	r0, r1
 8003f6e:	0011      	movs	r1, r2
 8003f70:	1cbb      	adds	r3, r7, #2
 8003f72:	1c02      	adds	r2, r0, #0
 8003f74:	801a      	strh	r2, [r3, #0]
 8003f76:	1c7b      	adds	r3, r7, #1
 8003f78:	1c0a      	adds	r2, r1, #0
 8003f7a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f7c:	1c7b      	adds	r3, r7, #1
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d004      	beq.n	8003f8e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f84:	1cbb      	adds	r3, r7, #2
 8003f86:	881a      	ldrh	r2, [r3, #0]
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003f8c:	e003      	b.n	8003f96 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003f8e:	1cbb      	adds	r3, r7, #2
 8003f90:	881a      	ldrh	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f96:	46c0      	nop			@ (mov r8, r8)
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	b002      	add	sp, #8
 8003f9c:	bd80      	pop	{r7, pc}
	...

08003fa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	0002      	movs	r2, r0
 8003fa8:	1dbb      	adds	r3, r7, #6
 8003faa:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003fac:	4b09      	ldr	r3, [pc, #36]	@ (8003fd4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	1dba      	adds	r2, r7, #6
 8003fb2:	8812      	ldrh	r2, [r2, #0]
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	d008      	beq.n	8003fca <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fb8:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003fba:	1dba      	adds	r2, r7, #6
 8003fbc:	8812      	ldrh	r2, [r2, #0]
 8003fbe:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fc0:	1dbb      	adds	r3, r7, #6
 8003fc2:	881b      	ldrh	r3, [r3, #0]
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f000 f807 	bl	8003fd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003fca:	46c0      	nop			@ (mov r8, r8)
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	b002      	add	sp, #8
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	46c0      	nop			@ (mov r8, r8)
 8003fd4:	40010400 	.word	0x40010400

08003fd8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	0002      	movs	r2, r0
 8003fe0:	1dbb      	adds	r3, r7, #6
 8003fe2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003fe4:	46c0      	nop			@ (mov r8, r8)
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	b002      	add	sp, #8
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e08f      	b.n	800411e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2241      	movs	r2, #65	@ 0x41
 8004002:	5c9b      	ldrb	r3, [r3, r2]
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d107      	bne.n	800401a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2240      	movs	r2, #64	@ 0x40
 800400e:	2100      	movs	r1, #0
 8004010:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	0018      	movs	r0, r3
 8004016:	f7fe ffd5 	bl	8002fc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2241      	movs	r2, #65	@ 0x41
 800401e:	2124      	movs	r1, #36	@ 0x24
 8004020:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2101      	movs	r1, #1
 800402e:	438a      	bics	r2, r1
 8004030:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685a      	ldr	r2, [r3, #4]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	493b      	ldr	r1, [pc, #236]	@ (8004128 <HAL_I2C_Init+0x13c>)
 800403c:	400a      	ands	r2, r1
 800403e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689a      	ldr	r2, [r3, #8]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4938      	ldr	r1, [pc, #224]	@ (800412c <HAL_I2C_Init+0x140>)
 800404c:	400a      	ands	r2, r1
 800404e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	2b01      	cmp	r3, #1
 8004056:	d108      	bne.n	800406a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	689a      	ldr	r2, [r3, #8]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2180      	movs	r1, #128	@ 0x80
 8004062:	0209      	lsls	r1, r1, #8
 8004064:	430a      	orrs	r2, r1
 8004066:	609a      	str	r2, [r3, #8]
 8004068:	e007      	b.n	800407a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	689a      	ldr	r2, [r3, #8]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2184      	movs	r1, #132	@ 0x84
 8004074:	0209      	lsls	r1, r1, #8
 8004076:	430a      	orrs	r2, r1
 8004078:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68db      	ldr	r3, [r3, #12]
 800407e:	2b02      	cmp	r3, #2
 8004080:	d109      	bne.n	8004096 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2180      	movs	r1, #128	@ 0x80
 800408e:	0109      	lsls	r1, r1, #4
 8004090:	430a      	orrs	r2, r1
 8004092:	605a      	str	r2, [r3, #4]
 8004094:	e007      	b.n	80040a6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685a      	ldr	r2, [r3, #4]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4923      	ldr	r1, [pc, #140]	@ (8004130 <HAL_I2C_Init+0x144>)
 80040a2:	400a      	ands	r2, r1
 80040a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4920      	ldr	r1, [pc, #128]	@ (8004134 <HAL_I2C_Init+0x148>)
 80040b2:	430a      	orrs	r2, r1
 80040b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68da      	ldr	r2, [r3, #12]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	491a      	ldr	r1, [pc, #104]	@ (800412c <HAL_I2C_Init+0x140>)
 80040c2:	400a      	ands	r2, r1
 80040c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	691a      	ldr	r2, [r3, #16]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	431a      	orrs	r2, r3
 80040d0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	430a      	orrs	r2, r1
 80040de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	69d9      	ldr	r1, [r3, #28]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a1a      	ldr	r2, [r3, #32]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	430a      	orrs	r2, r1
 80040ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2101      	movs	r1, #1
 80040fc:	430a      	orrs	r2, r1
 80040fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2241      	movs	r2, #65	@ 0x41
 800410a:	2120      	movs	r1, #32
 800410c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2242      	movs	r2, #66	@ 0x42
 8004118:	2100      	movs	r1, #0
 800411a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800411c:	2300      	movs	r3, #0
}
 800411e:	0018      	movs	r0, r3
 8004120:	46bd      	mov	sp, r7
 8004122:	b002      	add	sp, #8
 8004124:	bd80      	pop	{r7, pc}
 8004126:	46c0      	nop			@ (mov r8, r8)
 8004128:	f0ffffff 	.word	0xf0ffffff
 800412c:	ffff7fff 	.word	0xffff7fff
 8004130:	fffff7ff 	.word	0xfffff7ff
 8004134:	02008000 	.word	0x02008000

08004138 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004138:	b5b0      	push	{r4, r5, r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af02      	add	r7, sp, #8
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	000c      	movs	r4, r1
 8004142:	0010      	movs	r0, r2
 8004144:	0019      	movs	r1, r3
 8004146:	230a      	movs	r3, #10
 8004148:	18fb      	adds	r3, r7, r3
 800414a:	1c22      	adds	r2, r4, #0
 800414c:	801a      	strh	r2, [r3, #0]
 800414e:	2308      	movs	r3, #8
 8004150:	18fb      	adds	r3, r7, r3
 8004152:	1c02      	adds	r2, r0, #0
 8004154:	801a      	strh	r2, [r3, #0]
 8004156:	1dbb      	adds	r3, r7, #6
 8004158:	1c0a      	adds	r2, r1, #0
 800415a:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2241      	movs	r2, #65	@ 0x41
 8004160:	5c9b      	ldrb	r3, [r3, r2]
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2b20      	cmp	r3, #32
 8004166:	d000      	beq.n	800416a <HAL_I2C_Mem_Read_DMA+0x32>
 8004168:	e0d6      	b.n	8004318 <HAL_I2C_Mem_Read_DMA+0x1e0>
  {
    if ((pData == NULL) || (Size == 0U))
 800416a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800416c:	2b00      	cmp	r3, #0
 800416e:	d004      	beq.n	800417a <HAL_I2C_Mem_Read_DMA+0x42>
 8004170:	232c      	movs	r3, #44	@ 0x2c
 8004172:	18fb      	adds	r3, r7, r3
 8004174:	881b      	ldrh	r3, [r3, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d105      	bne.n	8004186 <HAL_I2C_Mem_Read_DMA+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2280      	movs	r2, #128	@ 0x80
 800417e:	0092      	lsls	r2, r2, #2
 8004180:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e0c9      	b.n	800431a <HAL_I2C_Mem_Read_DMA+0x1e2>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	699a      	ldr	r2, [r3, #24]
 800418c:	2380      	movs	r3, #128	@ 0x80
 800418e:	021b      	lsls	r3, r3, #8
 8004190:	401a      	ands	r2, r3
 8004192:	2380      	movs	r3, #128	@ 0x80
 8004194:	021b      	lsls	r3, r3, #8
 8004196:	429a      	cmp	r2, r3
 8004198:	d101      	bne.n	800419e <HAL_I2C_Mem_Read_DMA+0x66>
    {
      return HAL_BUSY;
 800419a:	2302      	movs	r3, #2
 800419c:	e0bd      	b.n	800431a <HAL_I2C_Mem_Read_DMA+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2240      	movs	r2, #64	@ 0x40
 80041a2:	5c9b      	ldrb	r3, [r3, r2]
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d101      	bne.n	80041ac <HAL_I2C_Mem_Read_DMA+0x74>
 80041a8:	2302      	movs	r3, #2
 80041aa:	e0b6      	b.n	800431a <HAL_I2C_Mem_Read_DMA+0x1e2>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2240      	movs	r2, #64	@ 0x40
 80041b0:	2101      	movs	r1, #1
 80041b2:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2241      	movs	r2, #65	@ 0x41
 80041b8:	2122      	movs	r1, #34	@ 0x22
 80041ba:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2242      	movs	r2, #66	@ 0x42
 80041c0:	2140      	movs	r1, #64	@ 0x40
 80041c2:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2200      	movs	r2, #0
 80041c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80041ce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	222c      	movs	r2, #44	@ 0x2c
 80041d4:	18ba      	adds	r2, r7, r2
 80041d6:	8812      	ldrh	r2, [r2, #0]
 80041d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	4a51      	ldr	r2, [pc, #324]	@ (8004324 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 80041de:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	4a51      	ldr	r2, [pc, #324]	@ (8004328 <HAL_I2C_Mem_Read_DMA+0x1f0>)
 80041e4:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80041e6:	230a      	movs	r3, #10
 80041e8:	18fb      	adds	r3, r7, r3
 80041ea:	881a      	ldrh	r2, [r3, #0]
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	2bff      	cmp	r3, #255	@ 0xff
 80041f8:	d903      	bls.n	8004202 <HAL_I2C_Mem_Read_DMA+0xca>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	22ff      	movs	r2, #255	@ 0xff
 80041fe:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004200:	e004      	b.n	800420c <HAL_I2C_Mem_Read_DMA+0xd4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004206:	b29a      	uxth	r2, r3
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800420c:	1dbb      	adds	r3, r7, #6
 800420e:	881b      	ldrh	r3, [r3, #0]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d10b      	bne.n	800422c <HAL_I2C_Mem_Read_DMA+0xf4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004214:	2308      	movs	r3, #8
 8004216:	18fb      	adds	r3, r7, r3
 8004218:	881b      	ldrh	r3, [r3, #0]
 800421a:	b2da      	uxtb	r2, r3
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2201      	movs	r2, #1
 8004226:	4252      	negs	r2, r2
 8004228:	651a      	str	r2, [r3, #80]	@ 0x50
 800422a:	e00e      	b.n	800424a <HAL_I2C_Mem_Read_DMA+0x112>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800422c:	2108      	movs	r1, #8
 800422e:	187b      	adds	r3, r7, r1
 8004230:	881b      	ldrh	r3, [r3, #0]
 8004232:	0a1b      	lsrs	r3, r3, #8
 8004234:	b29b      	uxth	r3, r3
 8004236:	b2da      	uxtb	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800423e:	187b      	adds	r3, r7, r1
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	b2db      	uxtb	r3, r3
 8004244:	001a      	movs	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424e:	2b00      	cmp	r3, #0
 8004250:	d023      	beq.n	800429a <HAL_I2C_Mem_Read_DMA+0x162>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004256:	4a35      	ldr	r2, [pc, #212]	@ (800432c <HAL_I2C_Mem_Read_DMA+0x1f4>)
 8004258:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800425e:	4a34      	ldr	r2, [pc, #208]	@ (8004330 <HAL_I2C_Mem_Read_DMA+0x1f8>)
 8004260:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004266:	2200      	movs	r2, #0
 8004268:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800426e:	2200      	movs	r2, #0
 8004270:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	3324      	adds	r3, #36	@ 0x24
 800427c:	0019      	movs	r1, r3
 800427e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
                                       hi2c->XferSize);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8004284:	2517      	movs	r5, #23
 8004286:	197c      	adds	r4, r7, r5
 8004288:	f7ff fb18 	bl	80038bc <HAL_DMA_Start_IT>
 800428c:	0003      	movs	r3, r0
 800428e:	7023      	strb	r3, [r4, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8004290:	197b      	adds	r3, r7, r5
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d12b      	bne.n	80042f0 <HAL_I2C_Mem_Read_DMA+0x1b8>
 8004298:	e013      	b.n	80042c2 <HAL_I2C_Mem_Read_DMA+0x18a>
      hi2c->State     = HAL_I2C_STATE_READY;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2241      	movs	r2, #65	@ 0x41
 800429e:	2120      	movs	r1, #32
 80042a0:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2242      	movs	r2, #66	@ 0x42
 80042a6:	2100      	movs	r1, #0
 80042a8:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ae:	2280      	movs	r2, #128	@ 0x80
 80042b0:	431a      	orrs	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2240      	movs	r2, #64	@ 0x40
 80042ba:	2100      	movs	r1, #0
 80042bc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e02b      	b.n	800431a <HAL_I2C_Mem_Read_DMA+0x1e2>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80042c2:	1dbb      	adds	r3, r7, #6
 80042c4:	881b      	ldrh	r3, [r3, #0]
 80042c6:	b2da      	uxtb	r2, r3
 80042c8:	230a      	movs	r3, #10
 80042ca:	18fb      	adds	r3, r7, r3
 80042cc:	8819      	ldrh	r1, [r3, #0]
 80042ce:	68f8      	ldr	r0, [r7, #12]
 80042d0:	4b18      	ldr	r3, [pc, #96]	@ (8004334 <HAL_I2C_Mem_Read_DMA+0x1fc>)
 80042d2:	9300      	str	r3, [sp, #0]
 80042d4:	2300      	movs	r3, #0
 80042d6:	f001 fb6b 	bl	80059b0 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2240      	movs	r2, #64	@ 0x40
 80042de:	2100      	movs	r1, #0
 80042e0:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2101      	movs	r1, #1
 80042e6:	0018      	movs	r0, r3
 80042e8:	f001 fb9c 	bl	8005a24 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	e014      	b.n	800431a <HAL_I2C_Mem_Read_DMA+0x1e2>
      hi2c->State     = HAL_I2C_STATE_READY;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2241      	movs	r2, #65	@ 0x41
 80042f4:	2120      	movs	r1, #32
 80042f6:	5499      	strb	r1, [r3, r2]
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2242      	movs	r2, #66	@ 0x42
 80042fc:	2100      	movs	r1, #0
 80042fe:	5499      	strb	r1, [r3, r2]
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004304:	2210      	movs	r2, #16
 8004306:	431a      	orrs	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2240      	movs	r2, #64	@ 0x40
 8004310:	2100      	movs	r1, #0
 8004312:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e000      	b.n	800431a <HAL_I2C_Mem_Read_DMA+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004318:	2302      	movs	r3, #2
  }
}
 800431a:	0018      	movs	r0, r3
 800431c:	46bd      	mov	sp, r7
 800431e:	b006      	add	sp, #24
 8004320:	bdb0      	pop	{r4, r5, r7, pc}
 8004322:	46c0      	nop			@ (mov r8, r8)
 8004324:	ffff0000 	.word	0xffff0000
 8004328:	0800492d 	.word	0x0800492d
 800432c:	08005885 	.word	0x08005885
 8004330:	08005941 	.word	0x08005941
 8004334:	80002000 	.word	0x80002000

08004338 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004354:	2b00      	cmp	r3, #0
 8004356:	d005      	beq.n	8004364 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800435c:	68ba      	ldr	r2, [r7, #8]
 800435e:	68f9      	ldr	r1, [r7, #12]
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	4798      	blx	r3
  }
}
 8004364:	46c0      	nop			@ (mov r8, r8)
 8004366:	46bd      	mov	sp, r7
 8004368:	b004      	add	sp, #16
 800436a:	bd80      	pop	{r7, pc}

0800436c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	0a1b      	lsrs	r3, r3, #8
 8004388:	001a      	movs	r2, r3
 800438a:	2301      	movs	r3, #1
 800438c:	4013      	ands	r3, r2
 800438e:	d010      	beq.n	80043b2 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	09db      	lsrs	r3, r3, #7
 8004394:	001a      	movs	r2, r3
 8004396:	2301      	movs	r3, #1
 8004398:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800439a:	d00a      	beq.n	80043b2 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a0:	2201      	movs	r2, #1
 80043a2:	431a      	orrs	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2280      	movs	r2, #128	@ 0x80
 80043ae:	0052      	lsls	r2, r2, #1
 80043b0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	0a9b      	lsrs	r3, r3, #10
 80043b6:	001a      	movs	r2, r3
 80043b8:	2301      	movs	r3, #1
 80043ba:	4013      	ands	r3, r2
 80043bc:	d010      	beq.n	80043e0 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	09db      	lsrs	r3, r3, #7
 80043c2:	001a      	movs	r2, r3
 80043c4:	2301      	movs	r3, #1
 80043c6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80043c8:	d00a      	beq.n	80043e0 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ce:	2208      	movs	r2, #8
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2280      	movs	r2, #128	@ 0x80
 80043dc:	00d2      	lsls	r2, r2, #3
 80043de:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	0a5b      	lsrs	r3, r3, #9
 80043e4:	001a      	movs	r2, r3
 80043e6:	2301      	movs	r3, #1
 80043e8:	4013      	ands	r3, r2
 80043ea:	d010      	beq.n	800440e <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	09db      	lsrs	r3, r3, #7
 80043f0:	001a      	movs	r2, r3
 80043f2:	2301      	movs	r3, #1
 80043f4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80043f6:	d00a      	beq.n	800440e <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fc:	2202      	movs	r2, #2
 80043fe:	431a      	orrs	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2280      	movs	r2, #128	@ 0x80
 800440a:	0092      	lsls	r2, r2, #2
 800440c:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004412:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	220b      	movs	r2, #11
 8004418:	4013      	ands	r3, r2
 800441a:	d005      	beq.n	8004428 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	0011      	movs	r1, r2
 8004422:	0018      	movs	r0, r3
 8004424:	f001 f8e0 	bl	80055e8 <I2C_ITError>
  }
}
 8004428:	46c0      	nop			@ (mov r8, r8)
 800442a:	46bd      	mov	sp, r7
 800442c:	b006      	add	sp, #24
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004438:	46c0      	nop			@ (mov r8, r8)
 800443a:	46bd      	mov	sp, r7
 800443c:	b002      	add	sp, #8
 800443e:	bd80      	pop	{r7, pc}

08004440 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b082      	sub	sp, #8
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004448:	46c0      	nop			@ (mov r8, r8)
 800444a:	46bd      	mov	sp, r7
 800444c:	b002      	add	sp, #8
 800444e:	bd80      	pop	{r7, pc}

08004450 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004458:	46c0      	nop			@ (mov r8, r8)
 800445a:	46bd      	mov	sp, r7
 800445c:	b002      	add	sp, #8
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004468:	46c0      	nop			@ (mov r8, r8)
 800446a:	46bd      	mov	sp, r7
 800446c:	b002      	add	sp, #8
 800446e:	bd80      	pop	{r7, pc}

08004470 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	0008      	movs	r0, r1
 800447a:	0011      	movs	r1, r2
 800447c:	1cfb      	adds	r3, r7, #3
 800447e:	1c02      	adds	r2, r0, #0
 8004480:	701a      	strb	r2, [r3, #0]
 8004482:	003b      	movs	r3, r7
 8004484:	1c0a      	adds	r2, r1, #0
 8004486:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004488:	46c0      	nop			@ (mov r8, r8)
 800448a:	46bd      	mov	sp, r7
 800448c:	b002      	add	sp, #8
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004498:	46c0      	nop			@ (mov r8, r8)
 800449a:	46bd      	mov	sp, r7
 800449c:	b002      	add	sp, #8
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b082      	sub	sp, #8
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80044a8:	46c0      	nop			@ (mov r8, r8)
 80044aa:	46bd      	mov	sp, r7
 80044ac:	b002      	add	sp, #8
 80044ae:	bd80      	pop	{r7, pc}

080044b0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80044b8:	46c0      	nop			@ (mov r8, r8)
 80044ba:	46bd      	mov	sp, r7
 80044bc:	b002      	add	sp, #8
 80044be:	bd80      	pop	{r7, pc}

080044c0 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80044c8:	46c0      	nop			@ (mov r8, r8)
 80044ca:	46bd      	mov	sp, r7
 80044cc:	b002      	add	sp, #8
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b086      	sub	sp, #24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	60f8      	str	r0, [r7, #12]
 80044d8:	60b9      	str	r1, [r7, #8]
 80044da:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2240      	movs	r2, #64	@ 0x40
 80044ea:	5c9b      	ldrb	r3, [r3, r2]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d101      	bne.n	80044f4 <I2C_Slave_ISR_IT+0x24>
 80044f0:	2302      	movs	r3, #2
 80044f2:	e0fb      	b.n	80046ec <I2C_Slave_ISR_IT+0x21c>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2240      	movs	r2, #64	@ 0x40
 80044f8:	2101      	movs	r1, #1
 80044fa:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	095b      	lsrs	r3, r3, #5
 8004500:	001a      	movs	r2, r3
 8004502:	2301      	movs	r3, #1
 8004504:	4013      	ands	r3, r2
 8004506:	d00c      	beq.n	8004522 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	095b      	lsrs	r3, r3, #5
 800450c:	001a      	movs	r2, r3
 800450e:	2301      	movs	r3, #1
 8004510:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004512:	d006      	beq.n	8004522 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	0011      	movs	r1, r2
 800451a:	0018      	movs	r0, r3
 800451c:	f000 fe7a 	bl	8005214 <I2C_ITSlaveCplt>
 8004520:	e0df      	b.n	80046e2 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	091b      	lsrs	r3, r3, #4
 8004526:	001a      	movs	r2, r3
 8004528:	2301      	movs	r3, #1
 800452a:	4013      	ands	r3, r2
 800452c:	d054      	beq.n	80045d8 <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	091b      	lsrs	r3, r3, #4
 8004532:	001a      	movs	r2, r3
 8004534:	2301      	movs	r3, #1
 8004536:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004538:	d04e      	beq.n	80045d8 <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453e:	b29b      	uxth	r3, r3
 8004540:	2b00      	cmp	r3, #0
 8004542:	d12d      	bne.n	80045a0 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2241      	movs	r2, #65	@ 0x41
 8004548:	5c9b      	ldrb	r3, [r3, r2]
 800454a:	b2db      	uxtb	r3, r3
 800454c:	2b28      	cmp	r3, #40	@ 0x28
 800454e:	d10b      	bne.n	8004568 <I2C_Slave_ISR_IT+0x98>
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	2380      	movs	r3, #128	@ 0x80
 8004554:	049b      	lsls	r3, r3, #18
 8004556:	429a      	cmp	r2, r3
 8004558:	d106      	bne.n	8004568 <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800455a:	693a      	ldr	r2, [r7, #16]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	0011      	movs	r1, r2
 8004560:	0018      	movs	r0, r3
 8004562:	f000 ffe7 	bl	8005534 <I2C_ITListenCplt>
 8004566:	e036      	b.n	80045d6 <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2241      	movs	r2, #65	@ 0x41
 800456c:	5c9b      	ldrb	r3, [r3, r2]
 800456e:	b2db      	uxtb	r3, r3
 8004570:	2b29      	cmp	r3, #41	@ 0x29
 8004572:	d110      	bne.n	8004596 <I2C_Slave_ISR_IT+0xc6>
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	4a5f      	ldr	r2, [pc, #380]	@ (80046f4 <I2C_Slave_ISR_IT+0x224>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d00c      	beq.n	8004596 <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2210      	movs	r2, #16
 8004582:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	0018      	movs	r0, r3
 8004588:	f001 f959 	bl	800583e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	0018      	movs	r0, r3
 8004590:	f000 fd08 	bl	8004fa4 <I2C_ITSlaveSeqCplt>
 8004594:	e01f      	b.n	80045d6 <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	2210      	movs	r2, #16
 800459c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800459e:	e09d      	b.n	80046dc <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2210      	movs	r2, #16
 80045a6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ac:	2204      	movs	r2, #4
 80045ae:	431a      	orrs	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d005      	beq.n	80045c6 <I2C_Slave_ISR_IT+0xf6>
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	2380      	movs	r3, #128	@ 0x80
 80045be:	045b      	lsls	r3, r3, #17
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d000      	beq.n	80045c6 <I2C_Slave_ISR_IT+0xf6>
 80045c4:	e08a      	b.n	80046dc <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	0011      	movs	r1, r2
 80045ce:	0018      	movs	r0, r3
 80045d0:	f001 f80a 	bl	80055e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80045d4:	e082      	b.n	80046dc <I2C_Slave_ISR_IT+0x20c>
 80045d6:	e081      	b.n	80046dc <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	089b      	lsrs	r3, r3, #2
 80045dc:	001a      	movs	r2, r3
 80045de:	2301      	movs	r3, #1
 80045e0:	4013      	ands	r3, r2
 80045e2:	d031      	beq.n	8004648 <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	089b      	lsrs	r3, r3, #2
 80045e8:	001a      	movs	r2, r3
 80045ea:	2301      	movs	r3, #1
 80045ec:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80045ee:	d02b      	beq.n	8004648 <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d018      	beq.n	800462c <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004604:	b2d2      	uxtb	r2, r2
 8004606:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004616:	3b01      	subs	r3, #1
 8004618:	b29a      	uxth	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004622:	b29b      	uxth	r3, r3
 8004624:	3b01      	subs	r3, #1
 8004626:	b29a      	uxth	r2, r3
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004630:	b29b      	uxth	r3, r3
 8004632:	2b00      	cmp	r3, #0
 8004634:	d154      	bne.n	80046e0 <I2C_Slave_ISR_IT+0x210>
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	4a2e      	ldr	r2, [pc, #184]	@ (80046f4 <I2C_Slave_ISR_IT+0x224>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d050      	beq.n	80046e0 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	0018      	movs	r0, r3
 8004642:	f000 fcaf 	bl	8004fa4 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004646:	e04b      	b.n	80046e0 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	08db      	lsrs	r3, r3, #3
 800464c:	001a      	movs	r2, r3
 800464e:	2301      	movs	r3, #1
 8004650:	4013      	ands	r3, r2
 8004652:	d00c      	beq.n	800466e <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	08db      	lsrs	r3, r3, #3
 8004658:	001a      	movs	r2, r3
 800465a:	2301      	movs	r3, #1
 800465c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800465e:	d006      	beq.n	800466e <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	0011      	movs	r1, r2
 8004666:	0018      	movs	r0, r3
 8004668:	f000 fbb6 	bl	8004dd8 <I2C_ITAddrCplt>
 800466c:	e039      	b.n	80046e2 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	085b      	lsrs	r3, r3, #1
 8004672:	001a      	movs	r2, r3
 8004674:	2301      	movs	r3, #1
 8004676:	4013      	ands	r3, r2
 8004678:	d033      	beq.n	80046e2 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	085b      	lsrs	r3, r3, #1
 800467e:	001a      	movs	r2, r3
 8004680:	2301      	movs	r3, #1
 8004682:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004684:	d02d      	beq.n	80046e2 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800468a:	b29b      	uxth	r3, r3
 800468c:	2b00      	cmp	r3, #0
 800468e:	d018      	beq.n	80046c2 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004694:	781a      	ldrb	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a0:	1c5a      	adds	r2, r3, #1
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b8:	3b01      	subs	r3, #1
 80046ba:	b29a      	uxth	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	851a      	strh	r2, [r3, #40]	@ 0x28
 80046c0:	e00f      	b.n	80046e2 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80046c2:	697a      	ldr	r2, [r7, #20]
 80046c4:	2380      	movs	r3, #128	@ 0x80
 80046c6:	045b      	lsls	r3, r3, #17
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d002      	beq.n	80046d2 <I2C_Slave_ISR_IT+0x202>
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d107      	bne.n	80046e2 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	0018      	movs	r0, r3
 80046d6:	f000 fc65 	bl	8004fa4 <I2C_ITSlaveSeqCplt>
 80046da:	e002      	b.n	80046e2 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 80046dc:	46c0      	nop			@ (mov r8, r8)
 80046de:	e000      	b.n	80046e2 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 80046e0:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	2240      	movs	r2, #64	@ 0x40
 80046e6:	2100      	movs	r1, #0
 80046e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	0018      	movs	r0, r3
 80046ee:	46bd      	mov	sp, r7
 80046f0:	b006      	add	sp, #24
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	ffff0000 	.word	0xffff0000

080046f8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80046f8:	b590      	push	{r4, r7, lr}
 80046fa:	b089      	sub	sp, #36	@ 0x24
 80046fc:	af02      	add	r7, sp, #8
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2240      	movs	r2, #64	@ 0x40
 8004708:	5c9b      	ldrb	r3, [r3, r2]
 800470a:	2b01      	cmp	r3, #1
 800470c:	d101      	bne.n	8004712 <I2C_Master_ISR_DMA+0x1a>
 800470e:	2302      	movs	r3, #2
 8004710:	e105      	b.n	800491e <I2C_Master_ISR_DMA+0x226>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2240      	movs	r2, #64	@ 0x40
 8004716:	2101      	movs	r1, #1
 8004718:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	001a      	movs	r2, r3
 8004720:	2301      	movs	r3, #1
 8004722:	4013      	ands	r3, r2
 8004724:	d019      	beq.n	800475a <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	091b      	lsrs	r3, r3, #4
 800472a:	001a      	movs	r2, r3
 800472c:	2301      	movs	r3, #1
 800472e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004730:	d013      	beq.n	800475a <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2210      	movs	r2, #16
 8004738:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473e:	2204      	movs	r2, #4
 8004740:	431a      	orrs	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2120      	movs	r1, #32
 800474a:	0018      	movs	r0, r3
 800474c:	f001 f96a 	bl	8005a24 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	0018      	movs	r0, r3
 8004754:	f001 f873 	bl	800583e <I2C_Flush_TXDR>
 8004758:	e0dc      	b.n	8004914 <I2C_Master_ISR_DMA+0x21c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	09db      	lsrs	r3, r3, #7
 800475e:	001a      	movs	r2, r3
 8004760:	2301      	movs	r3, #1
 8004762:	4013      	ands	r3, r2
 8004764:	d100      	bne.n	8004768 <I2C_Master_ISR_DMA+0x70>
 8004766:	e08c      	b.n	8004882 <I2C_Master_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	099b      	lsrs	r3, r3, #6
 800476c:	001a      	movs	r2, r3
 800476e:	2301      	movs	r3, #1
 8004770:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004772:	d100      	bne.n	8004776 <I2C_Master_ISR_DMA+0x7e>
 8004774:	e085      	b.n	8004882 <I2C_Master_ISR_DMA+0x18a>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2140      	movs	r1, #64	@ 0x40
 8004782:	438a      	bics	r2, r1
 8004784:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478a:	b29b      	uxth	r3, r3
 800478c:	2b00      	cmp	r3, #0
 800478e:	d063      	beq.n	8004858 <I2C_Master_ISR_DMA+0x160>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	b29a      	uxth	r2, r3
 8004798:	2312      	movs	r3, #18
 800479a:	18fb      	adds	r3, r7, r3
 800479c:	0592      	lsls	r2, r2, #22
 800479e:	0d92      	lsrs	r2, r2, #22
 80047a0:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	2bff      	cmp	r3, #255	@ 0xff
 80047aa:	d914      	bls.n	80047d6 <I2C_Master_ISR_DMA+0xde>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	0c1b      	lsrs	r3, r3, #16
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2201      	movs	r2, #1
 80047b8:	4013      	ands	r3, r2
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d103      	bne.n	80047c8 <I2C_Master_ISR_DMA+0xd0>
        {
          hi2c->XferSize = 1U;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2201      	movs	r2, #1
 80047c4:	851a      	strh	r2, [r3, #40]	@ 0x28
 80047c6:	e002      	b.n	80047ce <I2C_Master_ISR_DMA+0xd6>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	22ff      	movs	r2, #255	@ 0xff
 80047cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 80047ce:	2380      	movs	r3, #128	@ 0x80
 80047d0:	045b      	lsls	r3, r3, #17
 80047d2:	617b      	str	r3, [r7, #20]
 80047d4:	e010      	b.n	80047f8 <I2C_Master_ISR_DMA+0x100>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e4:	4a50      	ldr	r2, [pc, #320]	@ (8004928 <I2C_Master_ISR_DMA+0x230>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d003      	beq.n	80047f2 <I2C_Master_ISR_DMA+0xfa>
        {
          xfermode = hi2c->XferOptions;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	e002      	b.n	80047f8 <I2C_Master_ISR_DMA+0x100>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80047f2:	2380      	movs	r3, #128	@ 0x80
 80047f4:	049b      	lsls	r3, r3, #18
 80047f6:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047fc:	b2da      	uxtb	r2, r3
 80047fe:	697c      	ldr	r4, [r7, #20]
 8004800:	2312      	movs	r3, #18
 8004802:	18fb      	adds	r3, r7, r3
 8004804:	8819      	ldrh	r1, [r3, #0]
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	2300      	movs	r3, #0
 800480a:	9300      	str	r3, [sp, #0]
 800480c:	0023      	movs	r3, r4
 800480e:	f001 f8cf 	bl	80059b0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004816:	b29a      	uxth	r2, r3
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	b29a      	uxth	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2241      	movs	r2, #65	@ 0x41
 8004828:	5c9b      	ldrb	r3, [r3, r2]
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2b22      	cmp	r3, #34	@ 0x22
 800482e:	d109      	bne.n	8004844 <I2C_Master_ISR_DMA+0x14c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	2180      	movs	r1, #128	@ 0x80
 800483c:	0209      	lsls	r1, r1, #8
 800483e:	430a      	orrs	r2, r1
 8004840:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004842:	e067      	b.n	8004914 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2180      	movs	r1, #128	@ 0x80
 8004850:	01c9      	lsls	r1, r1, #7
 8004852:	430a      	orrs	r2, r1
 8004854:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004856:	e05d      	b.n	8004914 <I2C_Master_ISR_DMA+0x21c>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	2380      	movs	r3, #128	@ 0x80
 8004860:	049b      	lsls	r3, r3, #18
 8004862:	401a      	ands	r2, r3
 8004864:	2380      	movs	r3, #128	@ 0x80
 8004866:	049b      	lsls	r3, r3, #18
 8004868:	429a      	cmp	r2, r3
 800486a:	d004      	beq.n	8004876 <I2C_Master_ISR_DMA+0x17e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	0018      	movs	r0, r3
 8004870:	f000 fb56 	bl	8004f20 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8004874:	e04e      	b.n	8004914 <I2C_Master_ISR_DMA+0x21c>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2140      	movs	r1, #64	@ 0x40
 800487a:	0018      	movs	r0, r3
 800487c:	f000 feb4 	bl	80055e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004880:	e048      	b.n	8004914 <I2C_Master_ISR_DMA+0x21c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	099b      	lsrs	r3, r3, #6
 8004886:	001a      	movs	r2, r3
 8004888:	2301      	movs	r3, #1
 800488a:	4013      	ands	r3, r2
 800488c:	d02e      	beq.n	80048ec <I2C_Master_ISR_DMA+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	099b      	lsrs	r3, r3, #6
 8004892:	001a      	movs	r2, r3
 8004894:	2301      	movs	r3, #1
 8004896:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004898:	d028      	beq.n	80048ec <I2C_Master_ISR_DMA+0x1f4>
  {
    if (hi2c->XferCount == 0U)
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800489e:	b29b      	uxth	r3, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d11d      	bne.n	80048e0 <I2C_Master_ISR_DMA+0x1e8>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	685a      	ldr	r2, [r3, #4]
 80048aa:	2380      	movs	r3, #128	@ 0x80
 80048ac:	049b      	lsls	r3, r3, #18
 80048ae:	401a      	ands	r2, r3
 80048b0:	2380      	movs	r3, #128	@ 0x80
 80048b2:	049b      	lsls	r3, r3, #18
 80048b4:	429a      	cmp	r2, r3
 80048b6:	d02c      	beq.n	8004912 <I2C_Master_ISR_DMA+0x21a>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048bc:	4a1a      	ldr	r2, [pc, #104]	@ (8004928 <I2C_Master_ISR_DMA+0x230>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d109      	bne.n	80048d6 <I2C_Master_ISR_DMA+0x1de>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2180      	movs	r1, #128	@ 0x80
 80048ce:	01c9      	lsls	r1, r1, #7
 80048d0:	430a      	orrs	r2, r1
 80048d2:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80048d4:	e01d      	b.n	8004912 <I2C_Master_ISR_DMA+0x21a>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	0018      	movs	r0, r3
 80048da:	f000 fb21 	bl	8004f20 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80048de:	e018      	b.n	8004912 <I2C_Master_ISR_DMA+0x21a>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2140      	movs	r1, #64	@ 0x40
 80048e4:	0018      	movs	r0, r3
 80048e6:	f000 fe7f 	bl	80055e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80048ea:	e012      	b.n	8004912 <I2C_Master_ISR_DMA+0x21a>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	095b      	lsrs	r3, r3, #5
 80048f0:	001a      	movs	r2, r3
 80048f2:	2301      	movs	r3, #1
 80048f4:	4013      	ands	r3, r2
 80048f6:	d00d      	beq.n	8004914 <I2C_Master_ISR_DMA+0x21c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	001a      	movs	r2, r3
 80048fe:	2301      	movs	r3, #1
 8004900:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004902:	d007      	beq.n	8004914 <I2C_Master_ISR_DMA+0x21c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	0011      	movs	r1, r2
 800490a:	0018      	movs	r0, r3
 800490c:	f000 fbb0 	bl	8005070 <I2C_ITMasterCplt>
 8004910:	e000      	b.n	8004914 <I2C_Master_ISR_DMA+0x21c>
    if (hi2c->XferCount == 0U)
 8004912:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2240      	movs	r2, #64	@ 0x40
 8004918:	2100      	movs	r1, #0
 800491a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	0018      	movs	r0, r3
 8004920:	46bd      	mov	sp, r7
 8004922:	b007      	add	sp, #28
 8004924:	bd90      	pop	{r4, r7, pc}
 8004926:	46c0      	nop			@ (mov r8, r8)
 8004928:	ffff0000 	.word	0xffff0000

0800492c <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800492c:	b590      	push	{r4, r7, lr}
 800492e:	b089      	sub	sp, #36	@ 0x24
 8004930:	af02      	add	r7, sp, #8
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8004938:	4ba9      	ldr	r3, [pc, #676]	@ (8004be0 <I2C_Mem_ISR_DMA+0x2b4>)
 800493a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2240      	movs	r2, #64	@ 0x40
 8004940:	5c9b      	ldrb	r3, [r3, r2]
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <I2C_Mem_ISR_DMA+0x1e>
 8004946:	2302      	movs	r3, #2
 8004948:	e146      	b.n	8004bd8 <I2C_Mem_ISR_DMA+0x2ac>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2240      	movs	r2, #64	@ 0x40
 800494e:	2101      	movs	r1, #1
 8004950:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	091b      	lsrs	r3, r3, #4
 8004956:	001a      	movs	r2, r3
 8004958:	2301      	movs	r3, #1
 800495a:	4013      	ands	r3, r2
 800495c:	d019      	beq.n	8004992 <I2C_Mem_ISR_DMA+0x66>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	091b      	lsrs	r3, r3, #4
 8004962:	001a      	movs	r2, r3
 8004964:	2301      	movs	r3, #1
 8004966:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004968:	d013      	beq.n	8004992 <I2C_Mem_ISR_DMA+0x66>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2210      	movs	r2, #16
 8004970:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004976:	2204      	movs	r2, #4
 8004978:	431a      	orrs	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2120      	movs	r1, #32
 8004982:	0018      	movs	r0, r3
 8004984:	f001 f84e 	bl	8005a24 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	0018      	movs	r0, r3
 800498c:	f000 ff57 	bl	800583e <I2C_Flush_TXDR>
 8004990:	e11d      	b.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	085b      	lsrs	r3, r3, #1
 8004996:	001a      	movs	r2, r3
 8004998:	2301      	movs	r3, #1
 800499a:	4013      	ands	r3, r2
 800499c:	d00f      	beq.n	80049be <I2C_Mem_ISR_DMA+0x92>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	085b      	lsrs	r3, r3, #1
 80049a2:	001a      	movs	r2, r3
 80049a4:	2301      	movs	r3, #1
 80049a6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80049a8:	d009      	beq.n	80049be <I2C_Mem_ISR_DMA+0x92>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80049b2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2201      	movs	r2, #1
 80049b8:	4252      	negs	r2, r2
 80049ba:	651a      	str	r2, [r3, #80]	@ 0x50
 80049bc:	e107      	b.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	09db      	lsrs	r3, r3, #7
 80049c2:	001a      	movs	r2, r3
 80049c4:	2301      	movs	r3, #1
 80049c6:	4013      	ands	r3, r2
 80049c8:	d100      	bne.n	80049cc <I2C_Mem_ISR_DMA+0xa0>
 80049ca:	e074      	b.n	8004ab6 <I2C_Mem_ISR_DMA+0x18a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	099b      	lsrs	r3, r3, #6
 80049d0:	001a      	movs	r2, r3
 80049d2:	2301      	movs	r3, #1
 80049d4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80049d6:	d100      	bne.n	80049da <I2C_Mem_ISR_DMA+0xae>
 80049d8:	e06d      	b.n	8004ab6 <I2C_Mem_ISR_DMA+0x18a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	2101      	movs	r1, #1
 80049de:	0018      	movs	r0, r3
 80049e0:	f001 f8aa 	bl	8005b38 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2110      	movs	r1, #16
 80049e8:	0018      	movs	r0, r3
 80049ea:	f001 f81b 	bl	8005a24 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d058      	beq.n	8004aaa <I2C_Mem_ISR_DMA+0x17e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049fc:	b29b      	uxth	r3, r3
 80049fe:	2bff      	cmp	r3, #255	@ 0xff
 8004a00:	d91e      	bls.n	8004a40 <I2C_Mem_ISR_DMA+0x114>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	0c1b      	lsrs	r3, r3, #16
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	4013      	ands	r3, r2
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d103      	bne.n	8004a1e <I2C_Mem_ISR_DMA+0xf2>
        {
          hi2c->XferSize = 1U;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a1c:	e002      	b.n	8004a24 <I2C_Mem_ISR_DMA+0xf8>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	22ff      	movs	r2, #255	@ 0xff
 8004a22:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a28:	b299      	uxth	r1, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a2e:	b2da      	uxtb	r2, r3
 8004a30:	2380      	movs	r3, #128	@ 0x80
 8004a32:	045b      	lsls	r3, r3, #17
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	2400      	movs	r4, #0
 8004a38:	9400      	str	r4, [sp, #0]
 8004a3a:	f000 ffb9 	bl	80059b0 <I2C_TransferConfig>
 8004a3e:	e011      	b.n	8004a64 <I2C_Mem_ISR_DMA+0x138>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a4e:	b299      	uxth	r1, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	2380      	movs	r3, #128	@ 0x80
 8004a58:	049b      	lsls	r3, r3, #18
 8004a5a:	68f8      	ldr	r0, [r7, #12]
 8004a5c:	2400      	movs	r4, #0
 8004a5e:	9400      	str	r4, [sp, #0]
 8004a60:	f000 ffa6 	bl	80059b0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a68:	b29a      	uxth	r2, r3
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2241      	movs	r2, #65	@ 0x41
 8004a7a:	5c9b      	ldrb	r3, [r3, r2]
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b22      	cmp	r3, #34	@ 0x22
 8004a80:	d109      	bne.n	8004a96 <I2C_Mem_ISR_DMA+0x16a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2180      	movs	r1, #128	@ 0x80
 8004a8e:	0209      	lsls	r1, r1, #8
 8004a90:	430a      	orrs	r2, r1
 8004a92:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004a94:	e09b      	b.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2180      	movs	r1, #128	@ 0x80
 8004aa2:	01c9      	lsls	r1, r1, #7
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004aa8:	e091      	b.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2140      	movs	r1, #64	@ 0x40
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f000 fd9a 	bl	80055e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004ab4:	e08b      	b.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	099b      	lsrs	r3, r3, #6
 8004aba:	001a      	movs	r2, r3
 8004abc:	2301      	movs	r3, #1
 8004abe:	4013      	ands	r3, r2
 8004ac0:	d100      	bne.n	8004ac4 <I2C_Mem_ISR_DMA+0x198>
 8004ac2:	e072      	b.n	8004baa <I2C_Mem_ISR_DMA+0x27e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	099b      	lsrs	r3, r3, #6
 8004ac8:	001a      	movs	r2, r3
 8004aca:	2301      	movs	r3, #1
 8004acc:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004ace:	d06c      	beq.n	8004baa <I2C_Mem_ISR_DMA+0x27e>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	0018      	movs	r0, r3
 8004ad6:	f001 f82f 	bl	8005b38 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2110      	movs	r1, #16
 8004ade:	0018      	movs	r0, r3
 8004ae0:	f000 ffa0 	bl	8005a24 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2241      	movs	r2, #65	@ 0x41
 8004ae8:	5c9b      	ldrb	r3, [r3, r2]
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	2b22      	cmp	r3, #34	@ 0x22
 8004aee:	d101      	bne.n	8004af4 <I2C_Mem_ISR_DMA+0x1c8>
    {
      direction = I2C_GENERATE_START_READ;
 8004af0:	4b3c      	ldr	r3, [pc, #240]	@ (8004be4 <I2C_Mem_ISR_DMA+0x2b8>)
 8004af2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	2bff      	cmp	r3, #255	@ 0xff
 8004afc:	d91f      	bls.n	8004b3e <I2C_Mem_ISR_DMA+0x212>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	699b      	ldr	r3, [r3, #24]
 8004b04:	0c1b      	lsrs	r3, r3, #16
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2201      	movs	r2, #1
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d103      	bne.n	8004b1a <I2C_Mem_ISR_DMA+0x1ee>
      {
        hi2c->XferSize = 1U;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2201      	movs	r2, #1
 8004b16:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004b18:	e002      	b.n	8004b20 <I2C_Mem_ISR_DMA+0x1f4>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	22ff      	movs	r2, #255	@ 0xff
 8004b1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b24:	b299      	uxth	r1, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b2a:	b2da      	uxtb	r2, r3
 8004b2c:	2380      	movs	r3, #128	@ 0x80
 8004b2e:	045c      	lsls	r4, r3, #17
 8004b30:	68f8      	ldr	r0, [r7, #12]
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	9300      	str	r3, [sp, #0]
 8004b36:	0023      	movs	r3, r4
 8004b38:	f000 ff3a 	bl	80059b0 <I2C_TransferConfig>
 8004b3c:	e012      	b.n	8004b64 <I2C_Mem_ISR_DMA+0x238>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b4c:	b299      	uxth	r1, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	2380      	movs	r3, #128	@ 0x80
 8004b56:	049c      	lsls	r4, r3, #18
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	9300      	str	r3, [sp, #0]
 8004b5e:	0023      	movs	r3, r4
 8004b60:	f000 ff26 	bl	80059b0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b68:	b29a      	uxth	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	2241      	movs	r2, #65	@ 0x41
 8004b7a:	5c9b      	ldrb	r3, [r3, r2]
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b22      	cmp	r3, #34	@ 0x22
 8004b80:	d109      	bne.n	8004b96 <I2C_Mem_ISR_DMA+0x26a>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2180      	movs	r1, #128	@ 0x80
 8004b8e:	0209      	lsls	r1, r1, #8
 8004b90:	430a      	orrs	r2, r1
 8004b92:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b94:	e01b      	b.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	2180      	movs	r1, #128	@ 0x80
 8004ba2:	01c9      	lsls	r1, r1, #7
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ba8:	e011      	b.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	095b      	lsrs	r3, r3, #5
 8004bae:	001a      	movs	r2, r3
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	d00b      	beq.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	095b      	lsrs	r3, r3, #5
 8004bba:	001a      	movs	r2, r3
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004bc0:	d005      	beq.n	8004bce <I2C_Mem_ISR_DMA+0x2a2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	0011      	movs	r1, r2
 8004bc8:	0018      	movs	r0, r3
 8004bca:	f000 fa51 	bl	8005070 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2240      	movs	r2, #64	@ 0x40
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	0018      	movs	r0, r3
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	b007      	add	sp, #28
 8004bde:	bd90      	pop	{r4, r7, pc}
 8004be0:	80002000 	.word	0x80002000
 8004be4:	80002400 	.word	0x80002400

08004be8 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b088      	sub	sp, #32
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	2240      	movs	r2, #64	@ 0x40
 8004c02:	5c9b      	ldrb	r3, [r3, r2]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d101      	bne.n	8004c0c <I2C_Slave_ISR_DMA+0x24>
 8004c08:	2302      	movs	r3, #2
 8004c0a:	e0de      	b.n	8004dca <I2C_Slave_ISR_DMA+0x1e2>
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2240      	movs	r2, #64	@ 0x40
 8004c10:	2101      	movs	r1, #1
 8004c12:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	095b      	lsrs	r3, r3, #5
 8004c18:	001a      	movs	r2, r3
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	d00c      	beq.n	8004c3a <I2C_Slave_ISR_DMA+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	095b      	lsrs	r3, r3, #5
 8004c24:	001a      	movs	r2, r3
 8004c26:	2301      	movs	r3, #1
 8004c28:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004c2a:	d006      	beq.n	8004c3a <I2C_Slave_ISR_DMA+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004c2c:	68ba      	ldr	r2, [r7, #8]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	0011      	movs	r1, r2
 8004c32:	0018      	movs	r0, r3
 8004c34:	f000 faee 	bl	8005214 <I2C_ITSlaveCplt>
 8004c38:	e0c2      	b.n	8004dc0 <I2C_Slave_ISR_DMA+0x1d8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	001a      	movs	r2, r3
 8004c40:	2301      	movs	r3, #1
 8004c42:	4013      	ands	r3, r2
 8004c44:	d100      	bne.n	8004c48 <I2C_Slave_ISR_DMA+0x60>
 8004c46:	e0a9      	b.n	8004d9c <I2C_Slave_ISR_DMA+0x1b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	091b      	lsrs	r3, r3, #4
 8004c4c:	001a      	movs	r2, r3
 8004c4e:	2301      	movs	r3, #1
 8004c50:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004c52:	d100      	bne.n	8004c56 <I2C_Slave_ISR_DMA+0x6e>
 8004c54:	e0a2      	b.n	8004d9c <I2C_Slave_ISR_DMA+0x1b4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	0b9b      	lsrs	r3, r3, #14
 8004c5a:	001a      	movs	r2, r3
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	4013      	ands	r3, r2
 8004c60:	d106      	bne.n	8004c70 <I2C_Slave_ISR_DMA+0x88>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	0bdb      	lsrs	r3, r3, #15
 8004c66:	001a      	movs	r2, r3
 8004c68:	2301      	movs	r3, #1
 8004c6a:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004c6c:	d100      	bne.n	8004c70 <I2C_Slave_ISR_DMA+0x88>
 8004c6e:	e08e      	b.n	8004d8e <I2C_Slave_ISR_DMA+0x1a6>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00d      	beq.n	8004c94 <I2C_Slave_ISR_DMA+0xac>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	0bdb      	lsrs	r3, r3, #15
 8004c7c:	001a      	movs	r2, r3
 8004c7e:	2301      	movs	r3, #1
 8004c80:	4013      	ands	r3, r2
 8004c82:	d007      	beq.n	8004c94 <I2C_Slave_ISR_DMA+0xac>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d101      	bne.n	8004c94 <I2C_Slave_ISR_DMA+0xac>
          {
            treatdmanack = 1U;
 8004c90:	2301      	movs	r3, #1
 8004c92:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d00d      	beq.n	8004cb8 <I2C_Slave_ISR_DMA+0xd0>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	0b9b      	lsrs	r3, r3, #14
 8004ca0:	001a      	movs	r2, r3
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	d007      	beq.n	8004cb8 <I2C_Slave_ISR_DMA+0xd0>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d101      	bne.n	8004cb8 <I2C_Slave_ISR_DMA+0xd0>
          {
            treatdmanack = 1U;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004cb8:	69fb      	ldr	r3, [r7, #28]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d12d      	bne.n	8004d1a <I2C_Slave_ISR_DMA+0x132>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2241      	movs	r2, #65	@ 0x41
 8004cc2:	5c9b      	ldrb	r3, [r3, r2]
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b28      	cmp	r3, #40	@ 0x28
 8004cc8:	d10b      	bne.n	8004ce2 <I2C_Slave_ISR_DMA+0xfa>
 8004cca:	69ba      	ldr	r2, [r7, #24]
 8004ccc:	2380      	movs	r3, #128	@ 0x80
 8004cce:	049b      	lsls	r3, r3, #18
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d106      	bne.n	8004ce2 <I2C_Slave_ISR_DMA+0xfa>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004cd4:	68ba      	ldr	r2, [r7, #8]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	0011      	movs	r1, r2
 8004cda:	0018      	movs	r0, r3
 8004cdc:	f000 fc2a 	bl	8005534 <I2C_ITListenCplt>
 8004ce0:	e054      	b.n	8004d8c <I2C_Slave_ISR_DMA+0x1a4>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2241      	movs	r2, #65	@ 0x41
 8004ce6:	5c9b      	ldrb	r3, [r3, r2]
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	2b29      	cmp	r3, #41	@ 0x29
 8004cec:	d110      	bne.n	8004d10 <I2C_Slave_ISR_DMA+0x128>
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	4a38      	ldr	r2, [pc, #224]	@ (8004dd4 <I2C_Slave_ISR_DMA+0x1ec>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d00c      	beq.n	8004d10 <I2C_Slave_ISR_DMA+0x128>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2210      	movs	r2, #16
 8004cfc:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	0018      	movs	r0, r3
 8004d02:	f000 fd9c 	bl	800583e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	0018      	movs	r0, r3
 8004d0a:	f000 f94b 	bl	8004fa4 <I2C_ITSlaveSeqCplt>
 8004d0e:	e03d      	b.n	8004d8c <I2C_Slave_ISR_DMA+0x1a4>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2210      	movs	r2, #16
 8004d16:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8004d18:	e03e      	b.n	8004d98 <I2C_Slave_ISR_DMA+0x1b0>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2210      	movs	r2, #16
 8004d20:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d26:	2204      	movs	r2, #4
 8004d28:	431a      	orrs	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004d2e:	2317      	movs	r3, #23
 8004d30:	18fb      	adds	r3, r7, r3
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	2141      	movs	r1, #65	@ 0x41
 8004d36:	5c52      	ldrb	r2, [r2, r1]
 8004d38:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d004      	beq.n	8004d4a <I2C_Slave_ISR_DMA+0x162>
 8004d40:	69ba      	ldr	r2, [r7, #24]
 8004d42:	2380      	movs	r3, #128	@ 0x80
 8004d44:	045b      	lsls	r3, r3, #17
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d126      	bne.n	8004d98 <I2C_Slave_ISR_DMA+0x1b0>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004d4a:	2217      	movs	r2, #23
 8004d4c:	18bb      	adds	r3, r7, r2
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	2b21      	cmp	r3, #33	@ 0x21
 8004d52:	d003      	beq.n	8004d5c <I2C_Slave_ISR_DMA+0x174>
 8004d54:	18bb      	adds	r3, r7, r2
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	2b29      	cmp	r3, #41	@ 0x29
 8004d5a:	d103      	bne.n	8004d64 <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2221      	movs	r2, #33	@ 0x21
 8004d60:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d62:	e00b      	b.n	8004d7c <I2C_Slave_ISR_DMA+0x194>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004d64:	2217      	movs	r2, #23
 8004d66:	18bb      	adds	r3, r7, r2
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	2b22      	cmp	r3, #34	@ 0x22
 8004d6c:	d003      	beq.n	8004d76 <I2C_Slave_ISR_DMA+0x18e>
 8004d6e:	18bb      	adds	r3, r7, r2
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d74:	d102      	bne.n	8004d7c <I2C_Slave_ISR_DMA+0x194>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2222      	movs	r2, #34	@ 0x22
 8004d7a:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	0011      	movs	r1, r2
 8004d84:	0018      	movs	r0, r3
 8004d86:	f000 fc2f 	bl	80055e8 <I2C_ITError>
      if (treatdmanack == 1U)
 8004d8a:	e005      	b.n	8004d98 <I2C_Slave_ISR_DMA+0x1b0>
 8004d8c:	e004      	b.n	8004d98 <I2C_Slave_ISR_DMA+0x1b0>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2210      	movs	r2, #16
 8004d94:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004d96:	e013      	b.n	8004dc0 <I2C_Slave_ISR_DMA+0x1d8>
      if (treatdmanack == 1U)
 8004d98:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004d9a:	e011      	b.n	8004dc0 <I2C_Slave_ISR_DMA+0x1d8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	08db      	lsrs	r3, r3, #3
 8004da0:	001a      	movs	r2, r3
 8004da2:	2301      	movs	r3, #1
 8004da4:	4013      	ands	r3, r2
 8004da6:	d00b      	beq.n	8004dc0 <I2C_Slave_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	08db      	lsrs	r3, r3, #3
 8004dac:	001a      	movs	r2, r3
 8004dae:	2301      	movs	r3, #1
 8004db0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004db2:	d005      	beq.n	8004dc0 <I2C_Slave_ISR_DMA+0x1d8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	0011      	movs	r1, r2
 8004dba:	0018      	movs	r0, r3
 8004dbc:	f000 f80c 	bl	8004dd8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2240      	movs	r2, #64	@ 0x40
 8004dc4:	2100      	movs	r1, #0
 8004dc6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	0018      	movs	r0, r3
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	b008      	add	sp, #32
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	46c0      	nop			@ (mov r8, r8)
 8004dd4:	ffff0000 	.word	0xffff0000

08004dd8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004dd8:	b5b0      	push	{r4, r5, r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2241      	movs	r2, #65	@ 0x41
 8004de6:	5c9b      	ldrb	r3, [r3, r2]
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	001a      	movs	r2, r3
 8004dec:	2328      	movs	r3, #40	@ 0x28
 8004dee:	4013      	ands	r3, r2
 8004df0:	2b28      	cmp	r3, #40	@ 0x28
 8004df2:	d000      	beq.n	8004df6 <I2C_ITAddrCplt+0x1e>
 8004df4:	e088      	b.n	8004f08 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	0c1b      	lsrs	r3, r3, #16
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	250f      	movs	r5, #15
 8004e02:	197b      	adds	r3, r7, r5
 8004e04:	2101      	movs	r1, #1
 8004e06:	400a      	ands	r2, r1
 8004e08:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	0c1b      	lsrs	r3, r3, #16
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	200c      	movs	r0, #12
 8004e16:	183b      	adds	r3, r7, r0
 8004e18:	21fe      	movs	r1, #254	@ 0xfe
 8004e1a:	400a      	ands	r2, r1
 8004e1c:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	240a      	movs	r4, #10
 8004e28:	193b      	adds	r3, r7, r4
 8004e2a:	0592      	lsls	r2, r2, #22
 8004e2c:	0d92      	lsrs	r2, r2, #22
 8004e2e:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	b29a      	uxth	r2, r3
 8004e38:	2308      	movs	r3, #8
 8004e3a:	18fb      	adds	r3, r7, r3
 8004e3c:	21fe      	movs	r1, #254	@ 0xfe
 8004e3e:	400a      	ands	r2, r1
 8004e40:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68db      	ldr	r3, [r3, #12]
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d148      	bne.n	8004edc <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004e4a:	0021      	movs	r1, r4
 8004e4c:	187b      	adds	r3, r7, r1
 8004e4e:	881b      	ldrh	r3, [r3, #0]
 8004e50:	09db      	lsrs	r3, r3, #7
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	183b      	adds	r3, r7, r0
 8004e56:	881b      	ldrh	r3, [r3, #0]
 8004e58:	4053      	eors	r3, r2
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	001a      	movs	r2, r3
 8004e5e:	2306      	movs	r3, #6
 8004e60:	4013      	ands	r3, r2
 8004e62:	d120      	bne.n	8004ea6 <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8004e64:	183b      	adds	r3, r7, r0
 8004e66:	187a      	adds	r2, r7, r1
 8004e68:	8812      	ldrh	r2, [r2, #0]
 8004e6a:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e7a:	2b02      	cmp	r3, #2
 8004e7c:	d14c      	bne.n	8004f18 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2208      	movs	r2, #8
 8004e8a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2240      	movs	r2, #64	@ 0x40
 8004e90:	2100      	movs	r1, #0
 8004e92:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004e94:	183b      	adds	r3, r7, r0
 8004e96:	881a      	ldrh	r2, [r3, #0]
 8004e98:	197b      	adds	r3, r7, r5
 8004e9a:	7819      	ldrb	r1, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f7ff fae6 	bl	8004470 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004ea4:	e038      	b.n	8004f18 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8004ea6:	240c      	movs	r4, #12
 8004ea8:	193b      	adds	r3, r7, r4
 8004eaa:	2208      	movs	r2, #8
 8004eac:	18ba      	adds	r2, r7, r2
 8004eae:	8812      	ldrh	r2, [r2, #0]
 8004eb0:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004eb2:	2380      	movs	r3, #128	@ 0x80
 8004eb4:	021a      	lsls	r2, r3, #8
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	0011      	movs	r1, r2
 8004eba:	0018      	movs	r0, r3
 8004ebc:	f000 fe3c 	bl	8005b38 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2240      	movs	r2, #64	@ 0x40
 8004ec4:	2100      	movs	r1, #0
 8004ec6:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ec8:	193b      	adds	r3, r7, r4
 8004eca:	881a      	ldrh	r2, [r3, #0]
 8004ecc:	230f      	movs	r3, #15
 8004ece:	18fb      	adds	r3, r7, r3
 8004ed0:	7819      	ldrb	r1, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	0018      	movs	r0, r3
 8004ed6:	f7ff facb 	bl	8004470 <HAL_I2C_AddrCallback>
}
 8004eda:	e01d      	b.n	8004f18 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004edc:	2380      	movs	r3, #128	@ 0x80
 8004ede:	021a      	lsls	r2, r3, #8
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	0011      	movs	r1, r2
 8004ee4:	0018      	movs	r0, r3
 8004ee6:	f000 fe27 	bl	8005b38 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2240      	movs	r2, #64	@ 0x40
 8004eee:	2100      	movs	r1, #0
 8004ef0:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004ef2:	230c      	movs	r3, #12
 8004ef4:	18fb      	adds	r3, r7, r3
 8004ef6:	881a      	ldrh	r2, [r3, #0]
 8004ef8:	230f      	movs	r3, #15
 8004efa:	18fb      	adds	r3, r7, r3
 8004efc:	7819      	ldrb	r1, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	0018      	movs	r0, r3
 8004f02:	f7ff fab5 	bl	8004470 <HAL_I2C_AddrCallback>
}
 8004f06:	e007      	b.n	8004f18 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2208      	movs	r2, #8
 8004f0e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2240      	movs	r2, #64	@ 0x40
 8004f14:	2100      	movs	r1, #0
 8004f16:	5499      	strb	r1, [r3, r2]
}
 8004f18:	46c0      	nop			@ (mov r8, r8)
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	b004      	add	sp, #16
 8004f1e:	bdb0      	pop	{r4, r5, r7, pc}

08004f20 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2242      	movs	r2, #66	@ 0x42
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2241      	movs	r2, #65	@ 0x41
 8004f34:	5c9b      	ldrb	r3, [r3, r2]
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b21      	cmp	r3, #33	@ 0x21
 8004f3a:	d117      	bne.n	8004f6c <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2241      	movs	r2, #65	@ 0x41
 8004f40:	2120      	movs	r1, #32
 8004f42:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2211      	movs	r2, #17
 8004f48:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2101      	movs	r1, #1
 8004f54:	0018      	movs	r0, r3
 8004f56:	f000 fdef 	bl	8005b38 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2240      	movs	r2, #64	@ 0x40
 8004f5e:	2100      	movs	r1, #0
 8004f60:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	0018      	movs	r0, r3
 8004f66:	f7ff fa63 	bl	8004430 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f6a:	e016      	b.n	8004f9a <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2241      	movs	r2, #65	@ 0x41
 8004f70:	2120      	movs	r1, #32
 8004f72:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2212      	movs	r2, #18
 8004f78:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2102      	movs	r1, #2
 8004f84:	0018      	movs	r0, r3
 8004f86:	f000 fdd7 	bl	8005b38 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2240      	movs	r2, #64	@ 0x40
 8004f8e:	2100      	movs	r1, #0
 8004f90:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	0018      	movs	r0, r3
 8004f96:	f7ff fa53 	bl	8004440 <HAL_I2C_MasterRxCpltCallback>
}
 8004f9a:	46c0      	nop			@ (mov r8, r8)
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	b002      	add	sp, #8
 8004fa0:	bd80      	pop	{r7, pc}
	...

08004fa4 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2242      	movs	r2, #66	@ 0x42
 8004fb8:	2100      	movs	r1, #0
 8004fba:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	0b9b      	lsrs	r3, r3, #14
 8004fc0:	001a      	movs	r2, r3
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	4013      	ands	r3, r2
 8004fc6:	d008      	beq.n	8004fda <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4925      	ldr	r1, [pc, #148]	@ (8005068 <I2C_ITSlaveSeqCplt+0xc4>)
 8004fd4:	400a      	ands	r2, r1
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	e00d      	b.n	8004ff6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	0bdb      	lsrs	r3, r3, #15
 8004fde:	001a      	movs	r2, r3
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d007      	beq.n	8004ff6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	491e      	ldr	r1, [pc, #120]	@ (800506c <I2C_ITSlaveSeqCplt+0xc8>)
 8004ff2:	400a      	ands	r2, r1
 8004ff4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2241      	movs	r2, #65	@ 0x41
 8004ffa:	5c9b      	ldrb	r3, [r3, r2]
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b29      	cmp	r3, #41	@ 0x29
 8005000:	d114      	bne.n	800502c <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2241      	movs	r2, #65	@ 0x41
 8005006:	2128      	movs	r1, #40	@ 0x28
 8005008:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2221      	movs	r2, #33	@ 0x21
 800500e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2101      	movs	r1, #1
 8005014:	0018      	movs	r0, r3
 8005016:	f000 fd8f 	bl	8005b38 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2240      	movs	r2, #64	@ 0x40
 800501e:	2100      	movs	r1, #0
 8005020:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	0018      	movs	r0, r3
 8005026:	f7ff fa13 	bl	8004450 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800502a:	e019      	b.n	8005060 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2241      	movs	r2, #65	@ 0x41
 8005030:	5c9b      	ldrb	r3, [r3, r2]
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b2a      	cmp	r3, #42	@ 0x2a
 8005036:	d113      	bne.n	8005060 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2241      	movs	r2, #65	@ 0x41
 800503c:	2128      	movs	r1, #40	@ 0x28
 800503e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2222      	movs	r2, #34	@ 0x22
 8005044:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2102      	movs	r1, #2
 800504a:	0018      	movs	r0, r3
 800504c:	f000 fd74 	bl	8005b38 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2240      	movs	r2, #64	@ 0x40
 8005054:	2100      	movs	r1, #0
 8005056:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	0018      	movs	r0, r3
 800505c:	f7ff fa00 	bl	8004460 <HAL_I2C_SlaveRxCpltCallback>
}
 8005060:	46c0      	nop			@ (mov r8, r8)
 8005062:	46bd      	mov	sp, r7
 8005064:	b004      	add	sp, #16
 8005066:	bd80      	pop	{r7, pc}
 8005068:	ffffbfff 	.word	0xffffbfff
 800506c:	ffff7fff 	.word	0xffff7fff

08005070 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b086      	sub	sp, #24
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	2220      	movs	r2, #32
 8005084:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2241      	movs	r2, #65	@ 0x41
 800508a:	5c9b      	ldrb	r3, [r3, r2]
 800508c:	b2db      	uxtb	r3, r3
 800508e:	2b21      	cmp	r3, #33	@ 0x21
 8005090:	d108      	bne.n	80050a4 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2101      	movs	r1, #1
 8005096:	0018      	movs	r0, r3
 8005098:	f000 fd4e 	bl	8005b38 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2211      	movs	r2, #17
 80050a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80050a2:	e00d      	b.n	80050c0 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2241      	movs	r2, #65	@ 0x41
 80050a8:	5c9b      	ldrb	r3, [r3, r2]
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b22      	cmp	r3, #34	@ 0x22
 80050ae:	d107      	bne.n	80050c0 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2102      	movs	r1, #2
 80050b4:	0018      	movs	r0, r3
 80050b6:	f000 fd3f 	bl	8005b38 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2212      	movs	r2, #18
 80050be:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4950      	ldr	r1, [pc, #320]	@ (800520c <I2C_ITMasterCplt+0x19c>)
 80050cc:	400a      	ands	r2, r1
 80050ce:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a4d      	ldr	r2, [pc, #308]	@ (8005210 <I2C_ITMasterCplt+0x1a0>)
 80050da:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	091b      	lsrs	r3, r3, #4
 80050e0:	001a      	movs	r2, r3
 80050e2:	2301      	movs	r3, #1
 80050e4:	4013      	ands	r3, r2
 80050e6:	d009      	beq.n	80050fc <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	2210      	movs	r2, #16
 80050ee:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050f4:	2204      	movs	r2, #4
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2241      	movs	r2, #65	@ 0x41
 8005100:	5c9b      	ldrb	r3, [r3, r2]
 8005102:	b2db      	uxtb	r3, r3
 8005104:	2b60      	cmp	r3, #96	@ 0x60
 8005106:	d10b      	bne.n	8005120 <I2C_ITMasterCplt+0xb0>
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	089b      	lsrs	r3, r3, #2
 800510c:	001a      	movs	r2, r3
 800510e:	2301      	movs	r3, #1
 8005110:	4013      	ands	r3, r2
 8005112:	d005      	beq.n	8005120 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511a:	b2db      	uxtb	r3, r3
 800511c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800511e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	0018      	movs	r0, r3
 8005124:	f000 fb8b 	bl	800583e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800512c:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2241      	movs	r2, #65	@ 0x41
 8005132:	5c9b      	ldrb	r3, [r3, r2]
 8005134:	b2db      	uxtb	r3, r3
 8005136:	2b60      	cmp	r3, #96	@ 0x60
 8005138:	d002      	beq.n	8005140 <I2C_ITMasterCplt+0xd0>
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d007      	beq.n	8005150 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	0011      	movs	r1, r2
 8005148:	0018      	movs	r0, r3
 800514a:	f000 fa4d 	bl	80055e8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800514e:	e058      	b.n	8005202 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2241      	movs	r2, #65	@ 0x41
 8005154:	5c9b      	ldrb	r3, [r3, r2]
 8005156:	b2db      	uxtb	r3, r3
 8005158:	2b21      	cmp	r3, #33	@ 0x21
 800515a:	d126      	bne.n	80051aa <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2241      	movs	r2, #65	@ 0x41
 8005160:	2120      	movs	r1, #32
 8005162:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2200      	movs	r2, #0
 8005168:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2242      	movs	r2, #66	@ 0x42
 800516e:	5c9b      	ldrb	r3, [r3, r2]
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b40      	cmp	r3, #64	@ 0x40
 8005174:	d10c      	bne.n	8005190 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2242      	movs	r2, #66	@ 0x42
 800517a:	2100      	movs	r1, #0
 800517c:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2240      	movs	r2, #64	@ 0x40
 8005182:	2100      	movs	r1, #0
 8005184:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	0018      	movs	r0, r3
 800518a:	f7ff f989 	bl	80044a0 <HAL_I2C_MemTxCpltCallback>
}
 800518e:	e038      	b.n	8005202 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2242      	movs	r2, #66	@ 0x42
 8005194:	2100      	movs	r1, #0
 8005196:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2240      	movs	r2, #64	@ 0x40
 800519c:	2100      	movs	r1, #0
 800519e:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	0018      	movs	r0, r3
 80051a4:	f7ff f944 	bl	8004430 <HAL_I2C_MasterTxCpltCallback>
}
 80051a8:	e02b      	b.n	8005202 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2241      	movs	r2, #65	@ 0x41
 80051ae:	5c9b      	ldrb	r3, [r3, r2]
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b22      	cmp	r3, #34	@ 0x22
 80051b4:	d125      	bne.n	8005202 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2241      	movs	r2, #65	@ 0x41
 80051ba:	2120      	movs	r1, #32
 80051bc:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2242      	movs	r2, #66	@ 0x42
 80051c8:	5c9b      	ldrb	r3, [r3, r2]
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2b40      	cmp	r3, #64	@ 0x40
 80051ce:	d10c      	bne.n	80051ea <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2242      	movs	r2, #66	@ 0x42
 80051d4:	2100      	movs	r1, #0
 80051d6:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2240      	movs	r2, #64	@ 0x40
 80051dc:	2100      	movs	r1, #0
 80051de:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	0018      	movs	r0, r3
 80051e4:	f7fd fb00 	bl	80027e8 <HAL_I2C_MemRxCpltCallback>
}
 80051e8:	e00b      	b.n	8005202 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2242      	movs	r2, #66	@ 0x42
 80051ee:	2100      	movs	r1, #0
 80051f0:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2240      	movs	r2, #64	@ 0x40
 80051f6:	2100      	movs	r1, #0
 80051f8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	0018      	movs	r0, r3
 80051fe:	f7ff f91f 	bl	8004440 <HAL_I2C_MasterRxCpltCallback>
}
 8005202:	46c0      	nop			@ (mov r8, r8)
 8005204:	46bd      	mov	sp, r7
 8005206:	b006      	add	sp, #24
 8005208:	bd80      	pop	{r7, pc}
 800520a:	46c0      	nop			@ (mov r8, r8)
 800520c:	fe00e800 	.word	0xfe00e800
 8005210:	ffff0000 	.word	0xffff0000

08005214 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b086      	sub	sp, #24
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800522e:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005230:	200b      	movs	r0, #11
 8005232:	183b      	adds	r3, r7, r0
 8005234:	687a      	ldr	r2, [r7, #4]
 8005236:	2141      	movs	r1, #65	@ 0x41
 8005238:	5c52      	ldrb	r2, [r2, r1]
 800523a:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2220      	movs	r2, #32
 8005242:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005244:	183b      	adds	r3, r7, r0
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	2b21      	cmp	r3, #33	@ 0x21
 800524a:	d003      	beq.n	8005254 <I2C_ITSlaveCplt+0x40>
 800524c:	183b      	adds	r3, r7, r0
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	2b29      	cmp	r3, #41	@ 0x29
 8005252:	d109      	bne.n	8005268 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005254:	4ab0      	ldr	r2, [pc, #704]	@ (8005518 <I2C_ITSlaveCplt+0x304>)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	0011      	movs	r1, r2
 800525a:	0018      	movs	r0, r3
 800525c:	f000 fc6c 	bl	8005b38 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2221      	movs	r2, #33	@ 0x21
 8005264:	631a      	str	r2, [r3, #48]	@ 0x30
 8005266:	e020      	b.n	80052aa <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005268:	220b      	movs	r2, #11
 800526a:	18bb      	adds	r3, r7, r2
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	2b22      	cmp	r3, #34	@ 0x22
 8005270:	d003      	beq.n	800527a <I2C_ITSlaveCplt+0x66>
 8005272:	18bb      	adds	r3, r7, r2
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	2b2a      	cmp	r3, #42	@ 0x2a
 8005278:	d109      	bne.n	800528e <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800527a:	4aa8      	ldr	r2, [pc, #672]	@ (800551c <I2C_ITSlaveCplt+0x308>)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	0011      	movs	r1, r2
 8005280:	0018      	movs	r0, r3
 8005282:	f000 fc59 	bl	8005b38 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2222      	movs	r2, #34	@ 0x22
 800528a:	631a      	str	r2, [r3, #48]	@ 0x30
 800528c:	e00d      	b.n	80052aa <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800528e:	230b      	movs	r3, #11
 8005290:	18fb      	adds	r3, r7, r3
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	2b28      	cmp	r3, #40	@ 0x28
 8005296:	d108      	bne.n	80052aa <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8005298:	4aa1      	ldr	r2, [pc, #644]	@ (8005520 <I2C_ITSlaveCplt+0x30c>)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	0011      	movs	r1, r2
 800529e:	0018      	movs	r0, r3
 80052a0:	f000 fc4a 	bl	8005b38 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	2180      	movs	r1, #128	@ 0x80
 80052b6:	0209      	lsls	r1, r1, #8
 80052b8:	430a      	orrs	r2, r1
 80052ba:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4997      	ldr	r1, [pc, #604]	@ (8005524 <I2C_ITSlaveCplt+0x310>)
 80052c8:	400a      	ands	r2, r1
 80052ca:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	0018      	movs	r0, r3
 80052d0:	f000 fab5 	bl	800583e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	0b9b      	lsrs	r3, r3, #14
 80052d8:	001a      	movs	r2, r3
 80052da:	2301      	movs	r3, #1
 80052dc:	4013      	ands	r3, r2
 80052de:	d013      	beq.n	8005308 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	498f      	ldr	r1, [pc, #572]	@ (8005528 <I2C_ITSlaveCplt+0x314>)
 80052ec:	400a      	ands	r2, r1
 80052ee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d020      	beq.n	800533a <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	b29a      	uxth	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005306:	e018      	b.n	800533a <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	0bdb      	lsrs	r3, r3, #15
 800530c:	001a      	movs	r2, r3
 800530e:	2301      	movs	r3, #1
 8005310:	4013      	ands	r3, r2
 8005312:	d012      	beq.n	800533a <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4983      	ldr	r1, [pc, #524]	@ (800552c <I2C_ITSlaveCplt+0x318>)
 8005320:	400a      	ands	r2, r1
 8005322:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005328:	2b00      	cmp	r3, #0
 800532a:	d006      	beq.n	800533a <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	b29a      	uxth	r2, r3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	089b      	lsrs	r3, r3, #2
 800533e:	001a      	movs	r2, r3
 8005340:	2301      	movs	r3, #1
 8005342:	4013      	ands	r3, r2
 8005344:	d020      	beq.n	8005388 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	2204      	movs	r2, #4
 800534a:	4393      	bics	r3, r2
 800534c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005360:	1c5a      	adds	r2, r3, #1
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00c      	beq.n	8005388 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005372:	3b01      	subs	r3, #1
 8005374:	b29a      	uxth	r2, r3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537e:	b29b      	uxth	r3, r3
 8005380:	3b01      	subs	r3, #1
 8005382:	b29a      	uxth	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800538c:	b29b      	uxth	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d005      	beq.n	800539e <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005396:	2204      	movs	r2, #4
 8005398:	431a      	orrs	r2, r3
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	091b      	lsrs	r3, r3, #4
 80053a2:	001a      	movs	r2, r3
 80053a4:	2301      	movs	r3, #1
 80053a6:	4013      	ands	r3, r2
 80053a8:	d051      	beq.n	800544e <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	091b      	lsrs	r3, r3, #4
 80053ae:	001a      	movs	r2, r3
 80053b0:	2301      	movs	r3, #1
 80053b2:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80053b4:	d04b      	beq.n	800544e <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d12d      	bne.n	800541c <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2241      	movs	r2, #65	@ 0x41
 80053c4:	5c9b      	ldrb	r3, [r3, r2]
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b28      	cmp	r3, #40	@ 0x28
 80053ca:	d10b      	bne.n	80053e4 <I2C_ITSlaveCplt+0x1d0>
 80053cc:	68fa      	ldr	r2, [r7, #12]
 80053ce:	2380      	movs	r3, #128	@ 0x80
 80053d0:	049b      	lsls	r3, r3, #18
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d106      	bne.n	80053e4 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	0011      	movs	r1, r2
 80053dc:	0018      	movs	r0, r3
 80053de:	f000 f8a9 	bl	8005534 <I2C_ITListenCplt>
 80053e2:	e034      	b.n	800544e <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2241      	movs	r2, #65	@ 0x41
 80053e8:	5c9b      	ldrb	r3, [r3, r2]
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	2b29      	cmp	r3, #41	@ 0x29
 80053ee:	d110      	bne.n	8005412 <I2C_ITSlaveCplt+0x1fe>
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	4a4f      	ldr	r2, [pc, #316]	@ (8005530 <I2C_ITSlaveCplt+0x31c>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d00c      	beq.n	8005412 <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2210      	movs	r2, #16
 80053fe:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	0018      	movs	r0, r3
 8005404:	f000 fa1b 	bl	800583e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	0018      	movs	r0, r3
 800540c:	f7ff fdca 	bl	8004fa4 <I2C_ITSlaveSeqCplt>
 8005410:	e01d      	b.n	800544e <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2210      	movs	r2, #16
 8005418:	61da      	str	r2, [r3, #28]
 800541a:	e018      	b.n	800544e <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2210      	movs	r2, #16
 8005422:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005428:	2204      	movs	r2, #4
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d004      	beq.n	8005440 <I2C_ITSlaveCplt+0x22c>
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	2380      	movs	r3, #128	@ 0x80
 800543a:	045b      	lsls	r3, r3, #17
 800543c:	429a      	cmp	r2, r3
 800543e:	d106      	bne.n	800544e <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	0011      	movs	r1, r2
 8005448:	0018      	movs	r0, r3
 800544a:	f000 f8cd 	bl	80055e8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2242      	movs	r2, #66	@ 0x42
 8005452:	2100      	movs	r1, #0
 8005454:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005460:	2b00      	cmp	r3, #0
 8005462:	d013      	beq.n	800548c <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	0011      	movs	r1, r2
 800546c:	0018      	movs	r0, r3
 800546e:	f000 f8bb 	bl	80055e8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2241      	movs	r2, #65	@ 0x41
 8005476:	5c9b      	ldrb	r3, [r3, r2]
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b28      	cmp	r3, #40	@ 0x28
 800547c:	d147      	bne.n	800550e <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	0011      	movs	r1, r2
 8005484:	0018      	movs	r0, r3
 8005486:	f000 f855 	bl	8005534 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800548a:	e040      	b.n	800550e <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005490:	4a27      	ldr	r2, [pc, #156]	@ (8005530 <I2C_ITSlaveCplt+0x31c>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d016      	beq.n	80054c4 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	0018      	movs	r0, r3
 800549a:	f7ff fd83 	bl	8004fa4 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a23      	ldr	r2, [pc, #140]	@ (8005530 <I2C_ITSlaveCplt+0x31c>)
 80054a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2241      	movs	r2, #65	@ 0x41
 80054a8:	2120      	movs	r1, #32
 80054aa:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2240      	movs	r2, #64	@ 0x40
 80054b6:	2100      	movs	r1, #0
 80054b8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	0018      	movs	r0, r3
 80054be:	f7fe ffe7 	bl	8004490 <HAL_I2C_ListenCpltCallback>
}
 80054c2:	e024      	b.n	800550e <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2241      	movs	r2, #65	@ 0x41
 80054c8:	5c9b      	ldrb	r3, [r3, r2]
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b22      	cmp	r3, #34	@ 0x22
 80054ce:	d10f      	bne.n	80054f0 <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2241      	movs	r2, #65	@ 0x41
 80054d4:	2120      	movs	r1, #32
 80054d6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2240      	movs	r2, #64	@ 0x40
 80054e2:	2100      	movs	r1, #0
 80054e4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	0018      	movs	r0, r3
 80054ea:	f7fe ffb9 	bl	8004460 <HAL_I2C_SlaveRxCpltCallback>
}
 80054ee:	e00e      	b.n	800550e <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2241      	movs	r2, #65	@ 0x41
 80054f4:	2120      	movs	r1, #32
 80054f6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2240      	movs	r2, #64	@ 0x40
 8005502:	2100      	movs	r1, #0
 8005504:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	0018      	movs	r0, r3
 800550a:	f7fe ffa1 	bl	8004450 <HAL_I2C_SlaveTxCpltCallback>
}
 800550e:	46c0      	nop			@ (mov r8, r8)
 8005510:	46bd      	mov	sp, r7
 8005512:	b006      	add	sp, #24
 8005514:	bd80      	pop	{r7, pc}
 8005516:	46c0      	nop			@ (mov r8, r8)
 8005518:	00008001 	.word	0x00008001
 800551c:	00008002 	.word	0x00008002
 8005520:	00008003 	.word	0x00008003
 8005524:	fe00e800 	.word	0xfe00e800
 8005528:	ffffbfff 	.word	0xffffbfff
 800552c:	ffff7fff 	.word	0xffff7fff
 8005530:	ffff0000 	.word	0xffff0000

08005534 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
 800553c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a27      	ldr	r2, [pc, #156]	@ (80055e0 <I2C_ITListenCplt+0xac>)
 8005542:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2241      	movs	r2, #65	@ 0x41
 800554e:	2120      	movs	r1, #32
 8005550:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2242      	movs	r2, #66	@ 0x42
 8005556:	2100      	movs	r1, #0
 8005558:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	089b      	lsrs	r3, r3, #2
 8005564:	001a      	movs	r2, r3
 8005566:	2301      	movs	r3, #1
 8005568:	4013      	ands	r3, r2
 800556a:	d022      	beq.n	80055b2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005576:	b2d2      	uxtb	r2, r2
 8005578:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557e:	1c5a      	adds	r2, r3, #1
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005588:	2b00      	cmp	r3, #0
 800558a:	d012      	beq.n	80055b2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005590:	3b01      	subs	r3, #1
 8005592:	b29a      	uxth	r2, r3
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800559c:	b29b      	uxth	r3, r3
 800559e:	3b01      	subs	r3, #1
 80055a0:	b29a      	uxth	r2, r3
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055aa:	2204      	movs	r2, #4
 80055ac:	431a      	orrs	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80055b2:	4a0c      	ldr	r2, [pc, #48]	@ (80055e4 <I2C_ITListenCplt+0xb0>)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	0011      	movs	r1, r2
 80055b8:	0018      	movs	r0, r3
 80055ba:	f000 fabd 	bl	8005b38 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	2210      	movs	r2, #16
 80055c4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2240      	movs	r2, #64	@ 0x40
 80055ca:	2100      	movs	r1, #0
 80055cc:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	0018      	movs	r0, r3
 80055d2:	f7fe ff5d 	bl	8004490 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80055d6:	46c0      	nop			@ (mov r8, r8)
 80055d8:	46bd      	mov	sp, r7
 80055da:	b002      	add	sp, #8
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	46c0      	nop			@ (mov r8, r8)
 80055e0:	ffff0000 	.word	0xffff0000
 80055e4:	00008003 	.word	0x00008003

080055e8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80055f2:	200f      	movs	r0, #15
 80055f4:	183b      	adds	r3, r7, r0
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	2141      	movs	r1, #65	@ 0x41
 80055fa:	5c52      	ldrb	r2, [r2, r1]
 80055fc:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2242      	movs	r2, #66	@ 0x42
 8005602:	2100      	movs	r1, #0
 8005604:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a72      	ldr	r2, [pc, #456]	@ (80057d4 <I2C_ITError+0x1ec>)
 800560a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	431a      	orrs	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800561e:	183b      	adds	r3, r7, r0
 8005620:	781b      	ldrb	r3, [r3, #0]
 8005622:	2b28      	cmp	r3, #40	@ 0x28
 8005624:	d007      	beq.n	8005636 <I2C_ITError+0x4e>
 8005626:	183b      	adds	r3, r7, r0
 8005628:	781b      	ldrb	r3, [r3, #0]
 800562a:	2b29      	cmp	r3, #41	@ 0x29
 800562c:	d003      	beq.n	8005636 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800562e:	183b      	adds	r3, r7, r0
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	2b2a      	cmp	r3, #42	@ 0x2a
 8005634:	d10c      	bne.n	8005650 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2103      	movs	r1, #3
 800563a:	0018      	movs	r0, r3
 800563c:	f000 fa7c 	bl	8005b38 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2241      	movs	r2, #65	@ 0x41
 8005644:	2128      	movs	r1, #40	@ 0x28
 8005646:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a63      	ldr	r2, [pc, #396]	@ (80057d8 <I2C_ITError+0x1f0>)
 800564c:	635a      	str	r2, [r3, #52]	@ 0x34
 800564e:	e032      	b.n	80056b6 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005650:	4a62      	ldr	r2, [pc, #392]	@ (80057dc <I2C_ITError+0x1f4>)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	0011      	movs	r1, r2
 8005656:	0018      	movs	r0, r3
 8005658:	f000 fa6e 	bl	8005b38 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	0018      	movs	r0, r3
 8005660:	f000 f8ed 	bl	800583e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2241      	movs	r2, #65	@ 0x41
 8005668:	5c9b      	ldrb	r3, [r3, r2]
 800566a:	b2db      	uxtb	r3, r3
 800566c:	2b60      	cmp	r3, #96	@ 0x60
 800566e:	d01f      	beq.n	80056b0 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2241      	movs	r2, #65	@ 0x41
 8005674:	2120      	movs	r1, #32
 8005676:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	2220      	movs	r2, #32
 8005680:	4013      	ands	r3, r2
 8005682:	2b20      	cmp	r3, #32
 8005684:	d114      	bne.n	80056b0 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	699b      	ldr	r3, [r3, #24]
 800568c:	2210      	movs	r2, #16
 800568e:	4013      	ands	r3, r2
 8005690:	2b10      	cmp	r3, #16
 8005692:	d109      	bne.n	80056a8 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2210      	movs	r2, #16
 800569a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056a0:	2204      	movs	r2, #4
 80056a2:	431a      	orrs	r2, r3
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	2220      	movs	r2, #32
 80056ae:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ba:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d03b      	beq.n	800573c <I2C_ITError+0x154>
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	2b11      	cmp	r3, #17
 80056c8:	d002      	beq.n	80056d0 <I2C_ITError+0xe8>
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2b21      	cmp	r3, #33	@ 0x21
 80056ce:	d135      	bne.n	800573c <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	2380      	movs	r3, #128	@ 0x80
 80056d8:	01db      	lsls	r3, r3, #7
 80056da:	401a      	ands	r2, r3
 80056dc:	2380      	movs	r3, #128	@ 0x80
 80056de:	01db      	lsls	r3, r3, #7
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d107      	bne.n	80056f4 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	493c      	ldr	r1, [pc, #240]	@ (80057e0 <I2C_ITError+0x1f8>)
 80056f0:	400a      	ands	r2, r1
 80056f2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f8:	0018      	movs	r0, r3
 80056fa:	f7fe fa7a 	bl	8003bf2 <HAL_DMA_GetState>
 80056fe:	0003      	movs	r3, r0
 8005700:	2b01      	cmp	r3, #1
 8005702:	d016      	beq.n	8005732 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005708:	4a36      	ldr	r2, [pc, #216]	@ (80057e4 <I2C_ITError+0x1fc>)
 800570a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2240      	movs	r2, #64	@ 0x40
 8005710:	2100      	movs	r1, #0
 8005712:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005718:	0018      	movs	r0, r3
 800571a:	f7fe f975 	bl	8003a08 <HAL_DMA_Abort_IT>
 800571e:	1e03      	subs	r3, r0, #0
 8005720:	d051      	beq.n	80057c6 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005726:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800572c:	0018      	movs	r0, r3
 800572e:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005730:	e049      	b.n	80057c6 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	0018      	movs	r0, r3
 8005736:	f000 f859 	bl	80057ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800573a:	e044      	b.n	80057c6 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005740:	2b00      	cmp	r3, #0
 8005742:	d03b      	beq.n	80057bc <I2C_ITError+0x1d4>
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	2b12      	cmp	r3, #18
 8005748:	d002      	beq.n	8005750 <I2C_ITError+0x168>
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	2b22      	cmp	r3, #34	@ 0x22
 800574e:	d135      	bne.n	80057bc <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	2380      	movs	r3, #128	@ 0x80
 8005758:	021b      	lsls	r3, r3, #8
 800575a:	401a      	ands	r2, r3
 800575c:	2380      	movs	r3, #128	@ 0x80
 800575e:	021b      	lsls	r3, r3, #8
 8005760:	429a      	cmp	r2, r3
 8005762:	d107      	bne.n	8005774 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	491e      	ldr	r1, [pc, #120]	@ (80057e8 <I2C_ITError+0x200>)
 8005770:	400a      	ands	r2, r1
 8005772:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005778:	0018      	movs	r0, r3
 800577a:	f7fe fa3a 	bl	8003bf2 <HAL_DMA_GetState>
 800577e:	0003      	movs	r3, r0
 8005780:	2b01      	cmp	r3, #1
 8005782:	d016      	beq.n	80057b2 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005788:	4a16      	ldr	r2, [pc, #88]	@ (80057e4 <I2C_ITError+0x1fc>)
 800578a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2240      	movs	r2, #64	@ 0x40
 8005790:	2100      	movs	r1, #0
 8005792:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005798:	0018      	movs	r0, r3
 800579a:	f7fe f935 	bl	8003a08 <HAL_DMA_Abort_IT>
 800579e:	1e03      	subs	r3, r0, #0
 80057a0:	d013      	beq.n	80057ca <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057ac:	0018      	movs	r0, r3
 80057ae:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057b0:	e00b      	b.n	80057ca <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	0018      	movs	r0, r3
 80057b6:	f000 f819 	bl	80057ec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057ba:	e006      	b.n	80057ca <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	0018      	movs	r0, r3
 80057c0:	f000 f814 	bl	80057ec <I2C_TreatErrorCallback>
  }
}
 80057c4:	e002      	b.n	80057cc <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80057c6:	46c0      	nop			@ (mov r8, r8)
 80057c8:	e000      	b.n	80057cc <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057ca:	46c0      	nop			@ (mov r8, r8)
}
 80057cc:	46c0      	nop			@ (mov r8, r8)
 80057ce:	46bd      	mov	sp, r7
 80057d0:	b004      	add	sp, #16
 80057d2:	bd80      	pop	{r7, pc}
 80057d4:	ffff0000 	.word	0xffff0000
 80057d8:	080044d1 	.word	0x080044d1
 80057dc:	00008003 	.word	0x00008003
 80057e0:	ffffbfff 	.word	0xffffbfff
 80057e4:	08005973 	.word	0x08005973
 80057e8:	ffff7fff 	.word	0xffff7fff

080057ec <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2241      	movs	r2, #65	@ 0x41
 80057f8:	5c9b      	ldrb	r3, [r3, r2]
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b60      	cmp	r3, #96	@ 0x60
 80057fe:	d10f      	bne.n	8005820 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2241      	movs	r2, #65	@ 0x41
 8005804:	2120      	movs	r1, #32
 8005806:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2240      	movs	r2, #64	@ 0x40
 8005812:	2100      	movs	r1, #0
 8005814:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	0018      	movs	r0, r3
 800581a:	f7fe fe51 	bl	80044c0 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800581e:	e00a      	b.n	8005836 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2200      	movs	r2, #0
 8005824:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2240      	movs	r2, #64	@ 0x40
 800582a:	2100      	movs	r1, #0
 800582c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	0018      	movs	r0, r3
 8005832:	f7fe fe3d 	bl	80044b0 <HAL_I2C_ErrorCallback>
}
 8005836:	46c0      	nop			@ (mov r8, r8)
 8005838:	46bd      	mov	sp, r7
 800583a:	b002      	add	sp, #8
 800583c:	bd80      	pop	{r7, pc}

0800583e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b082      	sub	sp, #8
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	699b      	ldr	r3, [r3, #24]
 800584c:	2202      	movs	r2, #2
 800584e:	4013      	ands	r3, r2
 8005850:	2b02      	cmp	r3, #2
 8005852:	d103      	bne.n	800585c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2200      	movs	r2, #0
 800585a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	2201      	movs	r2, #1
 8005864:	4013      	ands	r3, r2
 8005866:	2b01      	cmp	r3, #1
 8005868:	d007      	beq.n	800587a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	699a      	ldr	r2, [r3, #24]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2101      	movs	r1, #1
 8005876:	430a      	orrs	r2, r1
 8005878:	619a      	str	r2, [r3, #24]
  }
}
 800587a:	46c0      	nop			@ (mov r8, r8)
 800587c:	46bd      	mov	sp, r7
 800587e:	b002      	add	sp, #8
 8005880:	bd80      	pop	{r7, pc}
	...

08005884 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005890:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4927      	ldr	r1, [pc, #156]	@ (800593c <I2C_DMAMasterReceiveCplt+0xb8>)
 800589e:	400a      	ands	r2, r1
 80058a0:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d105      	bne.n	80058b8 <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2120      	movs	r1, #32
 80058b0:	0018      	movs	r0, r3
 80058b2:	f000 f8b7 	bl	8005a24 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80058b6:	e03c      	b.n	8005932 <I2C_DMAMasterReceiveCplt+0xae>
    hi2c->pBuffPtr += hi2c->XferSize;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80058c0:	189a      	adds	r2, r3, r2
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	2bff      	cmp	r3, #255	@ 0xff
 80058ce:	d911      	bls.n	80058f4 <I2C_DMAMasterReceiveCplt+0x70>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	0c1b      	lsrs	r3, r3, #16
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2201      	movs	r2, #1
 80058dc:	4013      	ands	r3, r2
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d103      	bne.n	80058ec <I2C_DMAMasterReceiveCplt+0x68>
        hi2c->XferSize = 1U;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2201      	movs	r2, #1
 80058e8:	851a      	strh	r2, [r3, #40]	@ 0x28
 80058ea:	e008      	b.n	80058fe <I2C_DMAMasterReceiveCplt+0x7a>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	22ff      	movs	r2, #255	@ 0xff
 80058f0:	851a      	strh	r2, [r3, #40]	@ 0x28
 80058f2:	e004      	b.n	80058fe <I2C_DMAMasterReceiveCplt+0x7a>
      hi2c->XferSize = hi2c->XferCount;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	3324      	adds	r3, #36	@ 0x24
 8005908:	0019      	movs	r1, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590e:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8005914:	f7fd ffd2 	bl	80038bc <HAL_DMA_Start_IT>
 8005918:	1e03      	subs	r3, r0, #0
 800591a:	d005      	beq.n	8005928 <I2C_DMAMasterReceiveCplt+0xa4>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2110      	movs	r1, #16
 8005920:	0018      	movs	r0, r3
 8005922:	f7ff fe61 	bl	80055e8 <I2C_ITError>
}
 8005926:	e004      	b.n	8005932 <I2C_DMAMasterReceiveCplt+0xae>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2140      	movs	r1, #64	@ 0x40
 800592c:	0018      	movs	r0, r3
 800592e:	f000 f879 	bl	8005a24 <I2C_Enable_IRQ>
}
 8005932:	46c0      	nop			@ (mov r8, r8)
 8005934:	46bd      	mov	sp, r7
 8005936:	b004      	add	sp, #16
 8005938:	bd80      	pop	{r7, pc}
 800593a:	46c0      	nop			@ (mov r8, r8)
 800593c:	ffff7fff 	.word	0xffff7fff

08005940 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800594c:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	2180      	movs	r1, #128	@ 0x80
 800595a:	0209      	lsls	r1, r1, #8
 800595c:	430a      	orrs	r2, r1
 800595e:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2110      	movs	r1, #16
 8005964:	0018      	movs	r0, r3
 8005966:	f7ff fe3f 	bl	80055e8 <I2C_ITError>
}
 800596a:	46c0      	nop			@ (mov r8, r8)
 800596c:	46bd      	mov	sp, r7
 800596e:	b004      	add	sp, #16
 8005970:	bd80      	pop	{r7, pc}

08005972 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005972:	b580      	push	{r7, lr}
 8005974:	b084      	sub	sp, #16
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005984:	2b00      	cmp	r3, #0
 8005986:	d003      	beq.n	8005990 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800598c:	2200      	movs	r2, #0
 800598e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005994:	2b00      	cmp	r3, #0
 8005996:	d003      	beq.n	80059a0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800599c:	2200      	movs	r2, #0
 800599e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	0018      	movs	r0, r3
 80059a4:	f7ff ff22 	bl	80057ec <I2C_TreatErrorCallback>
}
 80059a8:	46c0      	nop			@ (mov r8, r8)
 80059aa:	46bd      	mov	sp, r7
 80059ac:	b004      	add	sp, #16
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80059b0:	b590      	push	{r4, r7, lr}
 80059b2:	b087      	sub	sp, #28
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	0008      	movs	r0, r1
 80059ba:	0011      	movs	r1, r2
 80059bc:	607b      	str	r3, [r7, #4]
 80059be:	240a      	movs	r4, #10
 80059c0:	193b      	adds	r3, r7, r4
 80059c2:	1c02      	adds	r2, r0, #0
 80059c4:	801a      	strh	r2, [r3, #0]
 80059c6:	2009      	movs	r0, #9
 80059c8:	183b      	adds	r3, r7, r0
 80059ca:	1c0a      	adds	r2, r1, #0
 80059cc:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059ce:	193b      	adds	r3, r7, r4
 80059d0:	881b      	ldrh	r3, [r3, #0]
 80059d2:	059b      	lsls	r3, r3, #22
 80059d4:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80059d6:	183b      	adds	r3, r7, r0
 80059d8:	781b      	ldrb	r3, [r3, #0]
 80059da:	0419      	lsls	r1, r3, #16
 80059dc:	23ff      	movs	r3, #255	@ 0xff
 80059de:	041b      	lsls	r3, r3, #16
 80059e0:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059e2:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ea:	4313      	orrs	r3, r2
 80059ec:	005b      	lsls	r3, r3, #1
 80059ee:	085b      	lsrs	r3, r3, #1
 80059f0:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80059fa:	0d51      	lsrs	r1, r2, #21
 80059fc:	2280      	movs	r2, #128	@ 0x80
 80059fe:	00d2      	lsls	r2, r2, #3
 8005a00:	400a      	ands	r2, r1
 8005a02:	4907      	ldr	r1, [pc, #28]	@ (8005a20 <I2C_TransferConfig+0x70>)
 8005a04:	430a      	orrs	r2, r1
 8005a06:	43d2      	mvns	r2, r2
 8005a08:	401a      	ands	r2, r3
 8005a0a:	0011      	movs	r1, r2
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	697a      	ldr	r2, [r7, #20]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005a16:	46c0      	nop			@ (mov r8, r8)
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	b007      	add	sp, #28
 8005a1c:	bd90      	pop	{r4, r7, pc}
 8005a1e:	46c0      	nop			@ (mov r8, r8)
 8005a20:	03ff63ff 	.word	0x03ff63ff

08005a24 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	000a      	movs	r2, r1
 8005a2e:	1cbb      	adds	r3, r7, #2
 8005a30:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8005a32:	2300      	movs	r3, #0
 8005a34:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8005b2c <I2C_Enable_IRQ+0x108>)
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d035      	beq.n	8005aac <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005a44:	4b3a      	ldr	r3, [pc, #232]	@ (8005b30 <I2C_Enable_IRQ+0x10c>)
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d030      	beq.n	8005aac <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8005a4e:	4b39      	ldr	r3, [pc, #228]	@ (8005b34 <I2C_Enable_IRQ+0x110>)
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d02b      	beq.n	8005aac <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005a54:	1cbb      	adds	r3, r7, #2
 8005a56:	2200      	movs	r2, #0
 8005a58:	5e9b      	ldrsh	r3, [r3, r2]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	da03      	bge.n	8005a66 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	22b8      	movs	r2, #184	@ 0xb8
 8005a62:	4313      	orrs	r3, r2
 8005a64:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005a66:	1cbb      	adds	r3, r7, #2
 8005a68:	881b      	ldrh	r3, [r3, #0]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	d003      	beq.n	8005a78 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	22f2      	movs	r2, #242	@ 0xf2
 8005a74:	4313      	orrs	r3, r2
 8005a76:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005a78:	1cbb      	adds	r3, r7, #2
 8005a7a:	881b      	ldrh	r3, [r3, #0]
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	4013      	ands	r3, r2
 8005a80:	d003      	beq.n	8005a8a <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	22f4      	movs	r2, #244	@ 0xf4
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005a8a:	1cbb      	adds	r3, r7, #2
 8005a8c:	881b      	ldrh	r3, [r3, #0]
 8005a8e:	2b10      	cmp	r3, #16
 8005a90:	d103      	bne.n	8005a9a <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2290      	movs	r2, #144	@ 0x90
 8005a96:	4313      	orrs	r3, r2
 8005a98:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005a9a:	1cbb      	adds	r3, r7, #2
 8005a9c:	881b      	ldrh	r3, [r3, #0]
 8005a9e:	2b20      	cmp	r3, #32
 8005aa0:	d137      	bne.n	8005b12 <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005aaa:	e032      	b.n	8005b12 <I2C_Enable_IRQ+0xee>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005aac:	1cbb      	adds	r3, r7, #2
 8005aae:	2200      	movs	r2, #0
 8005ab0:	5e9b      	ldrsh	r3, [r3, r2]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	da03      	bge.n	8005abe <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	22b8      	movs	r2, #184	@ 0xb8
 8005aba:	4313      	orrs	r3, r2
 8005abc:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005abe:	1cbb      	adds	r3, r7, #2
 8005ac0:	881b      	ldrh	r3, [r3, #0]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	d003      	beq.n	8005ad0 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	22f2      	movs	r2, #242	@ 0xf2
 8005acc:	4313      	orrs	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005ad0:	1cbb      	adds	r3, r7, #2
 8005ad2:	881b      	ldrh	r3, [r3, #0]
 8005ad4:	2202      	movs	r2, #2
 8005ad6:	4013      	ands	r3, r2
 8005ad8:	d003      	beq.n	8005ae2 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	22f4      	movs	r2, #244	@ 0xf4
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005ae2:	1cbb      	adds	r3, r7, #2
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	2b10      	cmp	r3, #16
 8005ae8:	d103      	bne.n	8005af2 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2290      	movs	r2, #144	@ 0x90
 8005aee:	4313      	orrs	r3, r2
 8005af0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005af2:	1cbb      	adds	r3, r7, #2
 8005af4:	881b      	ldrh	r3, [r3, #0]
 8005af6:	2b20      	cmp	r3, #32
 8005af8:	d103      	bne.n	8005b02 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2260      	movs	r2, #96	@ 0x60
 8005afe:	4313      	orrs	r3, r2
 8005b00:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005b02:	1cbb      	adds	r3, r7, #2
 8005b04:	881b      	ldrh	r3, [r3, #0]
 8005b06:	2b40      	cmp	r3, #64	@ 0x40
 8005b08:	d103      	bne.n	8005b12 <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2240      	movs	r2, #64	@ 0x40
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	6819      	ldr	r1, [r3, #0]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	601a      	str	r2, [r3, #0]
}
 8005b22:	46c0      	nop			@ (mov r8, r8)
 8005b24:	46bd      	mov	sp, r7
 8005b26:	b004      	add	sp, #16
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	46c0      	nop			@ (mov r8, r8)
 8005b2c:	080046f9 	.word	0x080046f9
 8005b30:	08004be9 	.word	0x08004be9
 8005b34:	0800492d 	.word	0x0800492d

08005b38 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
 8005b40:	000a      	movs	r2, r1
 8005b42:	1cbb      	adds	r3, r7, #2
 8005b44:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8005b46:	2300      	movs	r3, #0
 8005b48:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005b4a:	1cbb      	adds	r3, r7, #2
 8005b4c:	881b      	ldrh	r3, [r3, #0]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	4013      	ands	r3, r2
 8005b52:	d010      	beq.n	8005b76 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2242      	movs	r2, #66	@ 0x42
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2241      	movs	r2, #65	@ 0x41
 8005b60:	5c9b      	ldrb	r3, [r3, r2]
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	001a      	movs	r2, r3
 8005b66:	2328      	movs	r3, #40	@ 0x28
 8005b68:	4013      	ands	r3, r2
 8005b6a:	2b28      	cmp	r3, #40	@ 0x28
 8005b6c:	d003      	beq.n	8005b76 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	22b0      	movs	r2, #176	@ 0xb0
 8005b72:	4313      	orrs	r3, r2
 8005b74:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005b76:	1cbb      	adds	r3, r7, #2
 8005b78:	881b      	ldrh	r3, [r3, #0]
 8005b7a:	2202      	movs	r2, #2
 8005b7c:	4013      	ands	r3, r2
 8005b7e:	d010      	beq.n	8005ba2 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2244      	movs	r2, #68	@ 0x44
 8005b84:	4313      	orrs	r3, r2
 8005b86:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2241      	movs	r2, #65	@ 0x41
 8005b8c:	5c9b      	ldrb	r3, [r3, r2]
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	001a      	movs	r2, r3
 8005b92:	2328      	movs	r3, #40	@ 0x28
 8005b94:	4013      	ands	r3, r2
 8005b96:	2b28      	cmp	r3, #40	@ 0x28
 8005b98:	d003      	beq.n	8005ba2 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	22b0      	movs	r2, #176	@ 0xb0
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005ba2:	1cbb      	adds	r3, r7, #2
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	5e9b      	ldrsh	r3, [r3, r2]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	da03      	bge.n	8005bb4 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	22b8      	movs	r2, #184	@ 0xb8
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005bb4:	1cbb      	adds	r3, r7, #2
 8005bb6:	881b      	ldrh	r3, [r3, #0]
 8005bb8:	2b10      	cmp	r3, #16
 8005bba:	d103      	bne.n	8005bc4 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2290      	movs	r2, #144	@ 0x90
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005bc4:	1cbb      	adds	r3, r7, #2
 8005bc6:	881b      	ldrh	r3, [r3, #0]
 8005bc8:	2b20      	cmp	r3, #32
 8005bca:	d103      	bne.n	8005bd4 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2220      	movs	r2, #32
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005bd4:	1cbb      	adds	r3, r7, #2
 8005bd6:	881b      	ldrh	r3, [r3, #0]
 8005bd8:	2b40      	cmp	r3, #64	@ 0x40
 8005bda:	d103      	bne.n	8005be4 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2240      	movs	r2, #64	@ 0x40
 8005be0:	4313      	orrs	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	43d9      	mvns	r1, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	400a      	ands	r2, r1
 8005bf4:	601a      	str	r2, [r3, #0]
}
 8005bf6:	46c0      	nop			@ (mov r8, r8)
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	b004      	add	sp, #16
 8005bfc:	bd80      	pop	{r7, pc}
	...

08005c00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b082      	sub	sp, #8
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2241      	movs	r2, #65	@ 0x41
 8005c0e:	5c9b      	ldrb	r3, [r3, r2]
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b20      	cmp	r3, #32
 8005c14:	d138      	bne.n	8005c88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2240      	movs	r2, #64	@ 0x40
 8005c1a:	5c9b      	ldrb	r3, [r3, r2]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d101      	bne.n	8005c24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c20:	2302      	movs	r3, #2
 8005c22:	e032      	b.n	8005c8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2240      	movs	r2, #64	@ 0x40
 8005c28:	2101      	movs	r1, #1
 8005c2a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2241      	movs	r2, #65	@ 0x41
 8005c30:	2124      	movs	r1, #36	@ 0x24
 8005c32:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	2101      	movs	r1, #1
 8005c40:	438a      	bics	r2, r1
 8005c42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4911      	ldr	r1, [pc, #68]	@ (8005c94 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005c50:	400a      	ands	r2, r1
 8005c52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	6819      	ldr	r1, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	683a      	ldr	r2, [r7, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2101      	movs	r1, #1
 8005c70:	430a      	orrs	r2, r1
 8005c72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2241      	movs	r2, #65	@ 0x41
 8005c78:	2120      	movs	r1, #32
 8005c7a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2240      	movs	r2, #64	@ 0x40
 8005c80:	2100      	movs	r1, #0
 8005c82:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005c84:	2300      	movs	r3, #0
 8005c86:	e000      	b.n	8005c8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c88:	2302      	movs	r3, #2
  }
}
 8005c8a:	0018      	movs	r0, r3
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	b002      	add	sp, #8
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	46c0      	nop			@ (mov r8, r8)
 8005c94:	ffffefff 	.word	0xffffefff

08005c98 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b084      	sub	sp, #16
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2241      	movs	r2, #65	@ 0x41
 8005ca6:	5c9b      	ldrb	r3, [r3, r2]
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b20      	cmp	r3, #32
 8005cac:	d139      	bne.n	8005d22 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2240      	movs	r2, #64	@ 0x40
 8005cb2:	5c9b      	ldrb	r3, [r3, r2]
 8005cb4:	2b01      	cmp	r3, #1
 8005cb6:	d101      	bne.n	8005cbc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005cb8:	2302      	movs	r3, #2
 8005cba:	e033      	b.n	8005d24 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2240      	movs	r2, #64	@ 0x40
 8005cc0:	2101      	movs	r1, #1
 8005cc2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2241      	movs	r2, #65	@ 0x41
 8005cc8:	2124      	movs	r1, #36	@ 0x24
 8005cca:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	2101      	movs	r1, #1
 8005cd8:	438a      	bics	r2, r1
 8005cda:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4a11      	ldr	r2, [pc, #68]	@ (8005d2c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005ce8:	4013      	ands	r3, r2
 8005cea:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	021b      	lsls	r3, r3, #8
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2101      	movs	r1, #1
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2241      	movs	r2, #65	@ 0x41
 8005d12:	2120      	movs	r1, #32
 8005d14:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2240      	movs	r2, #64	@ 0x40
 8005d1a:	2100      	movs	r1, #0
 8005d1c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	e000      	b.n	8005d24 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d22:	2302      	movs	r3, #2
  }
}
 8005d24:	0018      	movs	r0, r3
 8005d26:	46bd      	mov	sp, r7
 8005d28:	b004      	add	sp, #16
 8005d2a:	bd80      	pop	{r7, pc}
 8005d2c:	fffff0ff 	.word	0xfffff0ff

08005d30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d30:	b5b0      	push	{r4, r5, r7, lr}
 8005d32:	b08a      	sub	sp, #40	@ 0x28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d102      	bne.n	8005d44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	f000 fbbf 	bl	80064c2 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d44:	4bc9      	ldr	r3, [pc, #804]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005d46:	68db      	ldr	r3, [r3, #12]
 8005d48:	220c      	movs	r2, #12
 8005d4a:	4013      	ands	r3, r2
 8005d4c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d4e:	4bc7      	ldr	r3, [pc, #796]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005d50:	68da      	ldr	r2, [r3, #12]
 8005d52:	2380      	movs	r3, #128	@ 0x80
 8005d54:	025b      	lsls	r3, r3, #9
 8005d56:	4013      	ands	r3, r2
 8005d58:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2201      	movs	r2, #1
 8005d60:	4013      	ands	r3, r2
 8005d62:	d100      	bne.n	8005d66 <HAL_RCC_OscConfig+0x36>
 8005d64:	e07e      	b.n	8005e64 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	2b08      	cmp	r3, #8
 8005d6a:	d007      	beq.n	8005d7c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	2b0c      	cmp	r3, #12
 8005d70:	d112      	bne.n	8005d98 <HAL_RCC_OscConfig+0x68>
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	2380      	movs	r3, #128	@ 0x80
 8005d76:	025b      	lsls	r3, r3, #9
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d10d      	bne.n	8005d98 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d7c:	4bbb      	ldr	r3, [pc, #748]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	2380      	movs	r3, #128	@ 0x80
 8005d82:	029b      	lsls	r3, r3, #10
 8005d84:	4013      	ands	r3, r2
 8005d86:	d100      	bne.n	8005d8a <HAL_RCC_OscConfig+0x5a>
 8005d88:	e06b      	b.n	8005e62 <HAL_RCC_OscConfig+0x132>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	685b      	ldr	r3, [r3, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d167      	bne.n	8005e62 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	f000 fb95 	bl	80064c2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685a      	ldr	r2, [r3, #4]
 8005d9c:	2380      	movs	r3, #128	@ 0x80
 8005d9e:	025b      	lsls	r3, r3, #9
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d107      	bne.n	8005db4 <HAL_RCC_OscConfig+0x84>
 8005da4:	4bb1      	ldr	r3, [pc, #708]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	4bb0      	ldr	r3, [pc, #704]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005daa:	2180      	movs	r1, #128	@ 0x80
 8005dac:	0249      	lsls	r1, r1, #9
 8005dae:	430a      	orrs	r2, r1
 8005db0:	601a      	str	r2, [r3, #0]
 8005db2:	e027      	b.n	8005e04 <HAL_RCC_OscConfig+0xd4>
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	685a      	ldr	r2, [r3, #4]
 8005db8:	23a0      	movs	r3, #160	@ 0xa0
 8005dba:	02db      	lsls	r3, r3, #11
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d10e      	bne.n	8005dde <HAL_RCC_OscConfig+0xae>
 8005dc0:	4baa      	ldr	r3, [pc, #680]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	4ba9      	ldr	r3, [pc, #676]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005dc6:	2180      	movs	r1, #128	@ 0x80
 8005dc8:	02c9      	lsls	r1, r1, #11
 8005dca:	430a      	orrs	r2, r1
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	4ba7      	ldr	r3, [pc, #668]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	4ba6      	ldr	r3, [pc, #664]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005dd4:	2180      	movs	r1, #128	@ 0x80
 8005dd6:	0249      	lsls	r1, r1, #9
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	e012      	b.n	8005e04 <HAL_RCC_OscConfig+0xd4>
 8005dde:	4ba3      	ldr	r3, [pc, #652]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	4ba2      	ldr	r3, [pc, #648]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005de4:	49a2      	ldr	r1, [pc, #648]	@ (8006070 <HAL_RCC_OscConfig+0x340>)
 8005de6:	400a      	ands	r2, r1
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	4ba0      	ldr	r3, [pc, #640]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	2380      	movs	r3, #128	@ 0x80
 8005df0:	025b      	lsls	r3, r3, #9
 8005df2:	4013      	ands	r3, r2
 8005df4:	60fb      	str	r3, [r7, #12]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4b9c      	ldr	r3, [pc, #624]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	4b9b      	ldr	r3, [pc, #620]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005dfe:	499d      	ldr	r1, [pc, #628]	@ (8006074 <HAL_RCC_OscConfig+0x344>)
 8005e00:	400a      	ands	r2, r1
 8005e02:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d015      	beq.n	8005e38 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e0c:	f7fd fc26 	bl	800365c <HAL_GetTick>
 8005e10:	0003      	movs	r3, r0
 8005e12:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e14:	e009      	b.n	8005e2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e16:	f7fd fc21 	bl	800365c <HAL_GetTick>
 8005e1a:	0002      	movs	r2, r0
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	2b64      	cmp	r3, #100	@ 0x64
 8005e22:	d902      	bls.n	8005e2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e24:	2303      	movs	r3, #3
 8005e26:	f000 fb4c 	bl	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005e2a:	4b90      	ldr	r3, [pc, #576]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	2380      	movs	r3, #128	@ 0x80
 8005e30:	029b      	lsls	r3, r3, #10
 8005e32:	4013      	ands	r3, r2
 8005e34:	d0ef      	beq.n	8005e16 <HAL_RCC_OscConfig+0xe6>
 8005e36:	e015      	b.n	8005e64 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e38:	f7fd fc10 	bl	800365c <HAL_GetTick>
 8005e3c:	0003      	movs	r3, r0
 8005e3e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e40:	e008      	b.n	8005e54 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e42:	f7fd fc0b 	bl	800365c <HAL_GetTick>
 8005e46:	0002      	movs	r2, r0
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	1ad3      	subs	r3, r2, r3
 8005e4c:	2b64      	cmp	r3, #100	@ 0x64
 8005e4e:	d901      	bls.n	8005e54 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8005e50:	2303      	movs	r3, #3
 8005e52:	e336      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005e54:	4b85      	ldr	r3, [pc, #532]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	2380      	movs	r3, #128	@ 0x80
 8005e5a:	029b      	lsls	r3, r3, #10
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	d1f0      	bne.n	8005e42 <HAL_RCC_OscConfig+0x112>
 8005e60:	e000      	b.n	8005e64 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e62:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	2202      	movs	r2, #2
 8005e6a:	4013      	ands	r3, r2
 8005e6c:	d100      	bne.n	8005e70 <HAL_RCC_OscConfig+0x140>
 8005e6e:	e099      	b.n	8005fa4 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8005e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e78:	2220      	movs	r2, #32
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	d009      	beq.n	8005e92 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8005e7e:	4b7b      	ldr	r3, [pc, #492]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	4b7a      	ldr	r3, [pc, #488]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005e84:	2120      	movs	r1, #32
 8005e86:	430a      	orrs	r2, r1
 8005e88:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8005e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e8c:	2220      	movs	r2, #32
 8005e8e:	4393      	bics	r3, r2
 8005e90:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	2b04      	cmp	r3, #4
 8005e96:	d005      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	2b0c      	cmp	r3, #12
 8005e9c:	d13e      	bne.n	8005f1c <HAL_RCC_OscConfig+0x1ec>
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d13b      	bne.n	8005f1c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005ea4:	4b71      	ldr	r3, [pc, #452]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2204      	movs	r2, #4
 8005eaa:	4013      	ands	r3, r2
 8005eac:	d004      	beq.n	8005eb8 <HAL_RCC_OscConfig+0x188>
 8005eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d101      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	e304      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eb8:	4b6c      	ldr	r3, [pc, #432]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	4a6e      	ldr	r2, [pc, #440]	@ (8006078 <HAL_RCC_OscConfig+0x348>)
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	0019      	movs	r1, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	021a      	lsls	r2, r3, #8
 8005ec8:	4b68      	ldr	r3, [pc, #416]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005eca:	430a      	orrs	r2, r1
 8005ecc:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005ece:	4b67      	ldr	r3, [pc, #412]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2209      	movs	r2, #9
 8005ed4:	4393      	bics	r3, r2
 8005ed6:	0019      	movs	r1, r3
 8005ed8:	4b64      	ldr	r3, [pc, #400]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005edc:	430a      	orrs	r2, r1
 8005ede:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005ee0:	f000 fc42 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 8005ee4:	0001      	movs	r1, r0
 8005ee6:	4b61      	ldr	r3, [pc, #388]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	091b      	lsrs	r3, r3, #4
 8005eec:	220f      	movs	r2, #15
 8005eee:	4013      	ands	r3, r2
 8005ef0:	4a62      	ldr	r2, [pc, #392]	@ (800607c <HAL_RCC_OscConfig+0x34c>)
 8005ef2:	5cd3      	ldrb	r3, [r2, r3]
 8005ef4:	000a      	movs	r2, r1
 8005ef6:	40da      	lsrs	r2, r3
 8005ef8:	4b61      	ldr	r3, [pc, #388]	@ (8006080 <HAL_RCC_OscConfig+0x350>)
 8005efa:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8005efc:	4b61      	ldr	r3, [pc, #388]	@ (8006084 <HAL_RCC_OscConfig+0x354>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2513      	movs	r5, #19
 8005f02:	197c      	adds	r4, r7, r5
 8005f04:	0018      	movs	r0, r3
 8005f06:	f7fd f9bf 	bl	8003288 <HAL_InitTick>
 8005f0a:	0003      	movs	r3, r0
 8005f0c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8005f0e:	197b      	adds	r3, r7, r5
 8005f10:	781b      	ldrb	r3, [r3, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d046      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8005f16:	197b      	adds	r3, r7, r5
 8005f18:	781b      	ldrb	r3, [r3, #0]
 8005f1a:	e2d2      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d027      	beq.n	8005f72 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8005f22:	4b52      	ldr	r3, [pc, #328]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	2209      	movs	r2, #9
 8005f28:	4393      	bics	r3, r2
 8005f2a:	0019      	movs	r1, r3
 8005f2c:	4b4f      	ldr	r3, [pc, #316]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005f2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f30:	430a      	orrs	r2, r1
 8005f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f34:	f7fd fb92 	bl	800365c <HAL_GetTick>
 8005f38:	0003      	movs	r3, r0
 8005f3a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f3c:	e008      	b.n	8005f50 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f3e:	f7fd fb8d 	bl	800365c <HAL_GetTick>
 8005f42:	0002      	movs	r2, r0
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d901      	bls.n	8005f50 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e2b8      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005f50:	4b46      	ldr	r3, [pc, #280]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2204      	movs	r2, #4
 8005f56:	4013      	ands	r3, r2
 8005f58:	d0f1      	beq.n	8005f3e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f5a:	4b44      	ldr	r3, [pc, #272]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	4a46      	ldr	r2, [pc, #280]	@ (8006078 <HAL_RCC_OscConfig+0x348>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	0019      	movs	r1, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	691b      	ldr	r3, [r3, #16]
 8005f68:	021a      	lsls	r2, r3, #8
 8005f6a:	4b40      	ldr	r3, [pc, #256]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	605a      	str	r2, [r3, #4]
 8005f70:	e018      	b.n	8005fa4 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f72:	4b3e      	ldr	r3, [pc, #248]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	4b3d      	ldr	r3, [pc, #244]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005f78:	2101      	movs	r1, #1
 8005f7a:	438a      	bics	r2, r1
 8005f7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f7e:	f7fd fb6d 	bl	800365c <HAL_GetTick>
 8005f82:	0003      	movs	r3, r0
 8005f84:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f86:	e008      	b.n	8005f9a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f88:	f7fd fb68 	bl	800365c <HAL_GetTick>
 8005f8c:	0002      	movs	r2, r0
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e293      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005f9a:	4b34      	ldr	r3, [pc, #208]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2204      	movs	r2, #4
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	d1f1      	bne.n	8005f88 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2210      	movs	r2, #16
 8005faa:	4013      	ands	r3, r2
 8005fac:	d100      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x280>
 8005fae:	e0a2      	b.n	80060f6 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d140      	bne.n	8006038 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005fb6:	4b2d      	ldr	r3, [pc, #180]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	2380      	movs	r3, #128	@ 0x80
 8005fbc:	009b      	lsls	r3, r3, #2
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	d005      	beq.n	8005fce <HAL_RCC_OscConfig+0x29e>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e279      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fce:	4b27      	ldr	r3, [pc, #156]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	4a2d      	ldr	r2, [pc, #180]	@ (8006088 <HAL_RCC_OscConfig+0x358>)
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	0019      	movs	r1, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fdc:	4b23      	ldr	r3, [pc, #140]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005fde:	430a      	orrs	r2, r1
 8005fe0:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fe2:	4b22      	ldr	r3, [pc, #136]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	021b      	lsls	r3, r3, #8
 8005fe8:	0a19      	lsrs	r1, r3, #8
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	061a      	lsls	r2, r3, #24
 8005ff0:	4b1e      	ldr	r3, [pc, #120]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8005ff2:	430a      	orrs	r2, r1
 8005ff4:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffa:	0b5b      	lsrs	r3, r3, #13
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	2280      	movs	r2, #128	@ 0x80
 8006000:	0212      	lsls	r2, r2, #8
 8006002:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8006004:	4b19      	ldr	r3, [pc, #100]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	091b      	lsrs	r3, r3, #4
 800600a:	210f      	movs	r1, #15
 800600c:	400b      	ands	r3, r1
 800600e:	491b      	ldr	r1, [pc, #108]	@ (800607c <HAL_RCC_OscConfig+0x34c>)
 8006010:	5ccb      	ldrb	r3, [r1, r3]
 8006012:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006014:	4b1a      	ldr	r3, [pc, #104]	@ (8006080 <HAL_RCC_OscConfig+0x350>)
 8006016:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006018:	4b1a      	ldr	r3, [pc, #104]	@ (8006084 <HAL_RCC_OscConfig+0x354>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	2513      	movs	r5, #19
 800601e:	197c      	adds	r4, r7, r5
 8006020:	0018      	movs	r0, r3
 8006022:	f7fd f931 	bl	8003288 <HAL_InitTick>
 8006026:	0003      	movs	r3, r0
 8006028:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800602a:	197b      	adds	r3, r7, r5
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d061      	beq.n	80060f6 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8006032:	197b      	adds	r3, r7, r5
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	e244      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	69db      	ldr	r3, [r3, #28]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d040      	beq.n	80060c2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006040:	4b0a      	ldr	r3, [pc, #40]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	4b09      	ldr	r3, [pc, #36]	@ (800606c <HAL_RCC_OscConfig+0x33c>)
 8006046:	2180      	movs	r1, #128	@ 0x80
 8006048:	0049      	lsls	r1, r1, #1
 800604a:	430a      	orrs	r2, r1
 800604c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800604e:	f7fd fb05 	bl	800365c <HAL_GetTick>
 8006052:	0003      	movs	r3, r0
 8006054:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006056:	e019      	b.n	800608c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006058:	f7fd fb00 	bl	800365c <HAL_GetTick>
 800605c:	0002      	movs	r2, r0
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	2b02      	cmp	r3, #2
 8006064:	d912      	bls.n	800608c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e22b      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
 800606a:	46c0      	nop			@ (mov r8, r8)
 800606c:	40021000 	.word	0x40021000
 8006070:	fffeffff 	.word	0xfffeffff
 8006074:	fffbffff 	.word	0xfffbffff
 8006078:	ffffe0ff 	.word	0xffffe0ff
 800607c:	0800e634 	.word	0x0800e634
 8006080:	20000000 	.word	0x20000000
 8006084:	20000004 	.word	0x20000004
 8006088:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800608c:	4bca      	ldr	r3, [pc, #808]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	2380      	movs	r3, #128	@ 0x80
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	4013      	ands	r3, r2
 8006096:	d0df      	beq.n	8006058 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006098:	4bc7      	ldr	r3, [pc, #796]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	4ac7      	ldr	r2, [pc, #796]	@ (80063bc <HAL_RCC_OscConfig+0x68c>)
 800609e:	4013      	ands	r3, r2
 80060a0:	0019      	movs	r1, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060a6:	4bc4      	ldr	r3, [pc, #784]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80060a8:	430a      	orrs	r2, r1
 80060aa:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060ac:	4bc2      	ldr	r3, [pc, #776]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	021b      	lsls	r3, r3, #8
 80060b2:	0a19      	lsrs	r1, r3, #8
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a1b      	ldr	r3, [r3, #32]
 80060b8:	061a      	lsls	r2, r3, #24
 80060ba:	4bbf      	ldr	r3, [pc, #764]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80060bc:	430a      	orrs	r2, r1
 80060be:	605a      	str	r2, [r3, #4]
 80060c0:	e019      	b.n	80060f6 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80060c2:	4bbd      	ldr	r3, [pc, #756]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	4bbc      	ldr	r3, [pc, #752]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80060c8:	49bd      	ldr	r1, [pc, #756]	@ (80063c0 <HAL_RCC_OscConfig+0x690>)
 80060ca:	400a      	ands	r2, r1
 80060cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ce:	f7fd fac5 	bl	800365c <HAL_GetTick>
 80060d2:	0003      	movs	r3, r0
 80060d4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80060d6:	e008      	b.n	80060ea <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060d8:	f7fd fac0 	bl	800365c <HAL_GetTick>
 80060dc:	0002      	movs	r2, r0
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d901      	bls.n	80060ea <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e1eb      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80060ea:	4bb3      	ldr	r3, [pc, #716]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	2380      	movs	r3, #128	@ 0x80
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	4013      	ands	r3, r2
 80060f4:	d1f0      	bne.n	80060d8 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2208      	movs	r2, #8
 80060fc:	4013      	ands	r3, r2
 80060fe:	d036      	beq.n	800616e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	695b      	ldr	r3, [r3, #20]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d019      	beq.n	800613c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006108:	4bab      	ldr	r3, [pc, #684]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800610a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800610c:	4baa      	ldr	r3, [pc, #680]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800610e:	2101      	movs	r1, #1
 8006110:	430a      	orrs	r2, r1
 8006112:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006114:	f7fd faa2 	bl	800365c <HAL_GetTick>
 8006118:	0003      	movs	r3, r0
 800611a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800611c:	e008      	b.n	8006130 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800611e:	f7fd fa9d 	bl	800365c <HAL_GetTick>
 8006122:	0002      	movs	r2, r0
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	2b02      	cmp	r3, #2
 800612a:	d901      	bls.n	8006130 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800612c:	2303      	movs	r3, #3
 800612e:	e1c8      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006130:	4ba1      	ldr	r3, [pc, #644]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006132:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006134:	2202      	movs	r2, #2
 8006136:	4013      	ands	r3, r2
 8006138:	d0f1      	beq.n	800611e <HAL_RCC_OscConfig+0x3ee>
 800613a:	e018      	b.n	800616e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800613c:	4b9e      	ldr	r3, [pc, #632]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800613e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006140:	4b9d      	ldr	r3, [pc, #628]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006142:	2101      	movs	r1, #1
 8006144:	438a      	bics	r2, r1
 8006146:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006148:	f7fd fa88 	bl	800365c <HAL_GetTick>
 800614c:	0003      	movs	r3, r0
 800614e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006150:	e008      	b.n	8006164 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006152:	f7fd fa83 	bl	800365c <HAL_GetTick>
 8006156:	0002      	movs	r2, r0
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	2b02      	cmp	r3, #2
 800615e:	d901      	bls.n	8006164 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8006160:	2303      	movs	r3, #3
 8006162:	e1ae      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006164:	4b94      	ldr	r3, [pc, #592]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006166:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006168:	2202      	movs	r2, #2
 800616a:	4013      	ands	r3, r2
 800616c:	d1f1      	bne.n	8006152 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2204      	movs	r2, #4
 8006174:	4013      	ands	r3, r2
 8006176:	d100      	bne.n	800617a <HAL_RCC_OscConfig+0x44a>
 8006178:	e0ae      	b.n	80062d8 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800617a:	2023      	movs	r0, #35	@ 0x23
 800617c:	183b      	adds	r3, r7, r0
 800617e:	2200      	movs	r2, #0
 8006180:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006182:	4b8d      	ldr	r3, [pc, #564]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006184:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006186:	2380      	movs	r3, #128	@ 0x80
 8006188:	055b      	lsls	r3, r3, #21
 800618a:	4013      	ands	r3, r2
 800618c:	d109      	bne.n	80061a2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800618e:	4b8a      	ldr	r3, [pc, #552]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006190:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006192:	4b89      	ldr	r3, [pc, #548]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006194:	2180      	movs	r1, #128	@ 0x80
 8006196:	0549      	lsls	r1, r1, #21
 8006198:	430a      	orrs	r2, r1
 800619a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800619c:	183b      	adds	r3, r7, r0
 800619e:	2201      	movs	r2, #1
 80061a0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061a2:	4b88      	ldr	r3, [pc, #544]	@ (80063c4 <HAL_RCC_OscConfig+0x694>)
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	2380      	movs	r3, #128	@ 0x80
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	4013      	ands	r3, r2
 80061ac:	d11a      	bne.n	80061e4 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80061ae:	4b85      	ldr	r3, [pc, #532]	@ (80063c4 <HAL_RCC_OscConfig+0x694>)
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	4b84      	ldr	r3, [pc, #528]	@ (80063c4 <HAL_RCC_OscConfig+0x694>)
 80061b4:	2180      	movs	r1, #128	@ 0x80
 80061b6:	0049      	lsls	r1, r1, #1
 80061b8:	430a      	orrs	r2, r1
 80061ba:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061bc:	f7fd fa4e 	bl	800365c <HAL_GetTick>
 80061c0:	0003      	movs	r3, r0
 80061c2:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061c4:	e008      	b.n	80061d8 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061c6:	f7fd fa49 	bl	800365c <HAL_GetTick>
 80061ca:	0002      	movs	r2, r0
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	2b64      	cmp	r3, #100	@ 0x64
 80061d2:	d901      	bls.n	80061d8 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80061d4:	2303      	movs	r3, #3
 80061d6:	e174      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80061d8:	4b7a      	ldr	r3, [pc, #488]	@ (80063c4 <HAL_RCC_OscConfig+0x694>)
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	2380      	movs	r3, #128	@ 0x80
 80061de:	005b      	lsls	r3, r3, #1
 80061e0:	4013      	ands	r3, r2
 80061e2:	d0f0      	beq.n	80061c6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689a      	ldr	r2, [r3, #8]
 80061e8:	2380      	movs	r3, #128	@ 0x80
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	429a      	cmp	r2, r3
 80061ee:	d107      	bne.n	8006200 <HAL_RCC_OscConfig+0x4d0>
 80061f0:	4b71      	ldr	r3, [pc, #452]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80061f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80061f4:	4b70      	ldr	r3, [pc, #448]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80061f6:	2180      	movs	r1, #128	@ 0x80
 80061f8:	0049      	lsls	r1, r1, #1
 80061fa:	430a      	orrs	r2, r1
 80061fc:	651a      	str	r2, [r3, #80]	@ 0x50
 80061fe:	e031      	b.n	8006264 <HAL_RCC_OscConfig+0x534>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d10c      	bne.n	8006222 <HAL_RCC_OscConfig+0x4f2>
 8006208:	4b6b      	ldr	r3, [pc, #428]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800620a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800620c:	4b6a      	ldr	r3, [pc, #424]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800620e:	496c      	ldr	r1, [pc, #432]	@ (80063c0 <HAL_RCC_OscConfig+0x690>)
 8006210:	400a      	ands	r2, r1
 8006212:	651a      	str	r2, [r3, #80]	@ 0x50
 8006214:	4b68      	ldr	r3, [pc, #416]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006216:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006218:	4b67      	ldr	r3, [pc, #412]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800621a:	496b      	ldr	r1, [pc, #428]	@ (80063c8 <HAL_RCC_OscConfig+0x698>)
 800621c:	400a      	ands	r2, r1
 800621e:	651a      	str	r2, [r3, #80]	@ 0x50
 8006220:	e020      	b.n	8006264 <HAL_RCC_OscConfig+0x534>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	689a      	ldr	r2, [r3, #8]
 8006226:	23a0      	movs	r3, #160	@ 0xa0
 8006228:	00db      	lsls	r3, r3, #3
 800622a:	429a      	cmp	r2, r3
 800622c:	d10e      	bne.n	800624c <HAL_RCC_OscConfig+0x51c>
 800622e:	4b62      	ldr	r3, [pc, #392]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006230:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006232:	4b61      	ldr	r3, [pc, #388]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006234:	2180      	movs	r1, #128	@ 0x80
 8006236:	00c9      	lsls	r1, r1, #3
 8006238:	430a      	orrs	r2, r1
 800623a:	651a      	str	r2, [r3, #80]	@ 0x50
 800623c:	4b5e      	ldr	r3, [pc, #376]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800623e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006240:	4b5d      	ldr	r3, [pc, #372]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006242:	2180      	movs	r1, #128	@ 0x80
 8006244:	0049      	lsls	r1, r1, #1
 8006246:	430a      	orrs	r2, r1
 8006248:	651a      	str	r2, [r3, #80]	@ 0x50
 800624a:	e00b      	b.n	8006264 <HAL_RCC_OscConfig+0x534>
 800624c:	4b5a      	ldr	r3, [pc, #360]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800624e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006250:	4b59      	ldr	r3, [pc, #356]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006252:	495b      	ldr	r1, [pc, #364]	@ (80063c0 <HAL_RCC_OscConfig+0x690>)
 8006254:	400a      	ands	r2, r1
 8006256:	651a      	str	r2, [r3, #80]	@ 0x50
 8006258:	4b57      	ldr	r3, [pc, #348]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800625a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800625c:	4b56      	ldr	r3, [pc, #344]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800625e:	495a      	ldr	r1, [pc, #360]	@ (80063c8 <HAL_RCC_OscConfig+0x698>)
 8006260:	400a      	ands	r2, r1
 8006262:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d015      	beq.n	8006298 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800626c:	f7fd f9f6 	bl	800365c <HAL_GetTick>
 8006270:	0003      	movs	r3, r0
 8006272:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006274:	e009      	b.n	800628a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006276:	f7fd f9f1 	bl	800365c <HAL_GetTick>
 800627a:	0002      	movs	r2, r0
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	4a52      	ldr	r2, [pc, #328]	@ (80063cc <HAL_RCC_OscConfig+0x69c>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d901      	bls.n	800628a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e11b      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800628a:	4b4b      	ldr	r3, [pc, #300]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800628c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800628e:	2380      	movs	r3, #128	@ 0x80
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4013      	ands	r3, r2
 8006294:	d0ef      	beq.n	8006276 <HAL_RCC_OscConfig+0x546>
 8006296:	e014      	b.n	80062c2 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006298:	f7fd f9e0 	bl	800365c <HAL_GetTick>
 800629c:	0003      	movs	r3, r0
 800629e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062a0:	e009      	b.n	80062b6 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80062a2:	f7fd f9db 	bl	800365c <HAL_GetTick>
 80062a6:	0002      	movs	r2, r0
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	1ad3      	subs	r3, r2, r3
 80062ac:	4a47      	ldr	r2, [pc, #284]	@ (80063cc <HAL_RCC_OscConfig+0x69c>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d901      	bls.n	80062b6 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80062b2:	2303      	movs	r3, #3
 80062b4:	e105      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80062b6:	4b40      	ldr	r3, [pc, #256]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80062b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80062ba:	2380      	movs	r3, #128	@ 0x80
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	4013      	ands	r3, r2
 80062c0:	d1ef      	bne.n	80062a2 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80062c2:	2323      	movs	r3, #35	@ 0x23
 80062c4:	18fb      	adds	r3, r7, r3
 80062c6:	781b      	ldrb	r3, [r3, #0]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d105      	bne.n	80062d8 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062cc:	4b3a      	ldr	r3, [pc, #232]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80062ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062d0:	4b39      	ldr	r3, [pc, #228]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80062d2:	493f      	ldr	r1, [pc, #252]	@ (80063d0 <HAL_RCC_OscConfig+0x6a0>)
 80062d4:	400a      	ands	r2, r1
 80062d6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2220      	movs	r2, #32
 80062de:	4013      	ands	r3, r2
 80062e0:	d049      	beq.n	8006376 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	699b      	ldr	r3, [r3, #24]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d026      	beq.n	8006338 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80062ea:	4b33      	ldr	r3, [pc, #204]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80062ec:	689a      	ldr	r2, [r3, #8]
 80062ee:	4b32      	ldr	r3, [pc, #200]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80062f0:	2101      	movs	r1, #1
 80062f2:	430a      	orrs	r2, r1
 80062f4:	609a      	str	r2, [r3, #8]
 80062f6:	4b30      	ldr	r3, [pc, #192]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80062f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062fa:	4b2f      	ldr	r3, [pc, #188]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 80062fc:	2101      	movs	r1, #1
 80062fe:	430a      	orrs	r2, r1
 8006300:	635a      	str	r2, [r3, #52]	@ 0x34
 8006302:	4b34      	ldr	r3, [pc, #208]	@ (80063d4 <HAL_RCC_OscConfig+0x6a4>)
 8006304:	6a1a      	ldr	r2, [r3, #32]
 8006306:	4b33      	ldr	r3, [pc, #204]	@ (80063d4 <HAL_RCC_OscConfig+0x6a4>)
 8006308:	2180      	movs	r1, #128	@ 0x80
 800630a:	0189      	lsls	r1, r1, #6
 800630c:	430a      	orrs	r2, r1
 800630e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006310:	f7fd f9a4 	bl	800365c <HAL_GetTick>
 8006314:	0003      	movs	r3, r0
 8006316:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006318:	e008      	b.n	800632c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800631a:	f7fd f99f 	bl	800365c <HAL_GetTick>
 800631e:	0002      	movs	r2, r0
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	2b02      	cmp	r3, #2
 8006326:	d901      	bls.n	800632c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8006328:	2303      	movs	r3, #3
 800632a:	e0ca      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800632c:	4b22      	ldr	r3, [pc, #136]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	2202      	movs	r2, #2
 8006332:	4013      	ands	r3, r2
 8006334:	d0f1      	beq.n	800631a <HAL_RCC_OscConfig+0x5ea>
 8006336:	e01e      	b.n	8006376 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006338:	4b1f      	ldr	r3, [pc, #124]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800633a:	689a      	ldr	r2, [r3, #8]
 800633c:	4b1e      	ldr	r3, [pc, #120]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800633e:	2101      	movs	r1, #1
 8006340:	438a      	bics	r2, r1
 8006342:	609a      	str	r2, [r3, #8]
 8006344:	4b23      	ldr	r3, [pc, #140]	@ (80063d4 <HAL_RCC_OscConfig+0x6a4>)
 8006346:	6a1a      	ldr	r2, [r3, #32]
 8006348:	4b22      	ldr	r3, [pc, #136]	@ (80063d4 <HAL_RCC_OscConfig+0x6a4>)
 800634a:	4923      	ldr	r1, [pc, #140]	@ (80063d8 <HAL_RCC_OscConfig+0x6a8>)
 800634c:	400a      	ands	r2, r1
 800634e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006350:	f7fd f984 	bl	800365c <HAL_GetTick>
 8006354:	0003      	movs	r3, r0
 8006356:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006358:	e008      	b.n	800636c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800635a:	f7fd f97f 	bl	800365c <HAL_GetTick>
 800635e:	0002      	movs	r2, r0
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	2b02      	cmp	r3, #2
 8006366:	d901      	bls.n	800636c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8006368:	2303      	movs	r3, #3
 800636a:	e0aa      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800636c:	4b12      	ldr	r3, [pc, #72]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	2202      	movs	r2, #2
 8006372:	4013      	ands	r3, r2
 8006374:	d1f1      	bne.n	800635a <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637a:	2b00      	cmp	r3, #0
 800637c:	d100      	bne.n	8006380 <HAL_RCC_OscConfig+0x650>
 800637e:	e09f      	b.n	80064c0 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	2b0c      	cmp	r3, #12
 8006384:	d100      	bne.n	8006388 <HAL_RCC_OscConfig+0x658>
 8006386:	e078      	b.n	800647a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800638c:	2b02      	cmp	r3, #2
 800638e:	d159      	bne.n	8006444 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006390:	4b09      	ldr	r3, [pc, #36]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	4b08      	ldr	r3, [pc, #32]	@ (80063b8 <HAL_RCC_OscConfig+0x688>)
 8006396:	4911      	ldr	r1, [pc, #68]	@ (80063dc <HAL_RCC_OscConfig+0x6ac>)
 8006398:	400a      	ands	r2, r1
 800639a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800639c:	f7fd f95e 	bl	800365c <HAL_GetTick>
 80063a0:	0003      	movs	r3, r0
 80063a2:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80063a4:	e01c      	b.n	80063e0 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80063a6:	f7fd f959 	bl	800365c <HAL_GetTick>
 80063aa:	0002      	movs	r2, r0
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	1ad3      	subs	r3, r2, r3
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	d915      	bls.n	80063e0 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80063b4:	2303      	movs	r3, #3
 80063b6:	e084      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
 80063b8:	40021000 	.word	0x40021000
 80063bc:	ffff1fff 	.word	0xffff1fff
 80063c0:	fffffeff 	.word	0xfffffeff
 80063c4:	40007000 	.word	0x40007000
 80063c8:	fffffbff 	.word	0xfffffbff
 80063cc:	00001388 	.word	0x00001388
 80063d0:	efffffff 	.word	0xefffffff
 80063d4:	40010000 	.word	0x40010000
 80063d8:	ffffdfff 	.word	0xffffdfff
 80063dc:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80063e0:	4b3a      	ldr	r3, [pc, #232]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 80063e2:	681a      	ldr	r2, [r3, #0]
 80063e4:	2380      	movs	r3, #128	@ 0x80
 80063e6:	049b      	lsls	r3, r3, #18
 80063e8:	4013      	ands	r3, r2
 80063ea:	d1dc      	bne.n	80063a6 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063ec:	4b37      	ldr	r3, [pc, #220]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 80063ee:	68db      	ldr	r3, [r3, #12]
 80063f0:	4a37      	ldr	r2, [pc, #220]	@ (80064d0 <HAL_RCC_OscConfig+0x7a0>)
 80063f2:	4013      	ands	r3, r2
 80063f4:	0019      	movs	r1, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063fe:	431a      	orrs	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006404:	431a      	orrs	r2, r3
 8006406:	4b31      	ldr	r3, [pc, #196]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 8006408:	430a      	orrs	r2, r1
 800640a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800640c:	4b2f      	ldr	r3, [pc, #188]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	4b2e      	ldr	r3, [pc, #184]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 8006412:	2180      	movs	r1, #128	@ 0x80
 8006414:	0449      	lsls	r1, r1, #17
 8006416:	430a      	orrs	r2, r1
 8006418:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800641a:	f7fd f91f 	bl	800365c <HAL_GetTick>
 800641e:	0003      	movs	r3, r0
 8006420:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006422:	e008      	b.n	8006436 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006424:	f7fd f91a 	bl	800365c <HAL_GetTick>
 8006428:	0002      	movs	r2, r0
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	2b02      	cmp	r3, #2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e045      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8006436:	4b25      	ldr	r3, [pc, #148]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	2380      	movs	r3, #128	@ 0x80
 800643c:	049b      	lsls	r3, r3, #18
 800643e:	4013      	ands	r3, r2
 8006440:	d0f0      	beq.n	8006424 <HAL_RCC_OscConfig+0x6f4>
 8006442:	e03d      	b.n	80064c0 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006444:	4b21      	ldr	r3, [pc, #132]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	4b20      	ldr	r3, [pc, #128]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 800644a:	4922      	ldr	r1, [pc, #136]	@ (80064d4 <HAL_RCC_OscConfig+0x7a4>)
 800644c:	400a      	ands	r2, r1
 800644e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006450:	f7fd f904 	bl	800365c <HAL_GetTick>
 8006454:	0003      	movs	r3, r0
 8006456:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8006458:	e008      	b.n	800646c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800645a:	f7fd f8ff 	bl	800365c <HAL_GetTick>
 800645e:	0002      	movs	r2, r0
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	2b02      	cmp	r3, #2
 8006466:	d901      	bls.n	800646c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8006468:	2303      	movs	r3, #3
 800646a:	e02a      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800646c:	4b17      	ldr	r3, [pc, #92]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	2380      	movs	r3, #128	@ 0x80
 8006472:	049b      	lsls	r3, r3, #18
 8006474:	4013      	ands	r3, r2
 8006476:	d1f0      	bne.n	800645a <HAL_RCC_OscConfig+0x72a>
 8006478:	e022      	b.n	80064c0 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800647e:	2b01      	cmp	r3, #1
 8006480:	d101      	bne.n	8006486 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e01d      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006486:	4b11      	ldr	r3, [pc, #68]	@ (80064cc <HAL_RCC_OscConfig+0x79c>)
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800648c:	69ba      	ldr	r2, [r7, #24]
 800648e:	2380      	movs	r3, #128	@ 0x80
 8006490:	025b      	lsls	r3, r3, #9
 8006492:	401a      	ands	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006498:	429a      	cmp	r2, r3
 800649a:	d10f      	bne.n	80064bc <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800649c:	69ba      	ldr	r2, [r7, #24]
 800649e:	23f0      	movs	r3, #240	@ 0xf0
 80064a0:	039b      	lsls	r3, r3, #14
 80064a2:	401a      	ands	r2, r3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d107      	bne.n	80064bc <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80064ac:	69ba      	ldr	r2, [r7, #24]
 80064ae:	23c0      	movs	r3, #192	@ 0xc0
 80064b0:	041b      	lsls	r3, r3, #16
 80064b2:	401a      	ands	r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80064b8:	429a      	cmp	r2, r3
 80064ba:	d001      	beq.n	80064c0 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e000      	b.n	80064c2 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80064c0:	2300      	movs	r3, #0
}
 80064c2:	0018      	movs	r0, r3
 80064c4:	46bd      	mov	sp, r7
 80064c6:	b00a      	add	sp, #40	@ 0x28
 80064c8:	bdb0      	pop	{r4, r5, r7, pc}
 80064ca:	46c0      	nop			@ (mov r8, r8)
 80064cc:	40021000 	.word	0x40021000
 80064d0:	ff02ffff 	.word	0xff02ffff
 80064d4:	feffffff 	.word	0xfeffffff

080064d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064d8:	b5b0      	push	{r4, r5, r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
 80064e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d101      	bne.n	80064ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e128      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80064ec:	4b96      	ldr	r3, [pc, #600]	@ (8006748 <HAL_RCC_ClockConfig+0x270>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2201      	movs	r2, #1
 80064f2:	4013      	ands	r3, r2
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d91e      	bls.n	8006538 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064fa:	4b93      	ldr	r3, [pc, #588]	@ (8006748 <HAL_RCC_ClockConfig+0x270>)
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	2201      	movs	r2, #1
 8006500:	4393      	bics	r3, r2
 8006502:	0019      	movs	r1, r3
 8006504:	4b90      	ldr	r3, [pc, #576]	@ (8006748 <HAL_RCC_ClockConfig+0x270>)
 8006506:	683a      	ldr	r2, [r7, #0]
 8006508:	430a      	orrs	r2, r1
 800650a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800650c:	f7fd f8a6 	bl	800365c <HAL_GetTick>
 8006510:	0003      	movs	r3, r0
 8006512:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006514:	e009      	b.n	800652a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006516:	f7fd f8a1 	bl	800365c <HAL_GetTick>
 800651a:	0002      	movs	r2, r0
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	4a8a      	ldr	r2, [pc, #552]	@ (800674c <HAL_RCC_ClockConfig+0x274>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d901      	bls.n	800652a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e109      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800652a:	4b87      	ldr	r3, [pc, #540]	@ (8006748 <HAL_RCC_ClockConfig+0x270>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2201      	movs	r2, #1
 8006530:	4013      	ands	r3, r2
 8006532:	683a      	ldr	r2, [r7, #0]
 8006534:	429a      	cmp	r2, r3
 8006536:	d1ee      	bne.n	8006516 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2202      	movs	r2, #2
 800653e:	4013      	ands	r3, r2
 8006540:	d009      	beq.n	8006556 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006542:	4b83      	ldr	r3, [pc, #524]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	22f0      	movs	r2, #240	@ 0xf0
 8006548:	4393      	bics	r3, r2
 800654a:	0019      	movs	r1, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	689a      	ldr	r2, [r3, #8]
 8006550:	4b7f      	ldr	r3, [pc, #508]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 8006552:	430a      	orrs	r2, r1
 8006554:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	2201      	movs	r2, #1
 800655c:	4013      	ands	r3, r2
 800655e:	d100      	bne.n	8006562 <HAL_RCC_ClockConfig+0x8a>
 8006560:	e089      	b.n	8006676 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	2b02      	cmp	r3, #2
 8006568:	d107      	bne.n	800657a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800656a:	4b79      	ldr	r3, [pc, #484]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	2380      	movs	r3, #128	@ 0x80
 8006570:	029b      	lsls	r3, r3, #10
 8006572:	4013      	ands	r3, r2
 8006574:	d120      	bne.n	80065b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e0e1      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	2b03      	cmp	r3, #3
 8006580:	d107      	bne.n	8006592 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006582:	4b73      	ldr	r3, [pc, #460]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	2380      	movs	r3, #128	@ 0x80
 8006588:	049b      	lsls	r3, r3, #18
 800658a:	4013      	ands	r3, r2
 800658c:	d114      	bne.n	80065b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e0d5      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	2b01      	cmp	r3, #1
 8006598:	d106      	bne.n	80065a8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800659a:	4b6d      	ldr	r3, [pc, #436]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2204      	movs	r2, #4
 80065a0:	4013      	ands	r3, r2
 80065a2:	d109      	bne.n	80065b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e0ca      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80065a8:	4b69      	ldr	r3, [pc, #420]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	2380      	movs	r3, #128	@ 0x80
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4013      	ands	r3, r2
 80065b2:	d101      	bne.n	80065b8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e0c2      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80065b8:	4b65      	ldr	r3, [pc, #404]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	2203      	movs	r2, #3
 80065be:	4393      	bics	r3, r2
 80065c0:	0019      	movs	r1, r3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	4b62      	ldr	r3, [pc, #392]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 80065c8:	430a      	orrs	r2, r1
 80065ca:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80065cc:	f7fd f846 	bl	800365c <HAL_GetTick>
 80065d0:	0003      	movs	r3, r0
 80065d2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	685b      	ldr	r3, [r3, #4]
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d111      	bne.n	8006600 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80065dc:	e009      	b.n	80065f2 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065de:	f7fd f83d 	bl	800365c <HAL_GetTick>
 80065e2:	0002      	movs	r2, r0
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	1ad3      	subs	r3, r2, r3
 80065e8:	4a58      	ldr	r2, [pc, #352]	@ (800674c <HAL_RCC_ClockConfig+0x274>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d901      	bls.n	80065f2 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e0a5      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80065f2:	4b57      	ldr	r3, [pc, #348]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 80065f4:	68db      	ldr	r3, [r3, #12]
 80065f6:	220c      	movs	r2, #12
 80065f8:	4013      	ands	r3, r2
 80065fa:	2b08      	cmp	r3, #8
 80065fc:	d1ef      	bne.n	80065de <HAL_RCC_ClockConfig+0x106>
 80065fe:	e03a      	b.n	8006676 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	2b03      	cmp	r3, #3
 8006606:	d111      	bne.n	800662c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006608:	e009      	b.n	800661e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800660a:	f7fd f827 	bl	800365c <HAL_GetTick>
 800660e:	0002      	movs	r2, r0
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	4a4d      	ldr	r2, [pc, #308]	@ (800674c <HAL_RCC_ClockConfig+0x274>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d901      	bls.n	800661e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e08f      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800661e:	4b4c      	ldr	r3, [pc, #304]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	220c      	movs	r2, #12
 8006624:	4013      	ands	r3, r2
 8006626:	2b0c      	cmp	r3, #12
 8006628:	d1ef      	bne.n	800660a <HAL_RCC_ClockConfig+0x132>
 800662a:	e024      	b.n	8006676 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d11b      	bne.n	800666c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006634:	e009      	b.n	800664a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006636:	f7fd f811 	bl	800365c <HAL_GetTick>
 800663a:	0002      	movs	r2, r0
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	4a42      	ldr	r2, [pc, #264]	@ (800674c <HAL_RCC_ClockConfig+0x274>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d901      	bls.n	800664a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e079      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800664a:	4b41      	ldr	r3, [pc, #260]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	220c      	movs	r2, #12
 8006650:	4013      	ands	r3, r2
 8006652:	2b04      	cmp	r3, #4
 8006654:	d1ef      	bne.n	8006636 <HAL_RCC_ClockConfig+0x15e>
 8006656:	e00e      	b.n	8006676 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006658:	f7fd f800 	bl	800365c <HAL_GetTick>
 800665c:	0002      	movs	r2, r0
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	1ad3      	subs	r3, r2, r3
 8006662:	4a3a      	ldr	r2, [pc, #232]	@ (800674c <HAL_RCC_ClockConfig+0x274>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d901      	bls.n	800666c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e068      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800666c:	4b38      	ldr	r3, [pc, #224]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	220c      	movs	r2, #12
 8006672:	4013      	ands	r3, r2
 8006674:	d1f0      	bne.n	8006658 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006676:	4b34      	ldr	r3, [pc, #208]	@ (8006748 <HAL_RCC_ClockConfig+0x270>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	2201      	movs	r2, #1
 800667c:	4013      	ands	r3, r2
 800667e:	683a      	ldr	r2, [r7, #0]
 8006680:	429a      	cmp	r2, r3
 8006682:	d21e      	bcs.n	80066c2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006684:	4b30      	ldr	r3, [pc, #192]	@ (8006748 <HAL_RCC_ClockConfig+0x270>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2201      	movs	r2, #1
 800668a:	4393      	bics	r3, r2
 800668c:	0019      	movs	r1, r3
 800668e:	4b2e      	ldr	r3, [pc, #184]	@ (8006748 <HAL_RCC_ClockConfig+0x270>)
 8006690:	683a      	ldr	r2, [r7, #0]
 8006692:	430a      	orrs	r2, r1
 8006694:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006696:	f7fc ffe1 	bl	800365c <HAL_GetTick>
 800669a:	0003      	movs	r3, r0
 800669c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800669e:	e009      	b.n	80066b4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066a0:	f7fc ffdc 	bl	800365c <HAL_GetTick>
 80066a4:	0002      	movs	r2, r0
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	4a28      	ldr	r2, [pc, #160]	@ (800674c <HAL_RCC_ClockConfig+0x274>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d901      	bls.n	80066b4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80066b0:	2303      	movs	r3, #3
 80066b2:	e044      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066b4:	4b24      	ldr	r3, [pc, #144]	@ (8006748 <HAL_RCC_ClockConfig+0x270>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2201      	movs	r2, #1
 80066ba:	4013      	ands	r3, r2
 80066bc:	683a      	ldr	r2, [r7, #0]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d1ee      	bne.n	80066a0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2204      	movs	r2, #4
 80066c8:	4013      	ands	r3, r2
 80066ca:	d009      	beq.n	80066e0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066cc:	4b20      	ldr	r3, [pc, #128]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 80066ce:	68db      	ldr	r3, [r3, #12]
 80066d0:	4a20      	ldr	r2, [pc, #128]	@ (8006754 <HAL_RCC_ClockConfig+0x27c>)
 80066d2:	4013      	ands	r3, r2
 80066d4:	0019      	movs	r1, r3
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	68da      	ldr	r2, [r3, #12]
 80066da:	4b1d      	ldr	r3, [pc, #116]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 80066dc:	430a      	orrs	r2, r1
 80066de:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	2208      	movs	r2, #8
 80066e6:	4013      	ands	r3, r2
 80066e8:	d00a      	beq.n	8006700 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80066ea:	4b19      	ldr	r3, [pc, #100]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	4a1a      	ldr	r2, [pc, #104]	@ (8006758 <HAL_RCC_ClockConfig+0x280>)
 80066f0:	4013      	ands	r3, r2
 80066f2:	0019      	movs	r1, r3
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	691b      	ldr	r3, [r3, #16]
 80066f8:	00da      	lsls	r2, r3, #3
 80066fa:	4b15      	ldr	r3, [pc, #84]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 80066fc:	430a      	orrs	r2, r1
 80066fe:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006700:	f000 f832 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 8006704:	0001      	movs	r1, r0
 8006706:	4b12      	ldr	r3, [pc, #72]	@ (8006750 <HAL_RCC_ClockConfig+0x278>)
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	091b      	lsrs	r3, r3, #4
 800670c:	220f      	movs	r2, #15
 800670e:	4013      	ands	r3, r2
 8006710:	4a12      	ldr	r2, [pc, #72]	@ (800675c <HAL_RCC_ClockConfig+0x284>)
 8006712:	5cd3      	ldrb	r3, [r2, r3]
 8006714:	000a      	movs	r2, r1
 8006716:	40da      	lsrs	r2, r3
 8006718:	4b11      	ldr	r3, [pc, #68]	@ (8006760 <HAL_RCC_ClockConfig+0x288>)
 800671a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800671c:	4b11      	ldr	r3, [pc, #68]	@ (8006764 <HAL_RCC_ClockConfig+0x28c>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	250b      	movs	r5, #11
 8006722:	197c      	adds	r4, r7, r5
 8006724:	0018      	movs	r0, r3
 8006726:	f7fc fdaf 	bl	8003288 <HAL_InitTick>
 800672a:	0003      	movs	r3, r0
 800672c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800672e:	197b      	adds	r3, r7, r5
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d002      	beq.n	800673c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8006736:	197b      	adds	r3, r7, r5
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	e000      	b.n	800673e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800673c:	2300      	movs	r3, #0
}
 800673e:	0018      	movs	r0, r3
 8006740:	46bd      	mov	sp, r7
 8006742:	b004      	add	sp, #16
 8006744:	bdb0      	pop	{r4, r5, r7, pc}
 8006746:	46c0      	nop			@ (mov r8, r8)
 8006748:	40022000 	.word	0x40022000
 800674c:	00001388 	.word	0x00001388
 8006750:	40021000 	.word	0x40021000
 8006754:	fffff8ff 	.word	0xfffff8ff
 8006758:	ffffc7ff 	.word	0xffffc7ff
 800675c:	0800e634 	.word	0x0800e634
 8006760:	20000000 	.word	0x20000000
 8006764:	20000004 	.word	0x20000004

08006768 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b086      	sub	sp, #24
 800676c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800676e:	4b3c      	ldr	r3, [pc, #240]	@ (8006860 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	220c      	movs	r2, #12
 8006778:	4013      	ands	r3, r2
 800677a:	2b0c      	cmp	r3, #12
 800677c:	d013      	beq.n	80067a6 <HAL_RCC_GetSysClockFreq+0x3e>
 800677e:	d85c      	bhi.n	800683a <HAL_RCC_GetSysClockFreq+0xd2>
 8006780:	2b04      	cmp	r3, #4
 8006782:	d002      	beq.n	800678a <HAL_RCC_GetSysClockFreq+0x22>
 8006784:	2b08      	cmp	r3, #8
 8006786:	d00b      	beq.n	80067a0 <HAL_RCC_GetSysClockFreq+0x38>
 8006788:	e057      	b.n	800683a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800678a:	4b35      	ldr	r3, [pc, #212]	@ (8006860 <HAL_RCC_GetSysClockFreq+0xf8>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2210      	movs	r2, #16
 8006790:	4013      	ands	r3, r2
 8006792:	d002      	beq.n	800679a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006794:	4b33      	ldr	r3, [pc, #204]	@ (8006864 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006796:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8006798:	e05d      	b.n	8006856 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800679a:	4b33      	ldr	r3, [pc, #204]	@ (8006868 <HAL_RCC_GetSysClockFreq+0x100>)
 800679c:	613b      	str	r3, [r7, #16]
      break;
 800679e:	e05a      	b.n	8006856 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80067a0:	4b32      	ldr	r3, [pc, #200]	@ (800686c <HAL_RCC_GetSysClockFreq+0x104>)
 80067a2:	613b      	str	r3, [r7, #16]
      break;
 80067a4:	e057      	b.n	8006856 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	0c9b      	lsrs	r3, r3, #18
 80067aa:	220f      	movs	r2, #15
 80067ac:	4013      	ands	r3, r2
 80067ae:	4a30      	ldr	r2, [pc, #192]	@ (8006870 <HAL_RCC_GetSysClockFreq+0x108>)
 80067b0:	5cd3      	ldrb	r3, [r2, r3]
 80067b2:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	0d9b      	lsrs	r3, r3, #22
 80067b8:	2203      	movs	r2, #3
 80067ba:	4013      	ands	r3, r2
 80067bc:	3301      	adds	r3, #1
 80067be:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80067c0:	4b27      	ldr	r3, [pc, #156]	@ (8006860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80067c2:	68da      	ldr	r2, [r3, #12]
 80067c4:	2380      	movs	r3, #128	@ 0x80
 80067c6:	025b      	lsls	r3, r3, #9
 80067c8:	4013      	ands	r3, r2
 80067ca:	d00f      	beq.n	80067ec <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 80067cc:	68b9      	ldr	r1, [r7, #8]
 80067ce:	000a      	movs	r2, r1
 80067d0:	0152      	lsls	r2, r2, #5
 80067d2:	1a52      	subs	r2, r2, r1
 80067d4:	0193      	lsls	r3, r2, #6
 80067d6:	1a9b      	subs	r3, r3, r2
 80067d8:	00db      	lsls	r3, r3, #3
 80067da:	185b      	adds	r3, r3, r1
 80067dc:	025b      	lsls	r3, r3, #9
 80067de:	6879      	ldr	r1, [r7, #4]
 80067e0:	0018      	movs	r0, r3
 80067e2:	f7f9 fcad 	bl	8000140 <__udivsi3>
 80067e6:	0003      	movs	r3, r0
 80067e8:	617b      	str	r3, [r7, #20]
 80067ea:	e023      	b.n	8006834 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80067ec:	4b1c      	ldr	r3, [pc, #112]	@ (8006860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2210      	movs	r2, #16
 80067f2:	4013      	ands	r3, r2
 80067f4:	d00f      	beq.n	8006816 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 80067f6:	68b9      	ldr	r1, [r7, #8]
 80067f8:	000a      	movs	r2, r1
 80067fa:	0152      	lsls	r2, r2, #5
 80067fc:	1a52      	subs	r2, r2, r1
 80067fe:	0193      	lsls	r3, r2, #6
 8006800:	1a9b      	subs	r3, r3, r2
 8006802:	00db      	lsls	r3, r3, #3
 8006804:	185b      	adds	r3, r3, r1
 8006806:	021b      	lsls	r3, r3, #8
 8006808:	6879      	ldr	r1, [r7, #4]
 800680a:	0018      	movs	r0, r3
 800680c:	f7f9 fc98 	bl	8000140 <__udivsi3>
 8006810:	0003      	movs	r3, r0
 8006812:	617b      	str	r3, [r7, #20]
 8006814:	e00e      	b.n	8006834 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8006816:	68b9      	ldr	r1, [r7, #8]
 8006818:	000a      	movs	r2, r1
 800681a:	0152      	lsls	r2, r2, #5
 800681c:	1a52      	subs	r2, r2, r1
 800681e:	0193      	lsls	r3, r2, #6
 8006820:	1a9b      	subs	r3, r3, r2
 8006822:	00db      	lsls	r3, r3, #3
 8006824:	185b      	adds	r3, r3, r1
 8006826:	029b      	lsls	r3, r3, #10
 8006828:	6879      	ldr	r1, [r7, #4]
 800682a:	0018      	movs	r0, r3
 800682c:	f7f9 fc88 	bl	8000140 <__udivsi3>
 8006830:	0003      	movs	r3, r0
 8006832:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	613b      	str	r3, [r7, #16]
      break;
 8006838:	e00d      	b.n	8006856 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800683a:	4b09      	ldr	r3, [pc, #36]	@ (8006860 <HAL_RCC_GetSysClockFreq+0xf8>)
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	0b5b      	lsrs	r3, r3, #13
 8006840:	2207      	movs	r2, #7
 8006842:	4013      	ands	r3, r2
 8006844:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	3301      	adds	r3, #1
 800684a:	2280      	movs	r2, #128	@ 0x80
 800684c:	0212      	lsls	r2, r2, #8
 800684e:	409a      	lsls	r2, r3
 8006850:	0013      	movs	r3, r2
 8006852:	613b      	str	r3, [r7, #16]
      break;
 8006854:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006856:	693b      	ldr	r3, [r7, #16]
}
 8006858:	0018      	movs	r0, r3
 800685a:	46bd      	mov	sp, r7
 800685c:	b006      	add	sp, #24
 800685e:	bd80      	pop	{r7, pc}
 8006860:	40021000 	.word	0x40021000
 8006864:	003d0900 	.word	0x003d0900
 8006868:	00f42400 	.word	0x00f42400
 800686c:	007a1200 	.word	0x007a1200
 8006870:	0800e64c 	.word	0x0800e64c

08006874 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006878:	4b02      	ldr	r3, [pc, #8]	@ (8006884 <HAL_RCC_GetHCLKFreq+0x10>)
 800687a:	681b      	ldr	r3, [r3, #0]
}
 800687c:	0018      	movs	r0, r3
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	46c0      	nop			@ (mov r8, r8)
 8006884:	20000000 	.word	0x20000000

08006888 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800688c:	f7ff fff2 	bl	8006874 <HAL_RCC_GetHCLKFreq>
 8006890:	0001      	movs	r1, r0
 8006892:	4b06      	ldr	r3, [pc, #24]	@ (80068ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8006894:	68db      	ldr	r3, [r3, #12]
 8006896:	0a1b      	lsrs	r3, r3, #8
 8006898:	2207      	movs	r2, #7
 800689a:	4013      	ands	r3, r2
 800689c:	4a04      	ldr	r2, [pc, #16]	@ (80068b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800689e:	5cd3      	ldrb	r3, [r2, r3]
 80068a0:	40d9      	lsrs	r1, r3
 80068a2:	000b      	movs	r3, r1
}
 80068a4:	0018      	movs	r0, r3
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	46c0      	nop			@ (mov r8, r8)
 80068ac:	40021000 	.word	0x40021000
 80068b0:	0800e644 	.word	0x0800e644

080068b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80068b8:	f7ff ffdc 	bl	8006874 <HAL_RCC_GetHCLKFreq>
 80068bc:	0001      	movs	r1, r0
 80068be:	4b06      	ldr	r3, [pc, #24]	@ (80068d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	0adb      	lsrs	r3, r3, #11
 80068c4:	2207      	movs	r2, #7
 80068c6:	4013      	ands	r3, r2
 80068c8:	4a04      	ldr	r2, [pc, #16]	@ (80068dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80068ca:	5cd3      	ldrb	r3, [r2, r3]
 80068cc:	40d9      	lsrs	r1, r3
 80068ce:	000b      	movs	r3, r1
}
 80068d0:	0018      	movs	r0, r3
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	46c0      	nop			@ (mov r8, r8)
 80068d8:	40021000 	.word	0x40021000
 80068dc:	0800e644 	.word	0x0800e644

080068e0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	220f      	movs	r2, #15
 80068ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80068f0:	4b12      	ldr	r3, [pc, #72]	@ (800693c <HAL_RCC_GetClockConfig+0x5c>)
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	2203      	movs	r2, #3
 80068f6:	401a      	ands	r2, r3
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80068fc:	4b0f      	ldr	r3, [pc, #60]	@ (800693c <HAL_RCC_GetClockConfig+0x5c>)
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	22f0      	movs	r2, #240	@ 0xf0
 8006902:	401a      	ands	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006908:	4b0c      	ldr	r3, [pc, #48]	@ (800693c <HAL_RCC_GetClockConfig+0x5c>)
 800690a:	68da      	ldr	r2, [r3, #12]
 800690c:	23e0      	movs	r3, #224	@ 0xe0
 800690e:	00db      	lsls	r3, r3, #3
 8006910:	401a      	ands	r2, r3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006916:	4b09      	ldr	r3, [pc, #36]	@ (800693c <HAL_RCC_GetClockConfig+0x5c>)
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	08da      	lsrs	r2, r3, #3
 800691c:	23e0      	movs	r3, #224	@ 0xe0
 800691e:	00db      	lsls	r3, r3, #3
 8006920:	401a      	ands	r2, r3
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006926:	4b06      	ldr	r3, [pc, #24]	@ (8006940 <HAL_RCC_GetClockConfig+0x60>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	2201      	movs	r2, #1
 800692c:	401a      	ands	r2, r3
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	601a      	str	r2, [r3, #0]
}
 8006932:	46c0      	nop			@ (mov r8, r8)
 8006934:	46bd      	mov	sp, r7
 8006936:	b002      	add	sp, #8
 8006938:	bd80      	pop	{r7, pc}
 800693a:	46c0      	nop			@ (mov r8, r8)
 800693c:	40021000 	.word	0x40021000
 8006940:	40022000 	.word	0x40022000

08006944 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b086      	sub	sp, #24
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800694c:	2017      	movs	r0, #23
 800694e:	183b      	adds	r3, r7, r0
 8006950:	2200      	movs	r2, #0
 8006952:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2220      	movs	r2, #32
 800695a:	4013      	ands	r3, r2
 800695c:	d100      	bne.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800695e:	e0c7      	b.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006960:	4b9b      	ldr	r3, [pc, #620]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006962:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006964:	2380      	movs	r3, #128	@ 0x80
 8006966:	055b      	lsls	r3, r3, #21
 8006968:	4013      	ands	r3, r2
 800696a:	d109      	bne.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800696c:	4b98      	ldr	r3, [pc, #608]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800696e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006970:	4b97      	ldr	r3, [pc, #604]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006972:	2180      	movs	r1, #128	@ 0x80
 8006974:	0549      	lsls	r1, r1, #21
 8006976:	430a      	orrs	r2, r1
 8006978:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800697a:	183b      	adds	r3, r7, r0
 800697c:	2201      	movs	r2, #1
 800697e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006980:	4b94      	ldr	r3, [pc, #592]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	2380      	movs	r3, #128	@ 0x80
 8006986:	005b      	lsls	r3, r3, #1
 8006988:	4013      	ands	r3, r2
 800698a:	d11a      	bne.n	80069c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800698c:	4b91      	ldr	r3, [pc, #580]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	4b90      	ldr	r3, [pc, #576]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8006992:	2180      	movs	r1, #128	@ 0x80
 8006994:	0049      	lsls	r1, r1, #1
 8006996:	430a      	orrs	r2, r1
 8006998:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800699a:	f7fc fe5f 	bl	800365c <HAL_GetTick>
 800699e:	0003      	movs	r3, r0
 80069a0:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069a2:	e008      	b.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069a4:	f7fc fe5a 	bl	800365c <HAL_GetTick>
 80069a8:	0002      	movs	r2, r0
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	2b64      	cmp	r3, #100	@ 0x64
 80069b0:	d901      	bls.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 80069b2:	2303      	movs	r3, #3
 80069b4:	e107      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069b6:	4b87      	ldr	r3, [pc, #540]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	2380      	movs	r3, #128	@ 0x80
 80069bc:	005b      	lsls	r3, r3, #1
 80069be:	4013      	ands	r3, r2
 80069c0:	d0f0      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80069c2:	4b83      	ldr	r3, [pc, #524]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	23c0      	movs	r3, #192	@ 0xc0
 80069c8:	039b      	lsls	r3, r3, #14
 80069ca:	4013      	ands	r3, r2
 80069cc:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	685a      	ldr	r2, [r3, #4]
 80069d2:	23c0      	movs	r3, #192	@ 0xc0
 80069d4:	039b      	lsls	r3, r3, #14
 80069d6:	4013      	ands	r3, r2
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d013      	beq.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	685a      	ldr	r2, [r3, #4]
 80069e2:	23c0      	movs	r3, #192	@ 0xc0
 80069e4:	029b      	lsls	r3, r3, #10
 80069e6:	401a      	ands	r2, r3
 80069e8:	23c0      	movs	r3, #192	@ 0xc0
 80069ea:	029b      	lsls	r3, r3, #10
 80069ec:	429a      	cmp	r2, r3
 80069ee:	d10a      	bne.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80069f0:	4b77      	ldr	r3, [pc, #476]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	2380      	movs	r3, #128	@ 0x80
 80069f6:	029b      	lsls	r3, r3, #10
 80069f8:	401a      	ands	r2, r3
 80069fa:	2380      	movs	r3, #128	@ 0x80
 80069fc:	029b      	lsls	r3, r3, #10
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d101      	bne.n	8006a06 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e0df      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8006a06:	4b72      	ldr	r3, [pc, #456]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006a0a:	23c0      	movs	r3, #192	@ 0xc0
 8006a0c:	029b      	lsls	r3, r3, #10
 8006a0e:	4013      	ands	r3, r2
 8006a10:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d03b      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	23c0      	movs	r3, #192	@ 0xc0
 8006a1e:	029b      	lsls	r3, r3, #10
 8006a20:	4013      	ands	r3, r2
 8006a22:	68fa      	ldr	r2, [r7, #12]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d033      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	4013      	ands	r3, r2
 8006a30:	d02e      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8006a32:	4b67      	ldr	r3, [pc, #412]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a36:	4a68      	ldr	r2, [pc, #416]	@ (8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006a38:	4013      	ands	r3, r2
 8006a3a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006a3c:	4b64      	ldr	r3, [pc, #400]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006a40:	4b63      	ldr	r3, [pc, #396]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a42:	2180      	movs	r1, #128	@ 0x80
 8006a44:	0309      	lsls	r1, r1, #12
 8006a46:	430a      	orrs	r2, r1
 8006a48:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006a4a:	4b61      	ldr	r3, [pc, #388]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006a4e:	4b60      	ldr	r3, [pc, #384]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a50:	4962      	ldr	r1, [pc, #392]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8006a52:	400a      	ands	r2, r1
 8006a54:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8006a56:	4b5e      	ldr	r3, [pc, #376]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006a5c:	68fa      	ldr	r2, [r7, #12]
 8006a5e:	2380      	movs	r3, #128	@ 0x80
 8006a60:	005b      	lsls	r3, r3, #1
 8006a62:	4013      	ands	r3, r2
 8006a64:	d014      	beq.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a66:	f7fc fdf9 	bl	800365c <HAL_GetTick>
 8006a6a:	0003      	movs	r3, r0
 8006a6c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006a6e:	e009      	b.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a70:	f7fc fdf4 	bl	800365c <HAL_GetTick>
 8006a74:	0002      	movs	r2, r0
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	4a59      	ldr	r2, [pc, #356]	@ (8006be0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d901      	bls.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e0a0      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006a84:	4b52      	ldr	r3, [pc, #328]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006a86:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006a88:	2380      	movs	r3, #128	@ 0x80
 8006a8a:	009b      	lsls	r3, r3, #2
 8006a8c:	4013      	ands	r3, r2
 8006a8e:	d0ef      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2220      	movs	r2, #32
 8006a96:	4013      	ands	r3, r2
 8006a98:	d01f      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	685a      	ldr	r2, [r3, #4]
 8006a9e:	23c0      	movs	r3, #192	@ 0xc0
 8006aa0:	029b      	lsls	r3, r3, #10
 8006aa2:	401a      	ands	r2, r3
 8006aa4:	23c0      	movs	r3, #192	@ 0xc0
 8006aa6:	029b      	lsls	r3, r3, #10
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d10c      	bne.n	8006ac6 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8006aac:	4b48      	ldr	r3, [pc, #288]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a4c      	ldr	r2, [pc, #304]	@ (8006be4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	0019      	movs	r1, r3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	23c0      	movs	r3, #192	@ 0xc0
 8006abc:	039b      	lsls	r3, r3, #14
 8006abe:	401a      	ands	r2, r3
 8006ac0:	4b43      	ldr	r3, [pc, #268]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	601a      	str	r2, [r3, #0]
 8006ac6:	4b42      	ldr	r3, [pc, #264]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006ac8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685a      	ldr	r2, [r3, #4]
 8006ace:	23c0      	movs	r3, #192	@ 0xc0
 8006ad0:	029b      	lsls	r3, r3, #10
 8006ad2:	401a      	ands	r2, r3
 8006ad4:	4b3e      	ldr	r3, [pc, #248]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006ada:	2317      	movs	r3, #23
 8006adc:	18fb      	adds	r3, r7, r3
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d105      	bne.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ae4:	4b3a      	ldr	r3, [pc, #232]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006ae6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ae8:	4b39      	ldr	r3, [pc, #228]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006aea:	493f      	ldr	r1, [pc, #252]	@ (8006be8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 8006aec:	400a      	ands	r2, r1
 8006aee:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	2201      	movs	r2, #1
 8006af6:	4013      	ands	r3, r2
 8006af8:	d009      	beq.n	8006b0e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006afa:	4b35      	ldr	r3, [pc, #212]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006afe:	2203      	movs	r2, #3
 8006b00:	4393      	bics	r3, r2
 8006b02:	0019      	movs	r1, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	689a      	ldr	r2, [r3, #8]
 8006b08:	4b31      	ldr	r3, [pc, #196]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b0a:	430a      	orrs	r2, r1
 8006b0c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	2202      	movs	r2, #2
 8006b14:	4013      	ands	r3, r2
 8006b16:	d009      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006b18:	4b2d      	ldr	r3, [pc, #180]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b1c:	220c      	movs	r2, #12
 8006b1e:	4393      	bics	r3, r2
 8006b20:	0019      	movs	r1, r3
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	68da      	ldr	r2, [r3, #12]
 8006b26:	4b2a      	ldr	r3, [pc, #168]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b28:	430a      	orrs	r2, r1
 8006b2a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2204      	movs	r2, #4
 8006b32:	4013      	ands	r3, r2
 8006b34:	d009      	beq.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006b36:	4b26      	ldr	r3, [pc, #152]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b3a:	4a2c      	ldr	r2, [pc, #176]	@ (8006bec <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 8006b3c:	4013      	ands	r3, r2
 8006b3e:	0019      	movs	r1, r3
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	691a      	ldr	r2, [r3, #16]
 8006b44:	4b22      	ldr	r3, [pc, #136]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b46:	430a      	orrs	r2, r1
 8006b48:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2208      	movs	r2, #8
 8006b50:	4013      	ands	r3, r2
 8006b52:	d009      	beq.n	8006b68 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006b54:	4b1e      	ldr	r3, [pc, #120]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b58:	4a25      	ldr	r2, [pc, #148]	@ (8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8006b5a:	4013      	ands	r3, r2
 8006b5c:	0019      	movs	r1, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	695a      	ldr	r2, [r3, #20]
 8006b62:	4b1b      	ldr	r3, [pc, #108]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b64:	430a      	orrs	r2, r1
 8006b66:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	2380      	movs	r3, #128	@ 0x80
 8006b6e:	005b      	lsls	r3, r3, #1
 8006b70:	4013      	ands	r3, r2
 8006b72:	d009      	beq.n	8006b88 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006b74:	4b16      	ldr	r3, [pc, #88]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b78:	4a17      	ldr	r2, [pc, #92]	@ (8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8006b7a:	4013      	ands	r3, r2
 8006b7c:	0019      	movs	r1, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	699a      	ldr	r2, [r3, #24]
 8006b82:	4b13      	ldr	r3, [pc, #76]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b84:	430a      	orrs	r2, r1
 8006b86:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2240      	movs	r2, #64	@ 0x40
 8006b8e:	4013      	ands	r3, r2
 8006b90:	d009      	beq.n	8006ba6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006b92:	4b0f      	ldr	r3, [pc, #60]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006b94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b96:	4a17      	ldr	r2, [pc, #92]	@ (8006bf4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8006b98:	4013      	ands	r3, r2
 8006b9a:	0019      	movs	r1, r3
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a1a      	ldr	r2, [r3, #32]
 8006ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2280      	movs	r2, #128	@ 0x80
 8006bac:	4013      	ands	r3, r2
 8006bae:	d009      	beq.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006bb0:	4b07      	ldr	r3, [pc, #28]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bb4:	4a10      	ldr	r2, [pc, #64]	@ (8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	0019      	movs	r1, r3
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	69da      	ldr	r2, [r3, #28]
 8006bbe:	4b04      	ldr	r3, [pc, #16]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	0018      	movs	r0, r3
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	b006      	add	sp, #24
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	46c0      	nop			@ (mov r8, r8)
 8006bd0:	40021000 	.word	0x40021000
 8006bd4:	40007000 	.word	0x40007000
 8006bd8:	fffcffff 	.word	0xfffcffff
 8006bdc:	fff7ffff 	.word	0xfff7ffff
 8006be0:	00001388 	.word	0x00001388
 8006be4:	ffcfffff 	.word	0xffcfffff
 8006be8:	efffffff 	.word	0xefffffff
 8006bec:	fffff3ff 	.word	0xfffff3ff
 8006bf0:	ffffcfff 	.word	0xffffcfff
 8006bf4:	fbffffff 	.word	0xfbffffff
 8006bf8:	fff3ffff 	.word	0xfff3ffff

08006bfc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006bfc:	b5b0      	push	{r4, r5, r7, lr}
 8006bfe:	b084      	sub	sp, #16
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006c04:	230f      	movs	r3, #15
 8006c06:	18fb      	adds	r3, r7, r3
 8006c08:	2201      	movs	r2, #1
 8006c0a:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e088      	b.n	8006d28 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2221      	movs	r2, #33	@ 0x21
 8006c1a:	5c9b      	ldrb	r3, [r3, r2]
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d107      	bne.n	8006c32 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2220      	movs	r2, #32
 8006c26:	2100      	movs	r1, #0
 8006c28:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	0018      	movs	r0, r3
 8006c2e:	f7fc fa59 	bl	80030e4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2221      	movs	r2, #33	@ 0x21
 8006c36:	2102      	movs	r1, #2
 8006c38:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	68db      	ldr	r3, [r3, #12]
 8006c40:	2210      	movs	r2, #16
 8006c42:	4013      	ands	r3, r2
 8006c44:	2b10      	cmp	r3, #16
 8006c46:	d05f      	beq.n	8006d08 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	22ca      	movs	r2, #202	@ 0xca
 8006c4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2253      	movs	r2, #83	@ 0x53
 8006c56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006c58:	250f      	movs	r5, #15
 8006c5a:	197c      	adds	r4, r7, r5
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	0018      	movs	r0, r3
 8006c60:	f000 fb86 	bl	8007370 <RTC_EnterInitMode>
 8006c64:	0003      	movs	r3, r0
 8006c66:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8006c68:	0028      	movs	r0, r5
 8006c6a:	183b      	adds	r3, r7, r0
 8006c6c:	781b      	ldrb	r3, [r3, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d12c      	bne.n	8006ccc <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689a      	ldr	r2, [r3, #8]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	492c      	ldr	r1, [pc, #176]	@ (8006d30 <HAL_RTC_Init+0x134>)
 8006c7e:	400a      	ands	r2, r1
 8006c80:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	6899      	ldr	r1, [r3, #8]
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685a      	ldr	r2, [r3, #4]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	691b      	ldr	r3, [r3, #16]
 8006c90:	431a      	orrs	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	431a      	orrs	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	430a      	orrs	r2, r1
 8006c9e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	68d2      	ldr	r2, [r2, #12]
 8006ca8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6919      	ldr	r1, [r3, #16]
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	689b      	ldr	r3, [r3, #8]
 8006cb4:	041a      	lsls	r2, r3, #16
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	430a      	orrs	r2, r1
 8006cbc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006cbe:	183c      	adds	r4, r7, r0
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	0018      	movs	r0, r3
 8006cc4:	f000 fb98 	bl	80073f8 <RTC_ExitInitMode>
 8006cc8:	0003      	movs	r3, r0
 8006cca:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8006ccc:	230f      	movs	r3, #15
 8006cce:	18fb      	adds	r3, r7, r3
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d113      	bne.n	8006cfe <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2103      	movs	r1, #3
 8006ce2:	438a      	bics	r2, r1
 8006ce4:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	69da      	ldr	r2, [r3, #28]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	695b      	ldr	r3, [r3, #20]
 8006cf4:	431a      	orrs	r2, r3
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	22ff      	movs	r2, #255	@ 0xff
 8006d04:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d06:	e003      	b.n	8006d10 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006d08:	230f      	movs	r3, #15
 8006d0a:	18fb      	adds	r3, r7, r3
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8006d10:	230f      	movs	r3, #15
 8006d12:	18fb      	adds	r3, r7, r3
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d103      	bne.n	8006d22 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2221      	movs	r2, #33	@ 0x21
 8006d1e:	2101      	movs	r1, #1
 8006d20:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006d22:	230f      	movs	r3, #15
 8006d24:	18fb      	adds	r3, r7, r3
 8006d26:	781b      	ldrb	r3, [r3, #0]
}
 8006d28:	0018      	movs	r0, r3
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	b004      	add	sp, #16
 8006d2e:	bdb0      	pop	{r4, r5, r7, pc}
 8006d30:	ff8fffbf 	.word	0xff8fffbf

08006d34 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006d34:	b5b0      	push	{r4, r5, r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	60f8      	str	r0, [r7, #12]
 8006d3c:	60b9      	str	r1, [r7, #8]
 8006d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006d40:	2300      	movs	r3, #0
 8006d42:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2220      	movs	r2, #32
 8006d48:	5c9b      	ldrb	r3, [r3, r2]
 8006d4a:	2b01      	cmp	r3, #1
 8006d4c:	d101      	bne.n	8006d52 <HAL_RTC_SetTime+0x1e>
 8006d4e:	2302      	movs	r3, #2
 8006d50:	e092      	b.n	8006e78 <HAL_RTC_SetTime+0x144>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2220      	movs	r2, #32
 8006d56:	2101      	movs	r1, #1
 8006d58:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2221      	movs	r2, #33	@ 0x21
 8006d5e:	2102      	movs	r1, #2
 8006d60:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d125      	bne.n	8006db4 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	2240      	movs	r2, #64	@ 0x40
 8006d70:	4013      	ands	r3, r2
 8006d72:	d102      	bne.n	8006d7a <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	2200      	movs	r2, #0
 8006d78:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	781b      	ldrb	r3, [r3, #0]
 8006d7e:	0018      	movs	r0, r3
 8006d80:	f000 fb64 	bl	800744c <RTC_ByteToBcd2>
 8006d84:	0003      	movs	r3, r0
 8006d86:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	785b      	ldrb	r3, [r3, #1]
 8006d8c:	0018      	movs	r0, r3
 8006d8e:	f000 fb5d 	bl	800744c <RTC_ByteToBcd2>
 8006d92:	0003      	movs	r3, r0
 8006d94:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006d96:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	789b      	ldrb	r3, [r3, #2]
 8006d9c:	0018      	movs	r0, r3
 8006d9e:	f000 fb55 	bl	800744c <RTC_ByteToBcd2>
 8006da2:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006da4:	0022      	movs	r2, r4
 8006da6:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	78db      	ldrb	r3, [r3, #3]
 8006dac:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006dae:	4313      	orrs	r3, r2
 8006db0:	617b      	str	r3, [r7, #20]
 8006db2:	e017      	b.n	8006de4 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	2240      	movs	r2, #64	@ 0x40
 8006dbc:	4013      	ands	r3, r2
 8006dbe:	d102      	bne.n	8006dc6 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	785b      	ldrb	r3, [r3, #1]
 8006dd0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006dd2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006dd4:	68ba      	ldr	r2, [r7, #8]
 8006dd6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006dd8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006dda:	68bb      	ldr	r3, [r7, #8]
 8006ddc:	78db      	ldrb	r3, [r3, #3]
 8006dde:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006de0:	4313      	orrs	r3, r2
 8006de2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	22ca      	movs	r2, #202	@ 0xca
 8006dea:	625a      	str	r2, [r3, #36]	@ 0x24
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	2253      	movs	r2, #83	@ 0x53
 8006df2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006df4:	2513      	movs	r5, #19
 8006df6:	197c      	adds	r4, r7, r5
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	0018      	movs	r0, r3
 8006dfc:	f000 fab8 	bl	8007370 <RTC_EnterInitMode>
 8006e00:	0003      	movs	r3, r0
 8006e02:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8006e04:	0028      	movs	r0, r5
 8006e06:	183b      	adds	r3, r7, r0
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d120      	bne.n	8006e50 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	491a      	ldr	r1, [pc, #104]	@ (8006e80 <HAL_RTC_SetTime+0x14c>)
 8006e16:	400a      	ands	r2, r1
 8006e18:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	689a      	ldr	r2, [r3, #8]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4917      	ldr	r1, [pc, #92]	@ (8006e84 <HAL_RTC_SetTime+0x150>)
 8006e26:	400a      	ands	r2, r1
 8006e28:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	6899      	ldr	r1, [r3, #8]
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	68da      	ldr	r2, [r3, #12]
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	431a      	orrs	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006e42:	183c      	adds	r4, r7, r0
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	0018      	movs	r0, r3
 8006e48:	f000 fad6 	bl	80073f8 <RTC_ExitInitMode>
 8006e4c:	0003      	movs	r3, r0
 8006e4e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8006e50:	2313      	movs	r3, #19
 8006e52:	18fb      	adds	r3, r7, r3
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d103      	bne.n	8006e62 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2221      	movs	r2, #33	@ 0x21
 8006e5e:	2101      	movs	r1, #1
 8006e60:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	22ff      	movs	r2, #255	@ 0xff
 8006e68:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	2220      	movs	r2, #32
 8006e6e:	2100      	movs	r1, #0
 8006e70:	5499      	strb	r1, [r3, r2]

  return status;
 8006e72:	2313      	movs	r3, #19
 8006e74:	18fb      	adds	r3, r7, r3
 8006e76:	781b      	ldrb	r3, [r3, #0]
}
 8006e78:	0018      	movs	r0, r3
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	b006      	add	sp, #24
 8006e7e:	bdb0      	pop	{r4, r5, r7, pc}
 8006e80:	007f7f7f 	.word	0x007f7f7f
 8006e84:	fffbffff 	.word	0xfffbffff

08006e88 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006e88:	b5b0      	push	{r4, r5, r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2220      	movs	r2, #32
 8006e9c:	5c9b      	ldrb	r3, [r3, r2]
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d101      	bne.n	8006ea6 <HAL_RTC_SetDate+0x1e>
 8006ea2:	2302      	movs	r3, #2
 8006ea4:	e07e      	b.n	8006fa4 <HAL_RTC_SetDate+0x11c>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2220      	movs	r2, #32
 8006eaa:	2101      	movs	r1, #1
 8006eac:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	2221      	movs	r2, #33	@ 0x21
 8006eb2:	2102      	movs	r1, #2
 8006eb4:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d10e      	bne.n	8006eda <HAL_RTC_SetDate+0x52>
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	785b      	ldrb	r3, [r3, #1]
 8006ec0:	001a      	movs	r2, r3
 8006ec2:	2310      	movs	r3, #16
 8006ec4:	4013      	ands	r3, r2
 8006ec6:	d008      	beq.n	8006eda <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	785b      	ldrb	r3, [r3, #1]
 8006ecc:	2210      	movs	r2, #16
 8006ece:	4393      	bics	r3, r2
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	330a      	adds	r3, #10
 8006ed4:	b2da      	uxtb	r2, r3
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d11c      	bne.n	8006f1a <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	78db      	ldrb	r3, [r3, #3]
 8006ee4:	0018      	movs	r0, r3
 8006ee6:	f000 fab1 	bl	800744c <RTC_ByteToBcd2>
 8006eea:	0003      	movs	r3, r0
 8006eec:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	785b      	ldrb	r3, [r3, #1]
 8006ef2:	0018      	movs	r0, r3
 8006ef4:	f000 faaa 	bl	800744c <RTC_ByteToBcd2>
 8006ef8:	0003      	movs	r3, r0
 8006efa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006efc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	789b      	ldrb	r3, [r3, #2]
 8006f02:	0018      	movs	r0, r3
 8006f04:	f000 faa2 	bl	800744c <RTC_ByteToBcd2>
 8006f08:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006f0a:	0022      	movs	r2, r4
 8006f0c:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006f14:	4313      	orrs	r3, r2
 8006f16:	617b      	str	r3, [r7, #20]
 8006f18:	e00e      	b.n	8006f38 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006f1a:	68bb      	ldr	r3, [r7, #8]
 8006f1c:	78db      	ldrb	r3, [r3, #3]
 8006f1e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	785b      	ldrb	r3, [r3, #1]
 8006f24:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006f26:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006f28:	68ba      	ldr	r2, [r7, #8]
 8006f2a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006f2c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006f34:	4313      	orrs	r3, r2
 8006f36:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	22ca      	movs	r2, #202	@ 0xca
 8006f3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2253      	movs	r2, #83	@ 0x53
 8006f46:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006f48:	2513      	movs	r5, #19
 8006f4a:	197c      	adds	r4, r7, r5
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	0018      	movs	r0, r3
 8006f50:	f000 fa0e 	bl	8007370 <RTC_EnterInitMode>
 8006f54:	0003      	movs	r3, r0
 8006f56:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8006f58:	0028      	movs	r0, r5
 8006f5a:	183b      	adds	r3, r7, r0
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10c      	bne.n	8006f7c <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	4910      	ldr	r1, [pc, #64]	@ (8006fac <HAL_RTC_SetDate+0x124>)
 8006f6a:	400a      	ands	r2, r1
 8006f6c:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006f6e:	183c      	adds	r4, r7, r0
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	0018      	movs	r0, r3
 8006f74:	f000 fa40 	bl	80073f8 <RTC_ExitInitMode>
 8006f78:	0003      	movs	r3, r0
 8006f7a:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8006f7c:	2313      	movs	r3, #19
 8006f7e:	18fb      	adds	r3, r7, r3
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d103      	bne.n	8006f8e <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	2221      	movs	r2, #33	@ 0x21
 8006f8a:	2101      	movs	r1, #1
 8006f8c:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	22ff      	movs	r2, #255	@ 0xff
 8006f94:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2220      	movs	r2, #32
 8006f9a:	2100      	movs	r1, #0
 8006f9c:	5499      	strb	r1, [r3, r2]

  return status;
 8006f9e:	2313      	movs	r3, #19
 8006fa0:	18fb      	adds	r3, r7, r3
 8006fa2:	781b      	ldrb	r3, [r3, #0]
}
 8006fa4:	0018      	movs	r0, r3
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	b006      	add	sp, #24
 8006faa:	bdb0      	pop	{r4, r5, r7, pc}
 8006fac:	00ffff3f 	.word	0x00ffff3f

08006fb0 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006fb0:	b590      	push	{r4, r7, lr}
 8006fb2:	b089      	sub	sp, #36	@ 0x24
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006fbc:	4ba7      	ldr	r3, [pc, #668]	@ (800725c <HAL_RTC_SetAlarm_IT+0x2ac>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	22fa      	movs	r2, #250	@ 0xfa
 8006fc2:	01d1      	lsls	r1, r2, #7
 8006fc4:	0018      	movs	r0, r3
 8006fc6:	f7f9 f8bb 	bl	8000140 <__udivsi3>
 8006fca:	0003      	movs	r3, r0
 8006fcc:	001a      	movs	r2, r3
 8006fce:	0013      	movs	r3, r2
 8006fd0:	015b      	lsls	r3, r3, #5
 8006fd2:	1a9b      	subs	r3, r3, r2
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	189b      	adds	r3, r3, r2
 8006fd8:	00db      	lsls	r3, r3, #3
 8006fda:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8006fdc:	2300      	movs	r3, #0
 8006fde:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	5c9b      	ldrb	r3, [r3, r2]
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d101      	bne.n	8006ff2 <HAL_RTC_SetAlarm_IT+0x42>
 8006fee:	2302      	movs	r3, #2
 8006ff0:	e130      	b.n	8007254 <HAL_RTC_SetAlarm_IT+0x2a4>
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2220      	movs	r2, #32
 8006ff6:	2101      	movs	r1, #1
 8006ff8:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2221      	movs	r2, #33	@ 0x21
 8006ffe:	2102      	movs	r1, #2
 8007000:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d136      	bne.n	8007076 <HAL_RTC_SetAlarm_IT+0xc6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	2240      	movs	r2, #64	@ 0x40
 8007010:	4013      	ands	r3, r2
 8007012:	d102      	bne.n	800701a <HAL_RTC_SetAlarm_IT+0x6a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	2200      	movs	r2, #0
 8007018:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800701a:	68bb      	ldr	r3, [r7, #8]
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	0018      	movs	r0, r3
 8007020:	f000 fa14 	bl	800744c <RTC_ByteToBcd2>
 8007024:	0003      	movs	r3, r0
 8007026:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	785b      	ldrb	r3, [r3, #1]
 800702c:	0018      	movs	r0, r3
 800702e:	f000 fa0d 	bl	800744c <RTC_ByteToBcd2>
 8007032:	0003      	movs	r3, r0
 8007034:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007036:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	789b      	ldrb	r3, [r3, #2]
 800703c:	0018      	movs	r0, r3
 800703e:	f000 fa05 	bl	800744c <RTC_ByteToBcd2>
 8007042:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007044:	0022      	movs	r2, r4
 8007046:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	78db      	ldrb	r3, [r3, #3]
 800704c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800704e:	431a      	orrs	r2, r3
 8007050:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	2220      	movs	r2, #32
 8007056:	5c9b      	ldrb	r3, [r3, r2]
 8007058:	0018      	movs	r0, r3
 800705a:	f000 f9f7 	bl	800744c <RTC_ByteToBcd2>
 800705e:	0003      	movs	r3, r0
 8007060:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 8007062:	0022      	movs	r2, r4
 8007064:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800706a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8007070:	4313      	orrs	r3, r2
 8007072:	61fb      	str	r3, [r7, #28]
 8007074:	e022      	b.n	80070bc <HAL_RTC_SetAlarm_IT+0x10c>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	2240      	movs	r2, #64	@ 0x40
 800707e:	4013      	ands	r3, r2
 8007080:	d102      	bne.n	8007088 <HAL_RTC_SetAlarm_IT+0xd8>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	2200      	movs	r2, #0
 8007086:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007088:	68bb      	ldr	r3, [r7, #8]
 800708a:	781b      	ldrb	r3, [r3, #0]
 800708c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	785b      	ldrb	r3, [r3, #1]
 8007092:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8007094:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800709a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	78db      	ldrb	r3, [r3, #3]
 80070a0:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80070a2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	2120      	movs	r1, #32
 80070a8:	5c5b      	ldrb	r3, [r3, r1]
 80070aa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 80070ac:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80070b2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80070b8:	4313      	orrs	r3, r2
 80070ba:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 80070c4:	4313      	orrs	r3, r2
 80070c6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	22ca      	movs	r2, #202	@ 0xca
 80070ce:	625a      	str	r2, [r3, #36]	@ 0x24
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2253      	movs	r2, #83	@ 0x53
 80070d6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80070dc:	2380      	movs	r3, #128	@ 0x80
 80070de:	005b      	lsls	r3, r3, #1
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d146      	bne.n	8007172 <HAL_RTC_SetAlarm_IT+0x1c2>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	689a      	ldr	r2, [r3, #8]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	495c      	ldr	r1, [pc, #368]	@ (8007260 <HAL_RTC_SetAlarm_IT+0x2b0>)
 80070f0:	400a      	ands	r2, r1
 80070f2:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	22ff      	movs	r2, #255	@ 0xff
 80070fc:	401a      	ands	r2, r3
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4958      	ldr	r1, [pc, #352]	@ (8007264 <HAL_RTC_SetAlarm_IT+0x2b4>)
 8007104:	430a      	orrs	r2, r1
 8007106:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	3b01      	subs	r3, #1
 800710c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d10d      	bne.n	8007130 <HAL_RTC_SetAlarm_IT+0x180>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	22ff      	movs	r2, #255	@ 0xff
 800711a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2221      	movs	r2, #33	@ 0x21
 8007120:	2103      	movs	r1, #3
 8007122:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2220      	movs	r2, #32
 8007128:	2100      	movs	r1, #0
 800712a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800712c:	2303      	movs	r3, #3
 800712e:	e091      	b.n	8007254 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	68db      	ldr	r3, [r3, #12]
 8007136:	2201      	movs	r2, #1
 8007138:	4013      	ands	r3, r2
 800713a:	d0e5      	beq.n	8007108 <HAL_RTC_SetAlarm_IT+0x158>

  /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	69fa      	ldr	r2, [r7, #28]
 8007142:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	689a      	ldr	r2, [r3, #8]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2180      	movs	r1, #128	@ 0x80
 8007158:	0049      	lsls	r1, r1, #1
 800715a:	430a      	orrs	r2, r1
 800715c:	609a      	str	r2, [r3, #8]
    /* Enable Alarm A interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689a      	ldr	r2, [r3, #8]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	2180      	movs	r1, #128	@ 0x80
 800716a:	0149      	lsls	r1, r1, #5
 800716c:	430a      	orrs	r2, r1
 800716e:	609a      	str	r2, [r3, #8]
 8007170:	e055      	b.n	800721e <HAL_RTC_SetAlarm_IT+0x26e>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	689a      	ldr	r2, [r3, #8]
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	493a      	ldr	r1, [pc, #232]	@ (8007268 <HAL_RTC_SetAlarm_IT+0x2b8>)
 800717e:	400a      	ands	r2, r1
 8007180:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	22ff      	movs	r2, #255	@ 0xff
 800718a:	401a      	ands	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4936      	ldr	r1, [pc, #216]	@ (800726c <HAL_RTC_SetAlarm_IT+0x2bc>)
 8007192:	430a      	orrs	r2, r1
 8007194:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8007196:	4b31      	ldr	r3, [pc, #196]	@ (800725c <HAL_RTC_SetAlarm_IT+0x2ac>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	22fa      	movs	r2, #250	@ 0xfa
 800719c:	01d1      	lsls	r1, r2, #7
 800719e:	0018      	movs	r0, r3
 80071a0:	f7f8 ffce 	bl	8000140 <__udivsi3>
 80071a4:	0003      	movs	r3, r0
 80071a6:	001a      	movs	r2, r3
 80071a8:	0013      	movs	r3, r2
 80071aa:	015b      	lsls	r3, r3, #5
 80071ac:	1a9b      	subs	r3, r3, r2
 80071ae:	009b      	lsls	r3, r3, #2
 80071b0:	189b      	adds	r3, r3, r2
 80071b2:	00db      	lsls	r3, r3, #3
 80071b4:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	3b01      	subs	r3, #1
 80071ba:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10d      	bne.n	80071de <HAL_RTC_SetAlarm_IT+0x22e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	22ff      	movs	r2, #255	@ 0xff
 80071c8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2221      	movs	r2, #33	@ 0x21
 80071ce:	2103      	movs	r1, #3
 80071d0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2220      	movs	r2, #32
 80071d6:	2100      	movs	r1, #0
 80071d8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	e03a      	b.n	8007254 <HAL_RTC_SetAlarm_IT+0x2a4>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	2202      	movs	r2, #2
 80071e6:	4013      	ands	r3, r2
 80071e8:	d0e5      	beq.n	80071b6 <HAL_RTC_SetAlarm_IT+0x206>

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	69fa      	ldr	r2, [r7, #28]
 80071f0:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	69ba      	ldr	r2, [r7, #24]
 80071f8:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	689a      	ldr	r2, [r3, #8]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	2180      	movs	r1, #128	@ 0x80
 8007206:	0089      	lsls	r1, r1, #2
 8007208:	430a      	orrs	r2, r1
 800720a:	609a      	str	r2, [r3, #8]
    /* Enable Alarm B interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	689a      	ldr	r2, [r3, #8]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2180      	movs	r1, #128	@ 0x80
 8007218:	0189      	lsls	r1, r1, #6
 800721a:	430a      	orrs	r2, r1
 800721c:	609a      	str	r2, [r3, #8]
  }

  /* Enable and configure the EXTI line associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800721e:	4b14      	ldr	r3, [pc, #80]	@ (8007270 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	4b13      	ldr	r3, [pc, #76]	@ (8007270 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8007224:	2180      	movs	r1, #128	@ 0x80
 8007226:	0289      	lsls	r1, r1, #10
 8007228:	430a      	orrs	r2, r1
 800722a:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800722c:	4b10      	ldr	r3, [pc, #64]	@ (8007270 <HAL_RTC_SetAlarm_IT+0x2c0>)
 800722e:	689a      	ldr	r2, [r3, #8]
 8007230:	4b0f      	ldr	r3, [pc, #60]	@ (8007270 <HAL_RTC_SetAlarm_IT+0x2c0>)
 8007232:	2180      	movs	r1, #128	@ 0x80
 8007234:	0289      	lsls	r1, r1, #10
 8007236:	430a      	orrs	r2, r1
 8007238:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	22ff      	movs	r2, #255	@ 0xff
 8007240:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2221      	movs	r2, #33	@ 0x21
 8007246:	2101      	movs	r1, #1
 8007248:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2220      	movs	r2, #32
 800724e:	2100      	movs	r1, #0
 8007250:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007252:	2300      	movs	r3, #0
}
 8007254:	0018      	movs	r0, r3
 8007256:	46bd      	mov	sp, r7
 8007258:	b009      	add	sp, #36	@ 0x24
 800725a:	bd90      	pop	{r4, r7, pc}
 800725c:	20000000 	.word	0x20000000
 8007260:	fffffeff 	.word	0xfffffeff
 8007264:	fffffe7f 	.word	0xfffffe7f
 8007268:	fffffdff 	.word	0xfffffdff
 800726c:	fffffd7f 	.word	0xfffffd7f
 8007270:	40010400 	.word	0x40010400

08007274 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b082      	sub	sp, #8
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI flag associated to the RTC Alarm interrupt */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800727c:	4b21      	ldr	r3, [pc, #132]	@ (8007304 <HAL_RTC_AlarmIRQHandler+0x90>)
 800727e:	2280      	movs	r2, #128	@ 0x80
 8007280:	0292      	lsls	r2, r2, #10
 8007282:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	689a      	ldr	r2, [r3, #8]
 800728a:	2380      	movs	r3, #128	@ 0x80
 800728c:	015b      	lsls	r3, r3, #5
 800728e:	4013      	ands	r3, r2
 8007290:	d014      	beq.n	80072bc <HAL_RTC_AlarmIRQHandler+0x48>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68da      	ldr	r2, [r3, #12]
 8007298:	2380      	movs	r3, #128	@ 0x80
 800729a:	005b      	lsls	r3, r3, #1
 800729c:	4013      	ands	r3, r2
 800729e:	d00d      	beq.n	80072bc <HAL_RTC_AlarmIRQHandler+0x48>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	68db      	ldr	r3, [r3, #12]
 80072a6:	22ff      	movs	r2, #255	@ 0xff
 80072a8:	401a      	ands	r2, r3
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4916      	ldr	r1, [pc, #88]	@ (8007308 <HAL_RTC_AlarmIRQHandler+0x94>)
 80072b0:	430a      	orrs	r2, r1
 80072b2:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	0018      	movs	r0, r3
 80072b8:	f000 f82a 	bl	8007310 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	689a      	ldr	r2, [r3, #8]
 80072c2:	2380      	movs	r3, #128	@ 0x80
 80072c4:	019b      	lsls	r3, r3, #6
 80072c6:	4013      	ands	r3, r2
 80072c8:	d014      	beq.n	80072f4 <HAL_RTC_AlarmIRQHandler+0x80>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68da      	ldr	r2, [r3, #12]
 80072d0:	2380      	movs	r3, #128	@ 0x80
 80072d2:	009b      	lsls	r3, r3, #2
 80072d4:	4013      	ands	r3, r2
 80072d6:	d00d      	beq.n	80072f4 <HAL_RTC_AlarmIRQHandler+0x80>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	22ff      	movs	r2, #255	@ 0xff
 80072e0:	401a      	ands	r2, r3
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4909      	ldr	r1, [pc, #36]	@ (800730c <HAL_RTC_AlarmIRQHandler+0x98>)
 80072e8:	430a      	orrs	r2, r1
 80072ea:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	0018      	movs	r0, r3
 80072f0:	f000 f8cd 	bl	800748e <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2221      	movs	r2, #33	@ 0x21
 80072f8:	2101      	movs	r1, #1
 80072fa:	5499      	strb	r1, [r3, r2]
}
 80072fc:	46c0      	nop			@ (mov r8, r8)
 80072fe:	46bd      	mov	sp, r7
 8007300:	b002      	add	sp, #8
 8007302:	bd80      	pop	{r7, pc}
 8007304:	40010400 	.word	0x40010400
 8007308:	fffffe7f 	.word	0xfffffe7f
 800730c:	fffffd7f 	.word	0xfffffd7f

08007310 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b082      	sub	sp, #8
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8007318:	46c0      	nop			@ (mov r8, r8)
 800731a:	46bd      	mov	sp, r7
 800731c:	b002      	add	sp, #8
 800731e:	bd80      	pop	{r7, pc}

08007320 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007328:	2300      	movs	r3, #0
 800732a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a0e      	ldr	r2, [pc, #56]	@ (800736c <HAL_RTC_WaitForSynchro+0x4c>)
 8007332:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007334:	f7fc f992 	bl	800365c <HAL_GetTick>
 8007338:	0003      	movs	r3, r0
 800733a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800733c:	e00a      	b.n	8007354 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800733e:	f7fc f98d 	bl	800365c <HAL_GetTick>
 8007342:	0002      	movs	r2, r0
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	1ad2      	subs	r2, r2, r3
 8007348:	23fa      	movs	r3, #250	@ 0xfa
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	429a      	cmp	r2, r3
 800734e:	d901      	bls.n	8007354 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8007350:	2303      	movs	r3, #3
 8007352:	e006      	b.n	8007362 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	2220      	movs	r2, #32
 800735c:	4013      	ands	r3, r2
 800735e:	d0ee      	beq.n	800733e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	0018      	movs	r0, r3
 8007364:	46bd      	mov	sp, r7
 8007366:	b004      	add	sp, #16
 8007368:	bd80      	pop	{r7, pc}
 800736a:	46c0      	nop			@ (mov r8, r8)
 800736c:	0001ff5f 	.word	0x0001ff5f

08007370 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007378:	2300      	movs	r3, #0
 800737a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800737c:	230f      	movs	r3, #15
 800737e:	18fb      	adds	r3, r7, r3
 8007380:	2200      	movs	r2, #0
 8007382:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	2240      	movs	r2, #64	@ 0x40
 800738c:	4013      	ands	r3, r2
 800738e:	d12c      	bne.n	80073ea <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68da      	ldr	r2, [r3, #12]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	2180      	movs	r1, #128	@ 0x80
 800739c:	430a      	orrs	r2, r1
 800739e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80073a0:	f7fc f95c 	bl	800365c <HAL_GetTick>
 80073a4:	0003      	movs	r3, r0
 80073a6:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80073a8:	e014      	b.n	80073d4 <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80073aa:	f7fc f957 	bl	800365c <HAL_GetTick>
 80073ae:	0002      	movs	r2, r0
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	1ad2      	subs	r2, r2, r3
 80073b4:	200f      	movs	r0, #15
 80073b6:	183b      	adds	r3, r7, r0
 80073b8:	1839      	adds	r1, r7, r0
 80073ba:	7809      	ldrb	r1, [r1, #0]
 80073bc:	7019      	strb	r1, [r3, #0]
 80073be:	23fa      	movs	r3, #250	@ 0xfa
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	429a      	cmp	r2, r3
 80073c4:	d906      	bls.n	80073d4 <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2221      	movs	r2, #33	@ 0x21
 80073ca:	2104      	movs	r1, #4
 80073cc:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 80073ce:	183b      	adds	r3, r7, r0
 80073d0:	2201      	movs	r2, #1
 80073d2:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	2240      	movs	r2, #64	@ 0x40
 80073dc:	4013      	ands	r3, r2
 80073de:	d104      	bne.n	80073ea <RTC_EnterInitMode+0x7a>
 80073e0:	230f      	movs	r3, #15
 80073e2:	18fb      	adds	r3, r7, r3
 80073e4:	781b      	ldrb	r3, [r3, #0]
 80073e6:	2b01      	cmp	r3, #1
 80073e8:	d1df      	bne.n	80073aa <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 80073ea:	230f      	movs	r3, #15
 80073ec:	18fb      	adds	r3, r7, r3
 80073ee:	781b      	ldrb	r3, [r3, #0]
}
 80073f0:	0018      	movs	r0, r3
 80073f2:	46bd      	mov	sp, r7
 80073f4:	b004      	add	sp, #16
 80073f6:	bd80      	pop	{r7, pc}

080073f8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80073f8:	b590      	push	{r4, r7, lr}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007400:	240f      	movs	r4, #15
 8007402:	193b      	adds	r3, r7, r4
 8007404:	2200      	movs	r2, #0
 8007406:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68da      	ldr	r2, [r3, #12]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	2180      	movs	r1, #128	@ 0x80
 8007414:	438a      	bics	r2, r1
 8007416:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	2220      	movs	r2, #32
 8007420:	4013      	ands	r3, r2
 8007422:	d10c      	bne.n	800743e <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	0018      	movs	r0, r3
 8007428:	f7ff ff7a 	bl	8007320 <HAL_RTC_WaitForSynchro>
 800742c:	1e03      	subs	r3, r0, #0
 800742e:	d006      	beq.n	800743e <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2221      	movs	r2, #33	@ 0x21
 8007434:	2104      	movs	r1, #4
 8007436:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 8007438:	193b      	adds	r3, r7, r4
 800743a:	2201      	movs	r2, #1
 800743c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800743e:	230f      	movs	r3, #15
 8007440:	18fb      	adds	r3, r7, r3
 8007442:	781b      	ldrb	r3, [r3, #0]
}
 8007444:	0018      	movs	r0, r3
 8007446:	46bd      	mov	sp, r7
 8007448:	b005      	add	sp, #20
 800744a:	bd90      	pop	{r4, r7, pc}

0800744c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b084      	sub	sp, #16
 8007450:	af00      	add	r7, sp, #0
 8007452:	0002      	movs	r2, r0
 8007454:	1dfb      	adds	r3, r7, #7
 8007456:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8007458:	2300      	movs	r3, #0
 800745a:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800745c:	e007      	b.n	800746e <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	3301      	adds	r3, #1
 8007462:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8007464:	1dfb      	adds	r3, r7, #7
 8007466:	1dfa      	adds	r2, r7, #7
 8007468:	7812      	ldrb	r2, [r2, #0]
 800746a:	3a0a      	subs	r2, #10
 800746c:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 800746e:	1dfb      	adds	r3, r7, #7
 8007470:	781b      	ldrb	r3, [r3, #0]
 8007472:	2b09      	cmp	r3, #9
 8007474:	d8f3      	bhi.n	800745e <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	b2db      	uxtb	r3, r3
 800747a:	011b      	lsls	r3, r3, #4
 800747c:	b2da      	uxtb	r2, r3
 800747e:	1dfb      	adds	r3, r7, #7
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	4313      	orrs	r3, r2
 8007484:	b2db      	uxtb	r3, r3
}
 8007486:	0018      	movs	r0, r3
 8007488:	46bd      	mov	sp, r7
 800748a:	b004      	add	sp, #16
 800748c:	bd80      	pop	{r7, pc}

0800748e <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b082      	sub	sp, #8
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007496:	46c0      	nop			@ (mov r8, r8)
 8007498:	46bd      	mov	sp, r7
 800749a:	b002      	add	sp, #8
 800749c:	bd80      	pop	{r7, pc}
	...

080074a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b082      	sub	sp, #8
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d101      	bne.n	80074b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e083      	b.n	80075ba <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d109      	bne.n	80074ce <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	685a      	ldr	r2, [r3, #4]
 80074be:	2382      	movs	r3, #130	@ 0x82
 80074c0:	005b      	lsls	r3, r3, #1
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d009      	beq.n	80074da <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	61da      	str	r2, [r3, #28]
 80074cc:	e005      	b.n	80074da <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2251      	movs	r2, #81	@ 0x51
 80074e4:	5c9b      	ldrb	r3, [r3, r2]
 80074e6:	b2db      	uxtb	r3, r3
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d107      	bne.n	80074fc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2250      	movs	r2, #80	@ 0x50
 80074f0:	2100      	movs	r1, #0
 80074f2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	0018      	movs	r0, r3
 80074f8:	f7fb fe14 	bl	8003124 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2251      	movs	r2, #81	@ 0x51
 8007500:	2102      	movs	r1, #2
 8007502:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2140      	movs	r1, #64	@ 0x40
 8007510:	438a      	bics	r2, r1
 8007512:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	685a      	ldr	r2, [r3, #4]
 8007518:	2382      	movs	r3, #130	@ 0x82
 800751a:	005b      	lsls	r3, r3, #1
 800751c:	401a      	ands	r2, r3
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6899      	ldr	r1, [r3, #8]
 8007522:	2384      	movs	r3, #132	@ 0x84
 8007524:	021b      	lsls	r3, r3, #8
 8007526:	400b      	ands	r3, r1
 8007528:	431a      	orrs	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	68d9      	ldr	r1, [r3, #12]
 800752e:	2380      	movs	r3, #128	@ 0x80
 8007530:	011b      	lsls	r3, r3, #4
 8007532:	400b      	ands	r3, r1
 8007534:	431a      	orrs	r2, r3
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	2102      	movs	r1, #2
 800753c:	400b      	ands	r3, r1
 800753e:	431a      	orrs	r2, r3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	695b      	ldr	r3, [r3, #20]
 8007544:	2101      	movs	r1, #1
 8007546:	400b      	ands	r3, r1
 8007548:	431a      	orrs	r2, r3
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6999      	ldr	r1, [r3, #24]
 800754e:	2380      	movs	r3, #128	@ 0x80
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	400b      	ands	r3, r1
 8007554:	431a      	orrs	r2, r3
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	69db      	ldr	r3, [r3, #28]
 800755a:	2138      	movs	r1, #56	@ 0x38
 800755c:	400b      	ands	r3, r1
 800755e:	431a      	orrs	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a1b      	ldr	r3, [r3, #32]
 8007564:	2180      	movs	r1, #128	@ 0x80
 8007566:	400b      	ands	r3, r1
 8007568:	431a      	orrs	r2, r3
 800756a:	0011      	movs	r1, r2
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007570:	2380      	movs	r3, #128	@ 0x80
 8007572:	019b      	lsls	r3, r3, #6
 8007574:	401a      	ands	r2, r3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	430a      	orrs	r2, r1
 800757c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	699b      	ldr	r3, [r3, #24]
 8007582:	0c1b      	lsrs	r3, r3, #16
 8007584:	2204      	movs	r2, #4
 8007586:	4013      	ands	r3, r2
 8007588:	0019      	movs	r1, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800758e:	2210      	movs	r2, #16
 8007590:	401a      	ands	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	430a      	orrs	r2, r1
 8007598:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	69da      	ldr	r2, [r3, #28]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4907      	ldr	r1, [pc, #28]	@ (80075c4 <HAL_SPI_Init+0x124>)
 80075a6:	400a      	ands	r2, r1
 80075a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2251      	movs	r2, #81	@ 0x51
 80075b4:	2101      	movs	r1, #1
 80075b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	0018      	movs	r0, r3
 80075bc:	46bd      	mov	sp, r7
 80075be:	b002      	add	sp, #8
 80075c0:	bd80      	pop	{r7, pc}
 80075c2:	46c0      	nop			@ (mov r8, r8)
 80075c4:	fffff7ff 	.word	0xfffff7ff

080075c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b082      	sub	sp, #8
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d101      	bne.n	80075da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e032      	b.n	8007640 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2239      	movs	r2, #57	@ 0x39
 80075de:	5c9b      	ldrb	r3, [r3, r2]
 80075e0:	b2db      	uxtb	r3, r3
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d107      	bne.n	80075f6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2238      	movs	r2, #56	@ 0x38
 80075ea:	2100      	movs	r1, #0
 80075ec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	0018      	movs	r0, r3
 80075f2:	f000 f829 	bl	8007648 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	2239      	movs	r2, #57	@ 0x39
 80075fa:	2102      	movs	r1, #2
 80075fc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	3304      	adds	r3, #4
 8007606:	0019      	movs	r1, r3
 8007608:	0010      	movs	r0, r2
 800760a:	f000 f963 	bl	80078d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	223e      	movs	r2, #62	@ 0x3e
 8007612:	2101      	movs	r1, #1
 8007614:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	223a      	movs	r2, #58	@ 0x3a
 800761a:	2101      	movs	r1, #1
 800761c:	5499      	strb	r1, [r3, r2]
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	223b      	movs	r2, #59	@ 0x3b
 8007622:	2101      	movs	r1, #1
 8007624:	5499      	strb	r1, [r3, r2]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	223c      	movs	r2, #60	@ 0x3c
 800762a:	2101      	movs	r1, #1
 800762c:	5499      	strb	r1, [r3, r2]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	223d      	movs	r2, #61	@ 0x3d
 8007632:	2101      	movs	r1, #1
 8007634:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2239      	movs	r2, #57	@ 0x39
 800763a:	2101      	movs	r1, #1
 800763c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800763e:	2300      	movs	r3, #0
}
 8007640:	0018      	movs	r0, r3
 8007642:	46bd      	mov	sp, r7
 8007644:	b002      	add	sp, #8
 8007646:	bd80      	pop	{r7, pc}

08007648 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007650:	46c0      	nop			@ (mov r8, r8)
 8007652:	46bd      	mov	sp, r7
 8007654:	b002      	add	sp, #8
 8007656:	bd80      	pop	{r7, pc}

08007658 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2239      	movs	r2, #57	@ 0x39
 8007664:	5c9b      	ldrb	r3, [r3, r2]
 8007666:	b2db      	uxtb	r3, r3
 8007668:	2b01      	cmp	r3, #1
 800766a:	d001      	beq.n	8007670 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	e03b      	b.n	80076e8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2239      	movs	r2, #57	@ 0x39
 8007674:	2102      	movs	r1, #2
 8007676:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68da      	ldr	r2, [r3, #12]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2101      	movs	r1, #1
 8007684:	430a      	orrs	r2, r1
 8007686:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	2380      	movs	r3, #128	@ 0x80
 800768e:	05db      	lsls	r3, r3, #23
 8007690:	429a      	cmp	r2, r3
 8007692:	d00e      	beq.n	80076b2 <HAL_TIM_Base_Start_IT+0x5a>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a15      	ldr	r2, [pc, #84]	@ (80076f0 <HAL_TIM_Base_Start_IT+0x98>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d009      	beq.n	80076b2 <HAL_TIM_Base_Start_IT+0x5a>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	4a14      	ldr	r2, [pc, #80]	@ (80076f4 <HAL_TIM_Base_Start_IT+0x9c>)
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d004      	beq.n	80076b2 <HAL_TIM_Base_Start_IT+0x5a>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	4a12      	ldr	r2, [pc, #72]	@ (80076f8 <HAL_TIM_Base_Start_IT+0xa0>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d111      	bne.n	80076d6 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	2207      	movs	r2, #7
 80076ba:	4013      	ands	r3, r2
 80076bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2b06      	cmp	r3, #6
 80076c2:	d010      	beq.n	80076e6 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2101      	movs	r1, #1
 80076d0:	430a      	orrs	r2, r1
 80076d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076d4:	e007      	b.n	80076e6 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681a      	ldr	r2, [r3, #0]
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	2101      	movs	r1, #1
 80076e2:	430a      	orrs	r2, r1
 80076e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	0018      	movs	r0, r3
 80076ea:	46bd      	mov	sp, r7
 80076ec:	b004      	add	sp, #16
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	40000400 	.word	0x40000400
 80076f4:	40010800 	.word	0x40010800
 80076f8:	40011400 	.word	0x40011400

080076fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	2202      	movs	r2, #2
 8007718:	4013      	ands	r3, r2
 800771a:	d021      	beq.n	8007760 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2202      	movs	r2, #2
 8007720:	4013      	ands	r3, r2
 8007722:	d01d      	beq.n	8007760 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2203      	movs	r2, #3
 800772a:	4252      	negs	r2, r2
 800772c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2201      	movs	r2, #1
 8007732:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	699b      	ldr	r3, [r3, #24]
 800773a:	2203      	movs	r2, #3
 800773c:	4013      	ands	r3, r2
 800773e:	d004      	beq.n	800774a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	0018      	movs	r0, r3
 8007744:	f000 f8ae 	bl	80078a4 <HAL_TIM_IC_CaptureCallback>
 8007748:	e007      	b.n	800775a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	0018      	movs	r0, r3
 800774e:	f000 f8a1 	bl	8007894 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	0018      	movs	r0, r3
 8007756:	f000 f8ad 	bl	80078b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	2204      	movs	r2, #4
 8007764:	4013      	ands	r3, r2
 8007766:	d022      	beq.n	80077ae <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2204      	movs	r2, #4
 800776c:	4013      	ands	r3, r2
 800776e:	d01e      	beq.n	80077ae <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2205      	movs	r2, #5
 8007776:	4252      	negs	r2, r2
 8007778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2202      	movs	r2, #2
 800777e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	699a      	ldr	r2, [r3, #24]
 8007786:	23c0      	movs	r3, #192	@ 0xc0
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	4013      	ands	r3, r2
 800778c:	d004      	beq.n	8007798 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	0018      	movs	r0, r3
 8007792:	f000 f887 	bl	80078a4 <HAL_TIM_IC_CaptureCallback>
 8007796:	e007      	b.n	80077a8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	0018      	movs	r0, r3
 800779c:	f000 f87a 	bl	8007894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	0018      	movs	r0, r3
 80077a4:	f000 f886 	bl	80078b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2200      	movs	r2, #0
 80077ac:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	2208      	movs	r2, #8
 80077b2:	4013      	ands	r3, r2
 80077b4:	d021      	beq.n	80077fa <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2208      	movs	r2, #8
 80077ba:	4013      	ands	r3, r2
 80077bc:	d01d      	beq.n	80077fa <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	2209      	movs	r2, #9
 80077c4:	4252      	negs	r2, r2
 80077c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2204      	movs	r2, #4
 80077cc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	69db      	ldr	r3, [r3, #28]
 80077d4:	2203      	movs	r2, #3
 80077d6:	4013      	ands	r3, r2
 80077d8:	d004      	beq.n	80077e4 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	0018      	movs	r0, r3
 80077de:	f000 f861 	bl	80078a4 <HAL_TIM_IC_CaptureCallback>
 80077e2:	e007      	b.n	80077f4 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	0018      	movs	r0, r3
 80077e8:	f000 f854 	bl	8007894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	0018      	movs	r0, r3
 80077f0:	f000 f860 	bl	80078b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2200      	movs	r2, #0
 80077f8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	2210      	movs	r2, #16
 80077fe:	4013      	ands	r3, r2
 8007800:	d022      	beq.n	8007848 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	2210      	movs	r2, #16
 8007806:	4013      	ands	r3, r2
 8007808:	d01e      	beq.n	8007848 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	2211      	movs	r2, #17
 8007810:	4252      	negs	r2, r2
 8007812:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2208      	movs	r2, #8
 8007818:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	69da      	ldr	r2, [r3, #28]
 8007820:	23c0      	movs	r3, #192	@ 0xc0
 8007822:	009b      	lsls	r3, r3, #2
 8007824:	4013      	ands	r3, r2
 8007826:	d004      	beq.n	8007832 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	0018      	movs	r0, r3
 800782c:	f000 f83a 	bl	80078a4 <HAL_TIM_IC_CaptureCallback>
 8007830:	e007      	b.n	8007842 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	0018      	movs	r0, r3
 8007836:	f000 f82d 	bl	8007894 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	0018      	movs	r0, r3
 800783e:	f000 f839 	bl	80078b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	2201      	movs	r2, #1
 800784c:	4013      	ands	r3, r2
 800784e:	d00c      	beq.n	800786a <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2201      	movs	r2, #1
 8007854:	4013      	ands	r3, r2
 8007856:	d008      	beq.n	800786a <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	2202      	movs	r2, #2
 800785e:	4252      	negs	r2, r2
 8007860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	0018      	movs	r0, r3
 8007866:	f7fb fb79 	bl	8002f5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	2240      	movs	r2, #64	@ 0x40
 800786e:	4013      	ands	r3, r2
 8007870:	d00c      	beq.n	800788c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	2240      	movs	r2, #64	@ 0x40
 8007876:	4013      	ands	r3, r2
 8007878:	d008      	beq.n	800788c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2241      	movs	r2, #65	@ 0x41
 8007880:	4252      	negs	r2, r2
 8007882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	0018      	movs	r0, r3
 8007888:	f000 f81c 	bl	80078c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800788c:	46c0      	nop			@ (mov r8, r8)
 800788e:	46bd      	mov	sp, r7
 8007890:	b004      	add	sp, #16
 8007892:	bd80      	pop	{r7, pc}

08007894 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800789c:	46c0      	nop			@ (mov r8, r8)
 800789e:	46bd      	mov	sp, r7
 80078a0:	b002      	add	sp, #8
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078ac:	46c0      	nop			@ (mov r8, r8)
 80078ae:	46bd      	mov	sp, r7
 80078b0:	b002      	add	sp, #8
 80078b2:	bd80      	pop	{r7, pc}

080078b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078bc:	46c0      	nop			@ (mov r8, r8)
 80078be:	46bd      	mov	sp, r7
 80078c0:	b002      	add	sp, #8
 80078c2:	bd80      	pop	{r7, pc}

080078c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b082      	sub	sp, #8
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078cc:	46c0      	nop			@ (mov r8, r8)
 80078ce:	46bd      	mov	sp, r7
 80078d0:	b002      	add	sp, #8
 80078d2:	bd80      	pop	{r7, pc}

080078d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078e4:	687a      	ldr	r2, [r7, #4]
 80078e6:	2380      	movs	r3, #128	@ 0x80
 80078e8:	05db      	lsls	r3, r3, #23
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d00b      	beq.n	8007906 <TIM_Base_SetConfig+0x32>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a26      	ldr	r2, [pc, #152]	@ (800798c <TIM_Base_SetConfig+0xb8>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d007      	beq.n	8007906 <TIM_Base_SetConfig+0x32>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a25      	ldr	r2, [pc, #148]	@ (8007990 <TIM_Base_SetConfig+0xbc>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d003      	beq.n	8007906 <TIM_Base_SetConfig+0x32>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a24      	ldr	r2, [pc, #144]	@ (8007994 <TIM_Base_SetConfig+0xc0>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d108      	bne.n	8007918 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2270      	movs	r2, #112	@ 0x70
 800790a:	4393      	bics	r3, r2
 800790c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	4313      	orrs	r3, r2
 8007916:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	2380      	movs	r3, #128	@ 0x80
 800791c:	05db      	lsls	r3, r3, #23
 800791e:	429a      	cmp	r2, r3
 8007920:	d00b      	beq.n	800793a <TIM_Base_SetConfig+0x66>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a19      	ldr	r2, [pc, #100]	@ (800798c <TIM_Base_SetConfig+0xb8>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d007      	beq.n	800793a <TIM_Base_SetConfig+0x66>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4a18      	ldr	r2, [pc, #96]	@ (8007990 <TIM_Base_SetConfig+0xbc>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d003      	beq.n	800793a <TIM_Base_SetConfig+0x66>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	4a17      	ldr	r2, [pc, #92]	@ (8007994 <TIM_Base_SetConfig+0xc0>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d108      	bne.n	800794c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	4a16      	ldr	r2, [pc, #88]	@ (8007998 <TIM_Base_SetConfig+0xc4>)
 800793e:	4013      	ands	r3, r2
 8007940:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	68db      	ldr	r3, [r3, #12]
 8007946:	68fa      	ldr	r2, [r7, #12]
 8007948:	4313      	orrs	r3, r2
 800794a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2280      	movs	r2, #128	@ 0x80
 8007950:	4393      	bics	r3, r2
 8007952:	001a      	movs	r2, r3
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	691b      	ldr	r3, [r3, #16]
 8007958:	4313      	orrs	r3, r2
 800795a:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800795c:	683b      	ldr	r3, [r7, #0]
 800795e:	689a      	ldr	r2, [r3, #8]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	2204      	movs	r2, #4
 8007972:	431a      	orrs	r2, r3
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	68fa      	ldr	r2, [r7, #12]
 8007982:	601a      	str	r2, [r3, #0]
}
 8007984:	46c0      	nop			@ (mov r8, r8)
 8007986:	46bd      	mov	sp, r7
 8007988:	b004      	add	sp, #16
 800798a:	bd80      	pop	{r7, pc}
 800798c:	40000400 	.word	0x40000400
 8007990:	40010800 	.word	0x40010800
 8007994:	40011400 	.word	0x40011400
 8007998:	fffffcff 	.word	0xfffffcff

0800799c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b082      	sub	sp, #8
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d101      	bne.n	80079ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e044      	b.n	8007a38 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d107      	bne.n	80079c6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2278      	movs	r2, #120	@ 0x78
 80079ba:	2100      	movs	r1, #0
 80079bc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	0018      	movs	r0, r3
 80079c2:	f7fb fc15 	bl	80031f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2224      	movs	r2, #36	@ 0x24
 80079ca:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681a      	ldr	r2, [r3, #0]
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	2101      	movs	r1, #1
 80079d8:	438a      	bics	r2, r1
 80079da:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d003      	beq.n	80079ec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	0018      	movs	r0, r3
 80079e8:	f000 fe86 	bl	80086f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	0018      	movs	r0, r3
 80079f0:	f000 fbe4 	bl	80081bc <UART_SetConfig>
 80079f4:	0003      	movs	r3, r0
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d101      	bne.n	80079fe <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80079fa:	2301      	movs	r3, #1
 80079fc:	e01c      	b.n	8007a38 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	685a      	ldr	r2, [r3, #4]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	490d      	ldr	r1, [pc, #52]	@ (8007a40 <HAL_UART_Init+0xa4>)
 8007a0a:	400a      	ands	r2, r1
 8007a0c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	689a      	ldr	r2, [r3, #8]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	212a      	movs	r1, #42	@ 0x2a
 8007a1a:	438a      	bics	r2, r1
 8007a1c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2101      	movs	r1, #1
 8007a2a:	430a      	orrs	r2, r1
 8007a2c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	0018      	movs	r0, r3
 8007a32:	f000 ff15 	bl	8008860 <UART_CheckIdleState>
 8007a36:	0003      	movs	r3, r0
}
 8007a38:	0018      	movs	r0, r3
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	b002      	add	sp, #8
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	ffffb7ff 	.word	0xffffb7ff

08007a44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b08a      	sub	sp, #40	@ 0x28
 8007a48:	af02      	add	r7, sp, #8
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	603b      	str	r3, [r7, #0]
 8007a50:	1dbb      	adds	r3, r7, #6
 8007a52:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a58:	2b20      	cmp	r3, #32
 8007a5a:	d000      	beq.n	8007a5e <HAL_UART_Transmit+0x1a>
 8007a5c:	e08c      	b.n	8007b78 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d003      	beq.n	8007a6c <HAL_UART_Transmit+0x28>
 8007a64:	1dbb      	adds	r3, r7, #6
 8007a66:	881b      	ldrh	r3, [r3, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d101      	bne.n	8007a70 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	e084      	b.n	8007b7a <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	689a      	ldr	r2, [r3, #8]
 8007a74:	2380      	movs	r3, #128	@ 0x80
 8007a76:	015b      	lsls	r3, r3, #5
 8007a78:	429a      	cmp	r2, r3
 8007a7a:	d109      	bne.n	8007a90 <HAL_UART_Transmit+0x4c>
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	691b      	ldr	r3, [r3, #16]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d105      	bne.n	8007a90 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	2201      	movs	r2, #1
 8007a88:	4013      	ands	r3, r2
 8007a8a:	d001      	beq.n	8007a90 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e074      	b.n	8007b7a <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2284      	movs	r2, #132	@ 0x84
 8007a94:	2100      	movs	r1, #0
 8007a96:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2221      	movs	r2, #33	@ 0x21
 8007a9c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a9e:	f7fb fddd 	bl	800365c <HAL_GetTick>
 8007aa2:	0003      	movs	r3, r0
 8007aa4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	1dba      	adds	r2, r7, #6
 8007aaa:	2150      	movs	r1, #80	@ 0x50
 8007aac:	8812      	ldrh	r2, [r2, #0]
 8007aae:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	1dba      	adds	r2, r7, #6
 8007ab4:	2152      	movs	r1, #82	@ 0x52
 8007ab6:	8812      	ldrh	r2, [r2, #0]
 8007ab8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	689a      	ldr	r2, [r3, #8]
 8007abe:	2380      	movs	r3, #128	@ 0x80
 8007ac0:	015b      	lsls	r3, r3, #5
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d108      	bne.n	8007ad8 <HAL_UART_Transmit+0x94>
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	691b      	ldr	r3, [r3, #16]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d104      	bne.n	8007ad8 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	61bb      	str	r3, [r7, #24]
 8007ad6:	e003      	b.n	8007ae0 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007adc:	2300      	movs	r3, #0
 8007ade:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ae0:	e02f      	b.n	8007b42 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	9300      	str	r3, [sp, #0]
 8007aea:	0013      	movs	r3, r2
 8007aec:	2200      	movs	r2, #0
 8007aee:	2180      	movs	r1, #128	@ 0x80
 8007af0:	f000 ff5e 	bl	80089b0 <UART_WaitOnFlagUntilTimeout>
 8007af4:	1e03      	subs	r3, r0, #0
 8007af6:	d004      	beq.n	8007b02 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2220      	movs	r2, #32
 8007afc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007afe:	2303      	movs	r3, #3
 8007b00:	e03b      	b.n	8007b7a <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d10b      	bne.n	8007b20 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	881b      	ldrh	r3, [r3, #0]
 8007b0c:	001a      	movs	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	05d2      	lsls	r2, r2, #23
 8007b14:	0dd2      	lsrs	r2, r2, #23
 8007b16:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007b18:	69bb      	ldr	r3, [r7, #24]
 8007b1a:	3302      	adds	r3, #2
 8007b1c:	61bb      	str	r3, [r7, #24]
 8007b1e:	e007      	b.n	8007b30 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	781a      	ldrb	r2, [r3, #0]
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	3301      	adds	r3, #1
 8007b2e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2252      	movs	r2, #82	@ 0x52
 8007b34:	5a9b      	ldrh	r3, [r3, r2]
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	b299      	uxth	r1, r3
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2252      	movs	r2, #82	@ 0x52
 8007b40:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2252      	movs	r2, #82	@ 0x52
 8007b46:	5a9b      	ldrh	r3, [r3, r2]
 8007b48:	b29b      	uxth	r3, r3
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1c9      	bne.n	8007ae2 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b4e:	697a      	ldr	r2, [r7, #20]
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	0013      	movs	r3, r2
 8007b58:	2200      	movs	r2, #0
 8007b5a:	2140      	movs	r1, #64	@ 0x40
 8007b5c:	f000 ff28 	bl	80089b0 <UART_WaitOnFlagUntilTimeout>
 8007b60:	1e03      	subs	r3, r0, #0
 8007b62:	d004      	beq.n	8007b6e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	2220      	movs	r2, #32
 8007b68:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e005      	b.n	8007b7a <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2220      	movs	r2, #32
 8007b72:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007b74:	2300      	movs	r3, #0
 8007b76:	e000      	b.n	8007b7a <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8007b78:	2302      	movs	r3, #2
  }
}
 8007b7a:	0018      	movs	r0, r3
 8007b7c:	46bd      	mov	sp, r7
 8007b7e:	b008      	add	sp, #32
 8007b80:	bd80      	pop	{r7, pc}
	...

08007b84 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b84:	b590      	push	{r4, r7, lr}
 8007b86:	b0ab      	sub	sp, #172	@ 0xac
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	69db      	ldr	r3, [r3, #28]
 8007b92:	22a4      	movs	r2, #164	@ 0xa4
 8007b94:	18b9      	adds	r1, r7, r2
 8007b96:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	20a0      	movs	r0, #160	@ 0xa0
 8007ba0:	1839      	adds	r1, r7, r0
 8007ba2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	219c      	movs	r1, #156	@ 0x9c
 8007bac:	1879      	adds	r1, r7, r1
 8007bae:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007bb0:	0011      	movs	r1, r2
 8007bb2:	18bb      	adds	r3, r7, r2
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a99      	ldr	r2, [pc, #612]	@ (8007e1c <HAL_UART_IRQHandler+0x298>)
 8007bb8:	4013      	ands	r3, r2
 8007bba:	2298      	movs	r2, #152	@ 0x98
 8007bbc:	18bc      	adds	r4, r7, r2
 8007bbe:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007bc0:	18bb      	adds	r3, r7, r2
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d114      	bne.n	8007bf2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007bc8:	187b      	adds	r3, r7, r1
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2220      	movs	r2, #32
 8007bce:	4013      	ands	r3, r2
 8007bd0:	d00f      	beq.n	8007bf2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007bd2:	183b      	adds	r3, r7, r0
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	2220      	movs	r2, #32
 8007bd8:	4013      	ands	r3, r2
 8007bda:	d00a      	beq.n	8007bf2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d100      	bne.n	8007be6 <HAL_UART_IRQHandler+0x62>
 8007be4:	e2be      	b.n	8008164 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	0010      	movs	r0, r2
 8007bee:	4798      	blx	r3
      }
      return;
 8007bf0:	e2b8      	b.n	8008164 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007bf2:	2398      	movs	r3, #152	@ 0x98
 8007bf4:	18fb      	adds	r3, r7, r3
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d100      	bne.n	8007bfe <HAL_UART_IRQHandler+0x7a>
 8007bfc:	e114      	b.n	8007e28 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007bfe:	239c      	movs	r3, #156	@ 0x9c
 8007c00:	18fb      	adds	r3, r7, r3
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2201      	movs	r2, #1
 8007c06:	4013      	ands	r3, r2
 8007c08:	d106      	bne.n	8007c18 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007c0a:	23a0      	movs	r3, #160	@ 0xa0
 8007c0c:	18fb      	adds	r3, r7, r3
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	4a83      	ldr	r2, [pc, #524]	@ (8007e20 <HAL_UART_IRQHandler+0x29c>)
 8007c12:	4013      	ands	r3, r2
 8007c14:	d100      	bne.n	8007c18 <HAL_UART_IRQHandler+0x94>
 8007c16:	e107      	b.n	8007e28 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007c18:	23a4      	movs	r3, #164	@ 0xa4
 8007c1a:	18fb      	adds	r3, r7, r3
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	4013      	ands	r3, r2
 8007c22:	d012      	beq.n	8007c4a <HAL_UART_IRQHandler+0xc6>
 8007c24:	23a0      	movs	r3, #160	@ 0xa0
 8007c26:	18fb      	adds	r3, r7, r3
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	2380      	movs	r3, #128	@ 0x80
 8007c2c:	005b      	lsls	r3, r3, #1
 8007c2e:	4013      	ands	r3, r2
 8007c30:	d00b      	beq.n	8007c4a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	2201      	movs	r2, #1
 8007c38:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2284      	movs	r2, #132	@ 0x84
 8007c3e:	589b      	ldr	r3, [r3, r2]
 8007c40:	2201      	movs	r2, #1
 8007c42:	431a      	orrs	r2, r3
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2184      	movs	r1, #132	@ 0x84
 8007c48:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c4a:	23a4      	movs	r3, #164	@ 0xa4
 8007c4c:	18fb      	adds	r3, r7, r3
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	2202      	movs	r2, #2
 8007c52:	4013      	ands	r3, r2
 8007c54:	d011      	beq.n	8007c7a <HAL_UART_IRQHandler+0xf6>
 8007c56:	239c      	movs	r3, #156	@ 0x9c
 8007c58:	18fb      	adds	r3, r7, r3
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	4013      	ands	r3, r2
 8007c60:	d00b      	beq.n	8007c7a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	2202      	movs	r2, #2
 8007c68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2284      	movs	r2, #132	@ 0x84
 8007c6e:	589b      	ldr	r3, [r3, r2]
 8007c70:	2204      	movs	r2, #4
 8007c72:	431a      	orrs	r2, r3
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2184      	movs	r1, #132	@ 0x84
 8007c78:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007c7a:	23a4      	movs	r3, #164	@ 0xa4
 8007c7c:	18fb      	adds	r3, r7, r3
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2204      	movs	r2, #4
 8007c82:	4013      	ands	r3, r2
 8007c84:	d011      	beq.n	8007caa <HAL_UART_IRQHandler+0x126>
 8007c86:	239c      	movs	r3, #156	@ 0x9c
 8007c88:	18fb      	adds	r3, r7, r3
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	4013      	ands	r3, r2
 8007c90:	d00b      	beq.n	8007caa <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2204      	movs	r2, #4
 8007c98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2284      	movs	r2, #132	@ 0x84
 8007c9e:	589b      	ldr	r3, [r3, r2]
 8007ca0:	2202      	movs	r2, #2
 8007ca2:	431a      	orrs	r2, r3
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2184      	movs	r1, #132	@ 0x84
 8007ca8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007caa:	23a4      	movs	r3, #164	@ 0xa4
 8007cac:	18fb      	adds	r3, r7, r3
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2208      	movs	r2, #8
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	d017      	beq.n	8007ce6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007cb6:	23a0      	movs	r3, #160	@ 0xa0
 8007cb8:	18fb      	adds	r3, r7, r3
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2220      	movs	r2, #32
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	d105      	bne.n	8007cce <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007cc2:	239c      	movs	r3, #156	@ 0x9c
 8007cc4:	18fb      	adds	r3, r7, r3
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007ccc:	d00b      	beq.n	8007ce6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2208      	movs	r2, #8
 8007cd4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2284      	movs	r2, #132	@ 0x84
 8007cda:	589b      	ldr	r3, [r3, r2]
 8007cdc:	2208      	movs	r2, #8
 8007cde:	431a      	orrs	r2, r3
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2184      	movs	r1, #132	@ 0x84
 8007ce4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007ce6:	23a4      	movs	r3, #164	@ 0xa4
 8007ce8:	18fb      	adds	r3, r7, r3
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	2380      	movs	r3, #128	@ 0x80
 8007cee:	011b      	lsls	r3, r3, #4
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	d013      	beq.n	8007d1c <HAL_UART_IRQHandler+0x198>
 8007cf4:	23a0      	movs	r3, #160	@ 0xa0
 8007cf6:	18fb      	adds	r3, r7, r3
 8007cf8:	681a      	ldr	r2, [r3, #0]
 8007cfa:	2380      	movs	r3, #128	@ 0x80
 8007cfc:	04db      	lsls	r3, r3, #19
 8007cfe:	4013      	ands	r3, r2
 8007d00:	d00c      	beq.n	8007d1c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2280      	movs	r2, #128	@ 0x80
 8007d08:	0112      	lsls	r2, r2, #4
 8007d0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2284      	movs	r2, #132	@ 0x84
 8007d10:	589b      	ldr	r3, [r3, r2]
 8007d12:	2220      	movs	r2, #32
 8007d14:	431a      	orrs	r2, r3
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2184      	movs	r1, #132	@ 0x84
 8007d1a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2284      	movs	r2, #132	@ 0x84
 8007d20:	589b      	ldr	r3, [r3, r2]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d100      	bne.n	8007d28 <HAL_UART_IRQHandler+0x1a4>
 8007d26:	e21f      	b.n	8008168 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007d28:	23a4      	movs	r3, #164	@ 0xa4
 8007d2a:	18fb      	adds	r3, r7, r3
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2220      	movs	r2, #32
 8007d30:	4013      	ands	r3, r2
 8007d32:	d00e      	beq.n	8007d52 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007d34:	23a0      	movs	r3, #160	@ 0xa0
 8007d36:	18fb      	adds	r3, r7, r3
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	2220      	movs	r2, #32
 8007d3c:	4013      	ands	r3, r2
 8007d3e:	d008      	beq.n	8007d52 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d004      	beq.n	8007d52 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	0010      	movs	r0, r2
 8007d50:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2284      	movs	r2, #132	@ 0x84
 8007d56:	589b      	ldr	r3, [r3, r2]
 8007d58:	2194      	movs	r1, #148	@ 0x94
 8007d5a:	187a      	adds	r2, r7, r1
 8007d5c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	2240      	movs	r2, #64	@ 0x40
 8007d66:	4013      	ands	r3, r2
 8007d68:	2b40      	cmp	r3, #64	@ 0x40
 8007d6a:	d004      	beq.n	8007d76 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007d6c:	187b      	adds	r3, r7, r1
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2228      	movs	r2, #40	@ 0x28
 8007d72:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007d74:	d047      	beq.n	8007e06 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	0018      	movs	r0, r3
 8007d7a:	f000 fe89 	bl	8008a90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	689b      	ldr	r3, [r3, #8]
 8007d84:	2240      	movs	r2, #64	@ 0x40
 8007d86:	4013      	ands	r3, r2
 8007d88:	2b40      	cmp	r3, #64	@ 0x40
 8007d8a:	d137      	bne.n	8007dfc <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d8c:	f3ef 8310 	mrs	r3, PRIMASK
 8007d90:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8007d92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d94:	2090      	movs	r0, #144	@ 0x90
 8007d96:	183a      	adds	r2, r7, r0
 8007d98:	6013      	str	r3, [r2, #0]
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007da0:	f383 8810 	msr	PRIMASK, r3
}
 8007da4:	46c0      	nop			@ (mov r8, r8)
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	689a      	ldr	r2, [r3, #8]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2140      	movs	r1, #64	@ 0x40
 8007db2:	438a      	bics	r2, r1
 8007db4:	609a      	str	r2, [r3, #8]
 8007db6:	183b      	adds	r3, r7, r0
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007dbc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007dbe:	f383 8810 	msr	PRIMASK, r3
}
 8007dc2:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d012      	beq.n	8007df2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dd0:	4a14      	ldr	r2, [pc, #80]	@ (8007e24 <HAL_UART_IRQHandler+0x2a0>)
 8007dd2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dd8:	0018      	movs	r0, r3
 8007dda:	f7fb fe15 	bl	8003a08 <HAL_DMA_Abort_IT>
 8007dde:	1e03      	subs	r3, r0, #0
 8007de0:	d01a      	beq.n	8007e18 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007de6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007dec:	0018      	movs	r0, r3
 8007dee:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007df0:	e012      	b.n	8007e18 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	0018      	movs	r0, r3
 8007df6:	f000 f9cd 	bl	8008194 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007dfa:	e00d      	b.n	8007e18 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	0018      	movs	r0, r3
 8007e00:	f000 f9c8 	bl	8008194 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e04:	e008      	b.n	8007e18 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	0018      	movs	r0, r3
 8007e0a:	f000 f9c3 	bl	8008194 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2284      	movs	r2, #132	@ 0x84
 8007e12:	2100      	movs	r1, #0
 8007e14:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007e16:	e1a7      	b.n	8008168 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e18:	46c0      	nop			@ (mov r8, r8)
    return;
 8007e1a:	e1a5      	b.n	8008168 <HAL_UART_IRQHandler+0x5e4>
 8007e1c:	0000080f 	.word	0x0000080f
 8007e20:	04000120 	.word	0x04000120
 8007e24:	08008b59 	.word	0x08008b59

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d000      	beq.n	8007e32 <HAL_UART_IRQHandler+0x2ae>
 8007e30:	e159      	b.n	80080e6 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007e32:	23a4      	movs	r3, #164	@ 0xa4
 8007e34:	18fb      	adds	r3, r7, r3
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	2210      	movs	r2, #16
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	d100      	bne.n	8007e40 <HAL_UART_IRQHandler+0x2bc>
 8007e3e:	e152      	b.n	80080e6 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007e40:	23a0      	movs	r3, #160	@ 0xa0
 8007e42:	18fb      	adds	r3, r7, r3
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2210      	movs	r2, #16
 8007e48:	4013      	ands	r3, r2
 8007e4a:	d100      	bne.n	8007e4e <HAL_UART_IRQHandler+0x2ca>
 8007e4c:	e14b      	b.n	80080e6 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2210      	movs	r2, #16
 8007e54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	2240      	movs	r2, #64	@ 0x40
 8007e5e:	4013      	ands	r3, r2
 8007e60:	2b40      	cmp	r3, #64	@ 0x40
 8007e62:	d000      	beq.n	8007e66 <HAL_UART_IRQHandler+0x2e2>
 8007e64:	e0bf      	b.n	8007fe6 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	685a      	ldr	r2, [r3, #4]
 8007e6e:	217e      	movs	r1, #126	@ 0x7e
 8007e70:	187b      	adds	r3, r7, r1
 8007e72:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007e74:	187b      	adds	r3, r7, r1
 8007e76:	881b      	ldrh	r3, [r3, #0]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d100      	bne.n	8007e7e <HAL_UART_IRQHandler+0x2fa>
 8007e7c:	e095      	b.n	8007faa <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2258      	movs	r2, #88	@ 0x58
 8007e82:	5a9b      	ldrh	r3, [r3, r2]
 8007e84:	187a      	adds	r2, r7, r1
 8007e86:	8812      	ldrh	r2, [r2, #0]
 8007e88:	429a      	cmp	r2, r3
 8007e8a:	d300      	bcc.n	8007e8e <HAL_UART_IRQHandler+0x30a>
 8007e8c:	e08d      	b.n	8007faa <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	187a      	adds	r2, r7, r1
 8007e92:	215a      	movs	r1, #90	@ 0x5a
 8007e94:	8812      	ldrh	r2, [r2, #0]
 8007e96:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	2220      	movs	r2, #32
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	d16f      	bne.n	8007f86 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ea6:	f3ef 8310 	mrs	r3, PRIMASK
 8007eaa:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8007eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007eae:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eb6:	f383 8810 	msr	PRIMASK, r3
}
 8007eba:	46c0      	nop			@ (mov r8, r8)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	681a      	ldr	r2, [r3, #0]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	49ad      	ldr	r1, [pc, #692]	@ (800817c <HAL_UART_IRQHandler+0x5f8>)
 8007ec8:	400a      	ands	r2, r1
 8007eca:	601a      	str	r2, [r3, #0]
 8007ecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ece:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ed2:	f383 8810 	msr	PRIMASK, r3
}
 8007ed6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ed8:	f3ef 8310 	mrs	r3, PRIMASK
 8007edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8007ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ee0:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ee8:	f383 8810 	msr	PRIMASK, r3
}
 8007eec:	46c0      	nop			@ (mov r8, r8)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	689a      	ldr	r2, [r3, #8]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2101      	movs	r1, #1
 8007efa:	438a      	bics	r2, r1
 8007efc:	609a      	str	r2, [r3, #8]
 8007efe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f00:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f04:	f383 8810 	msr	PRIMASK, r3
}
 8007f08:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8007f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8007f10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f12:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f14:	2301      	movs	r3, #1
 8007f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f1a:	f383 8810 	msr	PRIMASK, r3
}
 8007f1e:	46c0      	nop			@ (mov r8, r8)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	689a      	ldr	r2, [r3, #8]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	2140      	movs	r1, #64	@ 0x40
 8007f2c:	438a      	bics	r2, r1
 8007f2e:	609a      	str	r2, [r3, #8]
 8007f30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007f32:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f36:	f383 8810 	msr	PRIMASK, r3
}
 8007f3a:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2280      	movs	r2, #128	@ 0x80
 8007f40:	2120      	movs	r1, #32
 8007f42:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2200      	movs	r2, #0
 8007f48:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8007f4e:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8007f50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f54:	2301      	movs	r3, #1
 8007f56:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007f5a:	f383 8810 	msr	PRIMASK, r3
}
 8007f5e:	46c0      	nop			@ (mov r8, r8)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2110      	movs	r1, #16
 8007f6c:	438a      	bics	r2, r1
 8007f6e:	601a      	str	r2, [r3, #0]
 8007f70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f72:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007f76:	f383 8810 	msr	PRIMASK, r3
}
 8007f7a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f80:	0018      	movs	r0, r3
 8007f82:	f7fb fd01 	bl	8003988 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2202      	movs	r2, #2
 8007f8a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2258      	movs	r2, #88	@ 0x58
 8007f90:	5a9a      	ldrh	r2, [r3, r2]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	215a      	movs	r1, #90	@ 0x5a
 8007f96:	5a5b      	ldrh	r3, [r3, r1]
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	1ad3      	subs	r3, r2, r3
 8007f9c:	b29a      	uxth	r2, r3
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	0011      	movs	r1, r2
 8007fa2:	0018      	movs	r0, r3
 8007fa4:	f000 f8fe 	bl	80081a4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007fa8:	e0e0      	b.n	800816c <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2258      	movs	r2, #88	@ 0x58
 8007fae:	5a9b      	ldrh	r3, [r3, r2]
 8007fb0:	227e      	movs	r2, #126	@ 0x7e
 8007fb2:	18ba      	adds	r2, r7, r2
 8007fb4:	8812      	ldrh	r2, [r2, #0]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d000      	beq.n	8007fbc <HAL_UART_IRQHandler+0x438>
 8007fba:	e0d7      	b.n	800816c <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2220      	movs	r2, #32
 8007fc6:	4013      	ands	r3, r2
 8007fc8:	2b20      	cmp	r3, #32
 8007fca:	d000      	beq.n	8007fce <HAL_UART_IRQHandler+0x44a>
 8007fcc:	e0ce      	b.n	800816c <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2202      	movs	r2, #2
 8007fd2:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2258      	movs	r2, #88	@ 0x58
 8007fd8:	5a9a      	ldrh	r2, [r3, r2]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	0011      	movs	r1, r2
 8007fde:	0018      	movs	r0, r3
 8007fe0:	f000 f8e0 	bl	80081a4 <HAL_UARTEx_RxEventCallback>
      return;
 8007fe4:	e0c2      	b.n	800816c <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2258      	movs	r2, #88	@ 0x58
 8007fea:	5a99      	ldrh	r1, [r3, r2]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	225a      	movs	r2, #90	@ 0x5a
 8007ff0:	5a9b      	ldrh	r3, [r3, r2]
 8007ff2:	b29a      	uxth	r2, r3
 8007ff4:	208e      	movs	r0, #142	@ 0x8e
 8007ff6:	183b      	adds	r3, r7, r0
 8007ff8:	1a8a      	subs	r2, r1, r2
 8007ffa:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	225a      	movs	r2, #90	@ 0x5a
 8008000:	5a9b      	ldrh	r3, [r3, r2]
 8008002:	b29b      	uxth	r3, r3
 8008004:	2b00      	cmp	r3, #0
 8008006:	d100      	bne.n	800800a <HAL_UART_IRQHandler+0x486>
 8008008:	e0b2      	b.n	8008170 <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 800800a:	183b      	adds	r3, r7, r0
 800800c:	881b      	ldrh	r3, [r3, #0]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d100      	bne.n	8008014 <HAL_UART_IRQHandler+0x490>
 8008012:	e0ad      	b.n	8008170 <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008014:	f3ef 8310 	mrs	r3, PRIMASK
 8008018:	60fb      	str	r3, [r7, #12]
  return(result);
 800801a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800801c:	2488      	movs	r4, #136	@ 0x88
 800801e:	193a      	adds	r2, r7, r4
 8008020:	6013      	str	r3, [r2, #0]
 8008022:	2301      	movs	r3, #1
 8008024:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	f383 8810 	msr	PRIMASK, r3
}
 800802c:	46c0      	nop			@ (mov r8, r8)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4951      	ldr	r1, [pc, #324]	@ (8008180 <HAL_UART_IRQHandler+0x5fc>)
 800803a:	400a      	ands	r2, r1
 800803c:	601a      	str	r2, [r3, #0]
 800803e:	193b      	adds	r3, r7, r4
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	f383 8810 	msr	PRIMASK, r3
}
 800804a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800804c:	f3ef 8310 	mrs	r3, PRIMASK
 8008050:	61bb      	str	r3, [r7, #24]
  return(result);
 8008052:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008054:	2484      	movs	r4, #132	@ 0x84
 8008056:	193a      	adds	r2, r7, r4
 8008058:	6013      	str	r3, [r2, #0]
 800805a:	2301      	movs	r3, #1
 800805c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	f383 8810 	msr	PRIMASK, r3
}
 8008064:	46c0      	nop			@ (mov r8, r8)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	689a      	ldr	r2, [r3, #8]
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	2101      	movs	r1, #1
 8008072:	438a      	bics	r2, r1
 8008074:	609a      	str	r2, [r3, #8]
 8008076:	193b      	adds	r3, r7, r4
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800807c:	6a3b      	ldr	r3, [r7, #32]
 800807e:	f383 8810 	msr	PRIMASK, r3
}
 8008082:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2280      	movs	r2, #128	@ 0x80
 8008088:	2120      	movs	r1, #32
 800808a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008098:	f3ef 8310 	mrs	r3, PRIMASK
 800809c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800809e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80080a0:	2480      	movs	r4, #128	@ 0x80
 80080a2:	193a      	adds	r2, r7, r4
 80080a4:	6013      	str	r3, [r2, #0]
 80080a6:	2301      	movs	r3, #1
 80080a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ac:	f383 8810 	msr	PRIMASK, r3
}
 80080b0:	46c0      	nop			@ (mov r8, r8)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2110      	movs	r1, #16
 80080be:	438a      	bics	r2, r1
 80080c0:	601a      	str	r2, [r3, #0]
 80080c2:	193b      	adds	r3, r7, r4
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080ca:	f383 8810 	msr	PRIMASK, r3
}
 80080ce:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2202      	movs	r2, #2
 80080d4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80080d6:	183b      	adds	r3, r7, r0
 80080d8:	881a      	ldrh	r2, [r3, #0]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	0011      	movs	r1, r2
 80080de:	0018      	movs	r0, r3
 80080e0:	f000 f860 	bl	80081a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80080e4:	e044      	b.n	8008170 <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80080e6:	23a4      	movs	r3, #164	@ 0xa4
 80080e8:	18fb      	adds	r3, r7, r3
 80080ea:	681a      	ldr	r2, [r3, #0]
 80080ec:	2380      	movs	r3, #128	@ 0x80
 80080ee:	035b      	lsls	r3, r3, #13
 80080f0:	4013      	ands	r3, r2
 80080f2:	d010      	beq.n	8008116 <HAL_UART_IRQHandler+0x592>
 80080f4:	239c      	movs	r3, #156	@ 0x9c
 80080f6:	18fb      	adds	r3, r7, r3
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	2380      	movs	r3, #128	@ 0x80
 80080fc:	03db      	lsls	r3, r3, #15
 80080fe:	4013      	ands	r3, r2
 8008100:	d009      	beq.n	8008116 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2280      	movs	r2, #128	@ 0x80
 8008108:	0352      	lsls	r2, r2, #13
 800810a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	0018      	movs	r0, r3
 8008110:	f000 fd60 	bl	8008bd4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008114:	e02f      	b.n	8008176 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008116:	23a4      	movs	r3, #164	@ 0xa4
 8008118:	18fb      	adds	r3, r7, r3
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2280      	movs	r2, #128	@ 0x80
 800811e:	4013      	ands	r3, r2
 8008120:	d00f      	beq.n	8008142 <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008122:	23a0      	movs	r3, #160	@ 0xa0
 8008124:	18fb      	adds	r3, r7, r3
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2280      	movs	r2, #128	@ 0x80
 800812a:	4013      	ands	r3, r2
 800812c:	d009      	beq.n	8008142 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008132:	2b00      	cmp	r3, #0
 8008134:	d01e      	beq.n	8008174 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800813a:	687a      	ldr	r2, [r7, #4]
 800813c:	0010      	movs	r0, r2
 800813e:	4798      	blx	r3
    }
    return;
 8008140:	e018      	b.n	8008174 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008142:	23a4      	movs	r3, #164	@ 0xa4
 8008144:	18fb      	adds	r3, r7, r3
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	2240      	movs	r2, #64	@ 0x40
 800814a:	4013      	ands	r3, r2
 800814c:	d013      	beq.n	8008176 <HAL_UART_IRQHandler+0x5f2>
 800814e:	23a0      	movs	r3, #160	@ 0xa0
 8008150:	18fb      	adds	r3, r7, r3
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2240      	movs	r2, #64	@ 0x40
 8008156:	4013      	ands	r3, r2
 8008158:	d00d      	beq.n	8008176 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	0018      	movs	r0, r3
 800815e:	f000 fd0e 	bl	8008b7e <UART_EndTransmit_IT>
    return;
 8008162:	e008      	b.n	8008176 <HAL_UART_IRQHandler+0x5f2>
      return;
 8008164:	46c0      	nop			@ (mov r8, r8)
 8008166:	e006      	b.n	8008176 <HAL_UART_IRQHandler+0x5f2>
    return;
 8008168:	46c0      	nop			@ (mov r8, r8)
 800816a:	e004      	b.n	8008176 <HAL_UART_IRQHandler+0x5f2>
      return;
 800816c:	46c0      	nop			@ (mov r8, r8)
 800816e:	e002      	b.n	8008176 <HAL_UART_IRQHandler+0x5f2>
      return;
 8008170:	46c0      	nop			@ (mov r8, r8)
 8008172:	e000      	b.n	8008176 <HAL_UART_IRQHandler+0x5f2>
    return;
 8008174:	46c0      	nop			@ (mov r8, r8)
  }

}
 8008176:	46bd      	mov	sp, r7
 8008178:	b02b      	add	sp, #172	@ 0xac
 800817a:	bd90      	pop	{r4, r7, pc}
 800817c:	fffffeff 	.word	0xfffffeff
 8008180:	fffffedf 	.word	0xfffffedf

08008184 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b082      	sub	sp, #8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800818c:	46c0      	nop			@ (mov r8, r8)
 800818e:	46bd      	mov	sp, r7
 8008190:	b002      	add	sp, #8
 8008192:	bd80      	pop	{r7, pc}

08008194 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b082      	sub	sp, #8
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800819c:	46c0      	nop			@ (mov r8, r8)
 800819e:	46bd      	mov	sp, r7
 80081a0:	b002      	add	sp, #8
 80081a2:	bd80      	pop	{r7, pc}

080081a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b082      	sub	sp, #8
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	000a      	movs	r2, r1
 80081ae:	1cbb      	adds	r3, r7, #2
 80081b0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80081b2:	46c0      	nop			@ (mov r8, r8)
 80081b4:	46bd      	mov	sp, r7
 80081b6:	b002      	add	sp, #8
 80081b8:	bd80      	pop	{r7, pc}
	...

080081bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80081bc:	b5b0      	push	{r4, r5, r7, lr}
 80081be:	b08e      	sub	sp, #56	@ 0x38
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80081c4:	231a      	movs	r3, #26
 80081c6:	2218      	movs	r2, #24
 80081c8:	189b      	adds	r3, r3, r2
 80081ca:	19db      	adds	r3, r3, r7
 80081cc:	2200      	movs	r2, #0
 80081ce:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80081d0:	69fb      	ldr	r3, [r7, #28]
 80081d2:	689a      	ldr	r2, [r3, #8]
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	691b      	ldr	r3, [r3, #16]
 80081d8:	431a      	orrs	r2, r3
 80081da:	69fb      	ldr	r3, [r7, #28]
 80081dc:	695b      	ldr	r3, [r3, #20]
 80081de:	431a      	orrs	r2, r3
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	69db      	ldr	r3, [r3, #28]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4ac3      	ldr	r2, [pc, #780]	@ (80084fc <UART_SetConfig+0x340>)
 80081f0:	4013      	ands	r3, r2
 80081f2:	0019      	movs	r1, r3
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80081fa:	430a      	orrs	r2, r1
 80081fc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	4abe      	ldr	r2, [pc, #760]	@ (8008500 <UART_SetConfig+0x344>)
 8008206:	4013      	ands	r3, r2
 8008208:	0019      	movs	r1, r3
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	68da      	ldr	r2, [r3, #12]
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	430a      	orrs	r2, r1
 8008214:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	699b      	ldr	r3, [r3, #24]
 800821a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800821c:	69fb      	ldr	r3, [r7, #28]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4ab8      	ldr	r2, [pc, #736]	@ (8008504 <UART_SetConfig+0x348>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d004      	beq.n	8008230 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008226:	69fb      	ldr	r3, [r7, #28]
 8008228:	6a1b      	ldr	r3, [r3, #32]
 800822a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800822c:	4313      	orrs	r3, r2
 800822e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	4ab4      	ldr	r2, [pc, #720]	@ (8008508 <UART_SetConfig+0x34c>)
 8008238:	4013      	ands	r3, r2
 800823a:	0019      	movs	r1, r3
 800823c:	69fb      	ldr	r3, [r7, #28]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008242:	430a      	orrs	r2, r1
 8008244:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4ab0      	ldr	r2, [pc, #704]	@ (800850c <UART_SetConfig+0x350>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d131      	bne.n	80082b4 <UART_SetConfig+0xf8>
 8008250:	4baf      	ldr	r3, [pc, #700]	@ (8008510 <UART_SetConfig+0x354>)
 8008252:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008254:	2203      	movs	r2, #3
 8008256:	4013      	ands	r3, r2
 8008258:	2b03      	cmp	r3, #3
 800825a:	d01d      	beq.n	8008298 <UART_SetConfig+0xdc>
 800825c:	d823      	bhi.n	80082a6 <UART_SetConfig+0xea>
 800825e:	2b02      	cmp	r3, #2
 8008260:	d00c      	beq.n	800827c <UART_SetConfig+0xc0>
 8008262:	d820      	bhi.n	80082a6 <UART_SetConfig+0xea>
 8008264:	2b00      	cmp	r3, #0
 8008266:	d002      	beq.n	800826e <UART_SetConfig+0xb2>
 8008268:	2b01      	cmp	r3, #1
 800826a:	d00e      	beq.n	800828a <UART_SetConfig+0xce>
 800826c:	e01b      	b.n	80082a6 <UART_SetConfig+0xea>
 800826e:	231b      	movs	r3, #27
 8008270:	2218      	movs	r2, #24
 8008272:	189b      	adds	r3, r3, r2
 8008274:	19db      	adds	r3, r3, r7
 8008276:	2201      	movs	r2, #1
 8008278:	701a      	strb	r2, [r3, #0]
 800827a:	e0b4      	b.n	80083e6 <UART_SetConfig+0x22a>
 800827c:	231b      	movs	r3, #27
 800827e:	2218      	movs	r2, #24
 8008280:	189b      	adds	r3, r3, r2
 8008282:	19db      	adds	r3, r3, r7
 8008284:	2202      	movs	r2, #2
 8008286:	701a      	strb	r2, [r3, #0]
 8008288:	e0ad      	b.n	80083e6 <UART_SetConfig+0x22a>
 800828a:	231b      	movs	r3, #27
 800828c:	2218      	movs	r2, #24
 800828e:	189b      	adds	r3, r3, r2
 8008290:	19db      	adds	r3, r3, r7
 8008292:	2204      	movs	r2, #4
 8008294:	701a      	strb	r2, [r3, #0]
 8008296:	e0a6      	b.n	80083e6 <UART_SetConfig+0x22a>
 8008298:	231b      	movs	r3, #27
 800829a:	2218      	movs	r2, #24
 800829c:	189b      	adds	r3, r3, r2
 800829e:	19db      	adds	r3, r3, r7
 80082a0:	2208      	movs	r2, #8
 80082a2:	701a      	strb	r2, [r3, #0]
 80082a4:	e09f      	b.n	80083e6 <UART_SetConfig+0x22a>
 80082a6:	231b      	movs	r3, #27
 80082a8:	2218      	movs	r2, #24
 80082aa:	189b      	adds	r3, r3, r2
 80082ac:	19db      	adds	r3, r3, r7
 80082ae:	2210      	movs	r2, #16
 80082b0:	701a      	strb	r2, [r3, #0]
 80082b2:	e098      	b.n	80083e6 <UART_SetConfig+0x22a>
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a96      	ldr	r2, [pc, #600]	@ (8008514 <UART_SetConfig+0x358>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d131      	bne.n	8008322 <UART_SetConfig+0x166>
 80082be:	4b94      	ldr	r3, [pc, #592]	@ (8008510 <UART_SetConfig+0x354>)
 80082c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082c2:	220c      	movs	r2, #12
 80082c4:	4013      	ands	r3, r2
 80082c6:	2b0c      	cmp	r3, #12
 80082c8:	d01d      	beq.n	8008306 <UART_SetConfig+0x14a>
 80082ca:	d823      	bhi.n	8008314 <UART_SetConfig+0x158>
 80082cc:	2b08      	cmp	r3, #8
 80082ce:	d00c      	beq.n	80082ea <UART_SetConfig+0x12e>
 80082d0:	d820      	bhi.n	8008314 <UART_SetConfig+0x158>
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d002      	beq.n	80082dc <UART_SetConfig+0x120>
 80082d6:	2b04      	cmp	r3, #4
 80082d8:	d00e      	beq.n	80082f8 <UART_SetConfig+0x13c>
 80082da:	e01b      	b.n	8008314 <UART_SetConfig+0x158>
 80082dc:	231b      	movs	r3, #27
 80082de:	2218      	movs	r2, #24
 80082e0:	189b      	adds	r3, r3, r2
 80082e2:	19db      	adds	r3, r3, r7
 80082e4:	2200      	movs	r2, #0
 80082e6:	701a      	strb	r2, [r3, #0]
 80082e8:	e07d      	b.n	80083e6 <UART_SetConfig+0x22a>
 80082ea:	231b      	movs	r3, #27
 80082ec:	2218      	movs	r2, #24
 80082ee:	189b      	adds	r3, r3, r2
 80082f0:	19db      	adds	r3, r3, r7
 80082f2:	2202      	movs	r2, #2
 80082f4:	701a      	strb	r2, [r3, #0]
 80082f6:	e076      	b.n	80083e6 <UART_SetConfig+0x22a>
 80082f8:	231b      	movs	r3, #27
 80082fa:	2218      	movs	r2, #24
 80082fc:	189b      	adds	r3, r3, r2
 80082fe:	19db      	adds	r3, r3, r7
 8008300:	2204      	movs	r2, #4
 8008302:	701a      	strb	r2, [r3, #0]
 8008304:	e06f      	b.n	80083e6 <UART_SetConfig+0x22a>
 8008306:	231b      	movs	r3, #27
 8008308:	2218      	movs	r2, #24
 800830a:	189b      	adds	r3, r3, r2
 800830c:	19db      	adds	r3, r3, r7
 800830e:	2208      	movs	r2, #8
 8008310:	701a      	strb	r2, [r3, #0]
 8008312:	e068      	b.n	80083e6 <UART_SetConfig+0x22a>
 8008314:	231b      	movs	r3, #27
 8008316:	2218      	movs	r2, #24
 8008318:	189b      	adds	r3, r3, r2
 800831a:	19db      	adds	r3, r3, r7
 800831c:	2210      	movs	r2, #16
 800831e:	701a      	strb	r2, [r3, #0]
 8008320:	e061      	b.n	80083e6 <UART_SetConfig+0x22a>
 8008322:	69fb      	ldr	r3, [r7, #28]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a7c      	ldr	r2, [pc, #496]	@ (8008518 <UART_SetConfig+0x35c>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d106      	bne.n	800833a <UART_SetConfig+0x17e>
 800832c:	231b      	movs	r3, #27
 800832e:	2218      	movs	r2, #24
 8008330:	189b      	adds	r3, r3, r2
 8008332:	19db      	adds	r3, r3, r7
 8008334:	2200      	movs	r2, #0
 8008336:	701a      	strb	r2, [r3, #0]
 8008338:	e055      	b.n	80083e6 <UART_SetConfig+0x22a>
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a77      	ldr	r2, [pc, #476]	@ (800851c <UART_SetConfig+0x360>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d106      	bne.n	8008352 <UART_SetConfig+0x196>
 8008344:	231b      	movs	r3, #27
 8008346:	2218      	movs	r2, #24
 8008348:	189b      	adds	r3, r3, r2
 800834a:	19db      	adds	r3, r3, r7
 800834c:	2200      	movs	r2, #0
 800834e:	701a      	strb	r2, [r3, #0]
 8008350:	e049      	b.n	80083e6 <UART_SetConfig+0x22a>
 8008352:	69fb      	ldr	r3, [r7, #28]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a6b      	ldr	r2, [pc, #428]	@ (8008504 <UART_SetConfig+0x348>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d13e      	bne.n	80083da <UART_SetConfig+0x21e>
 800835c:	4b6c      	ldr	r3, [pc, #432]	@ (8008510 <UART_SetConfig+0x354>)
 800835e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008360:	23c0      	movs	r3, #192	@ 0xc0
 8008362:	011b      	lsls	r3, r3, #4
 8008364:	4013      	ands	r3, r2
 8008366:	22c0      	movs	r2, #192	@ 0xc0
 8008368:	0112      	lsls	r2, r2, #4
 800836a:	4293      	cmp	r3, r2
 800836c:	d027      	beq.n	80083be <UART_SetConfig+0x202>
 800836e:	22c0      	movs	r2, #192	@ 0xc0
 8008370:	0112      	lsls	r2, r2, #4
 8008372:	4293      	cmp	r3, r2
 8008374:	d82a      	bhi.n	80083cc <UART_SetConfig+0x210>
 8008376:	2280      	movs	r2, #128	@ 0x80
 8008378:	0112      	lsls	r2, r2, #4
 800837a:	4293      	cmp	r3, r2
 800837c:	d011      	beq.n	80083a2 <UART_SetConfig+0x1e6>
 800837e:	2280      	movs	r2, #128	@ 0x80
 8008380:	0112      	lsls	r2, r2, #4
 8008382:	4293      	cmp	r3, r2
 8008384:	d822      	bhi.n	80083cc <UART_SetConfig+0x210>
 8008386:	2b00      	cmp	r3, #0
 8008388:	d004      	beq.n	8008394 <UART_SetConfig+0x1d8>
 800838a:	2280      	movs	r2, #128	@ 0x80
 800838c:	00d2      	lsls	r2, r2, #3
 800838e:	4293      	cmp	r3, r2
 8008390:	d00e      	beq.n	80083b0 <UART_SetConfig+0x1f4>
 8008392:	e01b      	b.n	80083cc <UART_SetConfig+0x210>
 8008394:	231b      	movs	r3, #27
 8008396:	2218      	movs	r2, #24
 8008398:	189b      	adds	r3, r3, r2
 800839a:	19db      	adds	r3, r3, r7
 800839c:	2200      	movs	r2, #0
 800839e:	701a      	strb	r2, [r3, #0]
 80083a0:	e021      	b.n	80083e6 <UART_SetConfig+0x22a>
 80083a2:	231b      	movs	r3, #27
 80083a4:	2218      	movs	r2, #24
 80083a6:	189b      	adds	r3, r3, r2
 80083a8:	19db      	adds	r3, r3, r7
 80083aa:	2202      	movs	r2, #2
 80083ac:	701a      	strb	r2, [r3, #0]
 80083ae:	e01a      	b.n	80083e6 <UART_SetConfig+0x22a>
 80083b0:	231b      	movs	r3, #27
 80083b2:	2218      	movs	r2, #24
 80083b4:	189b      	adds	r3, r3, r2
 80083b6:	19db      	adds	r3, r3, r7
 80083b8:	2204      	movs	r2, #4
 80083ba:	701a      	strb	r2, [r3, #0]
 80083bc:	e013      	b.n	80083e6 <UART_SetConfig+0x22a>
 80083be:	231b      	movs	r3, #27
 80083c0:	2218      	movs	r2, #24
 80083c2:	189b      	adds	r3, r3, r2
 80083c4:	19db      	adds	r3, r3, r7
 80083c6:	2208      	movs	r2, #8
 80083c8:	701a      	strb	r2, [r3, #0]
 80083ca:	e00c      	b.n	80083e6 <UART_SetConfig+0x22a>
 80083cc:	231b      	movs	r3, #27
 80083ce:	2218      	movs	r2, #24
 80083d0:	189b      	adds	r3, r3, r2
 80083d2:	19db      	adds	r3, r3, r7
 80083d4:	2210      	movs	r2, #16
 80083d6:	701a      	strb	r2, [r3, #0]
 80083d8:	e005      	b.n	80083e6 <UART_SetConfig+0x22a>
 80083da:	231b      	movs	r3, #27
 80083dc:	2218      	movs	r2, #24
 80083de:	189b      	adds	r3, r3, r2
 80083e0:	19db      	adds	r3, r3, r7
 80083e2:	2210      	movs	r2, #16
 80083e4:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a46      	ldr	r2, [pc, #280]	@ (8008504 <UART_SetConfig+0x348>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d000      	beq.n	80083f2 <UART_SetConfig+0x236>
 80083f0:	e09a      	b.n	8008528 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80083f2:	231b      	movs	r3, #27
 80083f4:	2218      	movs	r2, #24
 80083f6:	189b      	adds	r3, r3, r2
 80083f8:	19db      	adds	r3, r3, r7
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	2b08      	cmp	r3, #8
 80083fe:	d01d      	beq.n	800843c <UART_SetConfig+0x280>
 8008400:	dc20      	bgt.n	8008444 <UART_SetConfig+0x288>
 8008402:	2b04      	cmp	r3, #4
 8008404:	d015      	beq.n	8008432 <UART_SetConfig+0x276>
 8008406:	dc1d      	bgt.n	8008444 <UART_SetConfig+0x288>
 8008408:	2b00      	cmp	r3, #0
 800840a:	d002      	beq.n	8008412 <UART_SetConfig+0x256>
 800840c:	2b02      	cmp	r3, #2
 800840e:	d005      	beq.n	800841c <UART_SetConfig+0x260>
 8008410:	e018      	b.n	8008444 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008412:	f7fe fa39 	bl	8006888 <HAL_RCC_GetPCLK1Freq>
 8008416:	0003      	movs	r3, r0
 8008418:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800841a:	e01c      	b.n	8008456 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800841c:	4b3c      	ldr	r3, [pc, #240]	@ (8008510 <UART_SetConfig+0x354>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2210      	movs	r2, #16
 8008422:	4013      	ands	r3, r2
 8008424:	d002      	beq.n	800842c <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008426:	4b3e      	ldr	r3, [pc, #248]	@ (8008520 <UART_SetConfig+0x364>)
 8008428:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800842a:	e014      	b.n	8008456 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 800842c:	4b3d      	ldr	r3, [pc, #244]	@ (8008524 <UART_SetConfig+0x368>)
 800842e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008430:	e011      	b.n	8008456 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008432:	f7fe f999 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 8008436:	0003      	movs	r3, r0
 8008438:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800843a:	e00c      	b.n	8008456 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800843c:	2380      	movs	r3, #128	@ 0x80
 800843e:	021b      	lsls	r3, r3, #8
 8008440:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008442:	e008      	b.n	8008456 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8008444:	2300      	movs	r3, #0
 8008446:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008448:	231a      	movs	r3, #26
 800844a:	2218      	movs	r2, #24
 800844c:	189b      	adds	r3, r3, r2
 800844e:	19db      	adds	r3, r3, r7
 8008450:	2201      	movs	r2, #1
 8008452:	701a      	strb	r2, [r3, #0]
        break;
 8008454:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008458:	2b00      	cmp	r3, #0
 800845a:	d100      	bne.n	800845e <UART_SetConfig+0x2a2>
 800845c:	e133      	b.n	80086c6 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800845e:	69fb      	ldr	r3, [r7, #28]
 8008460:	685a      	ldr	r2, [r3, #4]
 8008462:	0013      	movs	r3, r2
 8008464:	005b      	lsls	r3, r3, #1
 8008466:	189b      	adds	r3, r3, r2
 8008468:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800846a:	429a      	cmp	r2, r3
 800846c:	d305      	bcc.n	800847a <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	685b      	ldr	r3, [r3, #4]
 8008472:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008474:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008476:	429a      	cmp	r2, r3
 8008478:	d906      	bls.n	8008488 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 800847a:	231a      	movs	r3, #26
 800847c:	2218      	movs	r2, #24
 800847e:	189b      	adds	r3, r3, r2
 8008480:	19db      	adds	r3, r3, r7
 8008482:	2201      	movs	r2, #1
 8008484:	701a      	strb	r2, [r3, #0]
 8008486:	e11e      	b.n	80086c6 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800848a:	613b      	str	r3, [r7, #16]
 800848c:	2300      	movs	r3, #0
 800848e:	617b      	str	r3, [r7, #20]
 8008490:	6939      	ldr	r1, [r7, #16]
 8008492:	697a      	ldr	r2, [r7, #20]
 8008494:	000b      	movs	r3, r1
 8008496:	0e1b      	lsrs	r3, r3, #24
 8008498:	0010      	movs	r0, r2
 800849a:	0205      	lsls	r5, r0, #8
 800849c:	431d      	orrs	r5, r3
 800849e:	000b      	movs	r3, r1
 80084a0:	021c      	lsls	r4, r3, #8
 80084a2:	69fb      	ldr	r3, [r7, #28]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	085b      	lsrs	r3, r3, #1
 80084a8:	60bb      	str	r3, [r7, #8]
 80084aa:	2300      	movs	r3, #0
 80084ac:	60fb      	str	r3, [r7, #12]
 80084ae:	68b8      	ldr	r0, [r7, #8]
 80084b0:	68f9      	ldr	r1, [r7, #12]
 80084b2:	1900      	adds	r0, r0, r4
 80084b4:	4169      	adcs	r1, r5
 80084b6:	69fb      	ldr	r3, [r7, #28]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	603b      	str	r3, [r7, #0]
 80084bc:	2300      	movs	r3, #0
 80084be:	607b      	str	r3, [r7, #4]
 80084c0:	683a      	ldr	r2, [r7, #0]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f7f7 fff0 	bl	80004a8 <__aeabi_uldivmod>
 80084c8:	0002      	movs	r2, r0
 80084ca:	000b      	movs	r3, r1
 80084cc:	0013      	movs	r3, r2
 80084ce:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80084d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084d2:	23c0      	movs	r3, #192	@ 0xc0
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d309      	bcc.n	80084ee <UART_SetConfig+0x332>
 80084da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084dc:	2380      	movs	r3, #128	@ 0x80
 80084de:	035b      	lsls	r3, r3, #13
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d204      	bcs.n	80084ee <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80084e4:	69fb      	ldr	r3, [r7, #28]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084ea:	60da      	str	r2, [r3, #12]
 80084ec:	e0eb      	b.n	80086c6 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80084ee:	231a      	movs	r3, #26
 80084f0:	2218      	movs	r2, #24
 80084f2:	189b      	adds	r3, r3, r2
 80084f4:	19db      	adds	r3, r3, r7
 80084f6:	2201      	movs	r2, #1
 80084f8:	701a      	strb	r2, [r3, #0]
 80084fa:	e0e4      	b.n	80086c6 <UART_SetConfig+0x50a>
 80084fc:	efff69f3 	.word	0xefff69f3
 8008500:	ffffcfff 	.word	0xffffcfff
 8008504:	40004800 	.word	0x40004800
 8008508:	fffff4ff 	.word	0xfffff4ff
 800850c:	40013800 	.word	0x40013800
 8008510:	40021000 	.word	0x40021000
 8008514:	40004400 	.word	0x40004400
 8008518:	40004c00 	.word	0x40004c00
 800851c:	40005000 	.word	0x40005000
 8008520:	003d0900 	.word	0x003d0900
 8008524:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008528:	69fb      	ldr	r3, [r7, #28]
 800852a:	69da      	ldr	r2, [r3, #28]
 800852c:	2380      	movs	r3, #128	@ 0x80
 800852e:	021b      	lsls	r3, r3, #8
 8008530:	429a      	cmp	r2, r3
 8008532:	d000      	beq.n	8008536 <UART_SetConfig+0x37a>
 8008534:	e070      	b.n	8008618 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8008536:	231b      	movs	r3, #27
 8008538:	2218      	movs	r2, #24
 800853a:	189b      	adds	r3, r3, r2
 800853c:	19db      	adds	r3, r3, r7
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	2b08      	cmp	r3, #8
 8008542:	d822      	bhi.n	800858a <UART_SetConfig+0x3ce>
 8008544:	009a      	lsls	r2, r3, #2
 8008546:	4b67      	ldr	r3, [pc, #412]	@ (80086e4 <UART_SetConfig+0x528>)
 8008548:	18d3      	adds	r3, r2, r3
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800854e:	f7fe f99b 	bl	8006888 <HAL_RCC_GetPCLK1Freq>
 8008552:	0003      	movs	r3, r0
 8008554:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008556:	e021      	b.n	800859c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008558:	f7fe f9ac 	bl	80068b4 <HAL_RCC_GetPCLK2Freq>
 800855c:	0003      	movs	r3, r0
 800855e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008560:	e01c      	b.n	800859c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008562:	4b61      	ldr	r3, [pc, #388]	@ (80086e8 <UART_SetConfig+0x52c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	2210      	movs	r2, #16
 8008568:	4013      	ands	r3, r2
 800856a:	d002      	beq.n	8008572 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800856c:	4b5f      	ldr	r3, [pc, #380]	@ (80086ec <UART_SetConfig+0x530>)
 800856e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008570:	e014      	b.n	800859c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8008572:	4b5f      	ldr	r3, [pc, #380]	@ (80086f0 <UART_SetConfig+0x534>)
 8008574:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008576:	e011      	b.n	800859c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008578:	f7fe f8f6 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 800857c:	0003      	movs	r3, r0
 800857e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008580:	e00c      	b.n	800859c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008582:	2380      	movs	r3, #128	@ 0x80
 8008584:	021b      	lsls	r3, r3, #8
 8008586:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008588:	e008      	b.n	800859c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800858a:	2300      	movs	r3, #0
 800858c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800858e:	231a      	movs	r3, #26
 8008590:	2218      	movs	r2, #24
 8008592:	189b      	adds	r3, r3, r2
 8008594:	19db      	adds	r3, r3, r7
 8008596:	2201      	movs	r2, #1
 8008598:	701a      	strb	r2, [r3, #0]
        break;
 800859a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800859c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d100      	bne.n	80085a4 <UART_SetConfig+0x3e8>
 80085a2:	e090      	b.n	80086c6 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80085a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a6:	005a      	lsls	r2, r3, #1
 80085a8:	69fb      	ldr	r3, [r7, #28]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	085b      	lsrs	r3, r3, #1
 80085ae:	18d2      	adds	r2, r2, r3
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	0019      	movs	r1, r3
 80085b6:	0010      	movs	r0, r2
 80085b8:	f7f7 fdc2 	bl	8000140 <__udivsi3>
 80085bc:	0003      	movs	r3, r0
 80085be:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c2:	2b0f      	cmp	r3, #15
 80085c4:	d921      	bls.n	800860a <UART_SetConfig+0x44e>
 80085c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085c8:	2380      	movs	r3, #128	@ 0x80
 80085ca:	025b      	lsls	r3, r3, #9
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d21c      	bcs.n	800860a <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80085d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085d2:	b29a      	uxth	r2, r3
 80085d4:	200e      	movs	r0, #14
 80085d6:	2418      	movs	r4, #24
 80085d8:	1903      	adds	r3, r0, r4
 80085da:	19db      	adds	r3, r3, r7
 80085dc:	210f      	movs	r1, #15
 80085de:	438a      	bics	r2, r1
 80085e0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80085e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085e4:	085b      	lsrs	r3, r3, #1
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	2207      	movs	r2, #7
 80085ea:	4013      	ands	r3, r2
 80085ec:	b299      	uxth	r1, r3
 80085ee:	1903      	adds	r3, r0, r4
 80085f0:	19db      	adds	r3, r3, r7
 80085f2:	1902      	adds	r2, r0, r4
 80085f4:	19d2      	adds	r2, r2, r7
 80085f6:	8812      	ldrh	r2, [r2, #0]
 80085f8:	430a      	orrs	r2, r1
 80085fa:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80085fc:	69fb      	ldr	r3, [r7, #28]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	1902      	adds	r2, r0, r4
 8008602:	19d2      	adds	r2, r2, r7
 8008604:	8812      	ldrh	r2, [r2, #0]
 8008606:	60da      	str	r2, [r3, #12]
 8008608:	e05d      	b.n	80086c6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800860a:	231a      	movs	r3, #26
 800860c:	2218      	movs	r2, #24
 800860e:	189b      	adds	r3, r3, r2
 8008610:	19db      	adds	r3, r3, r7
 8008612:	2201      	movs	r2, #1
 8008614:	701a      	strb	r2, [r3, #0]
 8008616:	e056      	b.n	80086c6 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008618:	231b      	movs	r3, #27
 800861a:	2218      	movs	r2, #24
 800861c:	189b      	adds	r3, r3, r2
 800861e:	19db      	adds	r3, r3, r7
 8008620:	781b      	ldrb	r3, [r3, #0]
 8008622:	2b08      	cmp	r3, #8
 8008624:	d822      	bhi.n	800866c <UART_SetConfig+0x4b0>
 8008626:	009a      	lsls	r2, r3, #2
 8008628:	4b32      	ldr	r3, [pc, #200]	@ (80086f4 <UART_SetConfig+0x538>)
 800862a:	18d3      	adds	r3, r2, r3
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008630:	f7fe f92a 	bl	8006888 <HAL_RCC_GetPCLK1Freq>
 8008634:	0003      	movs	r3, r0
 8008636:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008638:	e021      	b.n	800867e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800863a:	f7fe f93b 	bl	80068b4 <HAL_RCC_GetPCLK2Freq>
 800863e:	0003      	movs	r3, r0
 8008640:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008642:	e01c      	b.n	800867e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008644:	4b28      	ldr	r3, [pc, #160]	@ (80086e8 <UART_SetConfig+0x52c>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2210      	movs	r2, #16
 800864a:	4013      	ands	r3, r2
 800864c:	d002      	beq.n	8008654 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800864e:	4b27      	ldr	r3, [pc, #156]	@ (80086ec <UART_SetConfig+0x530>)
 8008650:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008652:	e014      	b.n	800867e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8008654:	4b26      	ldr	r3, [pc, #152]	@ (80086f0 <UART_SetConfig+0x534>)
 8008656:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008658:	e011      	b.n	800867e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800865a:	f7fe f885 	bl	8006768 <HAL_RCC_GetSysClockFreq>
 800865e:	0003      	movs	r3, r0
 8008660:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008662:	e00c      	b.n	800867e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008664:	2380      	movs	r3, #128	@ 0x80
 8008666:	021b      	lsls	r3, r3, #8
 8008668:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800866a:	e008      	b.n	800867e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800866c:	2300      	movs	r3, #0
 800866e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008670:	231a      	movs	r3, #26
 8008672:	2218      	movs	r2, #24
 8008674:	189b      	adds	r3, r3, r2
 8008676:	19db      	adds	r3, r3, r7
 8008678:	2201      	movs	r2, #1
 800867a:	701a      	strb	r2, [r3, #0]
        break;
 800867c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800867e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008680:	2b00      	cmp	r3, #0
 8008682:	d020      	beq.n	80086c6 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	085a      	lsrs	r2, r3, #1
 800868a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800868c:	18d2      	adds	r2, r2, r3
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	0019      	movs	r1, r3
 8008694:	0010      	movs	r0, r2
 8008696:	f7f7 fd53 	bl	8000140 <__udivsi3>
 800869a:	0003      	movs	r3, r0
 800869c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800869e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086a0:	2b0f      	cmp	r3, #15
 80086a2:	d90a      	bls.n	80086ba <UART_SetConfig+0x4fe>
 80086a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086a6:	2380      	movs	r3, #128	@ 0x80
 80086a8:	025b      	lsls	r3, r3, #9
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d205      	bcs.n	80086ba <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80086ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b0:	b29a      	uxth	r2, r3
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	60da      	str	r2, [r3, #12]
 80086b8:	e005      	b.n	80086c6 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80086ba:	231a      	movs	r3, #26
 80086bc:	2218      	movs	r2, #24
 80086be:	189b      	adds	r3, r3, r2
 80086c0:	19db      	adds	r3, r3, r7
 80086c2:	2201      	movs	r2, #1
 80086c4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80086c6:	69fb      	ldr	r3, [r7, #28]
 80086c8:	2200      	movs	r2, #0
 80086ca:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	2200      	movs	r2, #0
 80086d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80086d2:	231a      	movs	r3, #26
 80086d4:	2218      	movs	r2, #24
 80086d6:	189b      	adds	r3, r3, r2
 80086d8:	19db      	adds	r3, r3, r7
 80086da:	781b      	ldrb	r3, [r3, #0]
}
 80086dc:	0018      	movs	r0, r3
 80086de:	46bd      	mov	sp, r7
 80086e0:	b00e      	add	sp, #56	@ 0x38
 80086e2:	bdb0      	pop	{r4, r5, r7, pc}
 80086e4:	0800e658 	.word	0x0800e658
 80086e8:	40021000 	.word	0x40021000
 80086ec:	003d0900 	.word	0x003d0900
 80086f0:	00f42400 	.word	0x00f42400
 80086f4:	0800e67c 	.word	0x0800e67c

080086f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b082      	sub	sp, #8
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008704:	2208      	movs	r2, #8
 8008706:	4013      	ands	r3, r2
 8008708:	d00b      	beq.n	8008722 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	4a4a      	ldr	r2, [pc, #296]	@ (800883c <UART_AdvFeatureConfig+0x144>)
 8008712:	4013      	ands	r3, r2
 8008714:	0019      	movs	r1, r3
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	430a      	orrs	r2, r1
 8008720:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008726:	2201      	movs	r2, #1
 8008728:	4013      	ands	r3, r2
 800872a:	d00b      	beq.n	8008744 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	4a43      	ldr	r2, [pc, #268]	@ (8008840 <UART_AdvFeatureConfig+0x148>)
 8008734:	4013      	ands	r3, r2
 8008736:	0019      	movs	r1, r3
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	430a      	orrs	r2, r1
 8008742:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008748:	2202      	movs	r2, #2
 800874a:	4013      	ands	r3, r2
 800874c:	d00b      	beq.n	8008766 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	4a3b      	ldr	r2, [pc, #236]	@ (8008844 <UART_AdvFeatureConfig+0x14c>)
 8008756:	4013      	ands	r3, r2
 8008758:	0019      	movs	r1, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	430a      	orrs	r2, r1
 8008764:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800876a:	2204      	movs	r2, #4
 800876c:	4013      	ands	r3, r2
 800876e:	d00b      	beq.n	8008788 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	4a34      	ldr	r2, [pc, #208]	@ (8008848 <UART_AdvFeatureConfig+0x150>)
 8008778:	4013      	ands	r3, r2
 800877a:	0019      	movs	r1, r3
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	430a      	orrs	r2, r1
 8008786:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800878c:	2210      	movs	r2, #16
 800878e:	4013      	ands	r3, r2
 8008790:	d00b      	beq.n	80087aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	4a2c      	ldr	r2, [pc, #176]	@ (800884c <UART_AdvFeatureConfig+0x154>)
 800879a:	4013      	ands	r3, r2
 800879c:	0019      	movs	r1, r3
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	430a      	orrs	r2, r1
 80087a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087ae:	2220      	movs	r2, #32
 80087b0:	4013      	ands	r3, r2
 80087b2:	d00b      	beq.n	80087cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	689b      	ldr	r3, [r3, #8]
 80087ba:	4a25      	ldr	r2, [pc, #148]	@ (8008850 <UART_AdvFeatureConfig+0x158>)
 80087bc:	4013      	ands	r3, r2
 80087be:	0019      	movs	r1, r3
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	430a      	orrs	r2, r1
 80087ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087d0:	2240      	movs	r2, #64	@ 0x40
 80087d2:	4013      	ands	r3, r2
 80087d4:	d01d      	beq.n	8008812 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	4a1d      	ldr	r2, [pc, #116]	@ (8008854 <UART_AdvFeatureConfig+0x15c>)
 80087de:	4013      	ands	r3, r2
 80087e0:	0019      	movs	r1, r3
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	430a      	orrs	r2, r1
 80087ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80087f2:	2380      	movs	r3, #128	@ 0x80
 80087f4:	035b      	lsls	r3, r3, #13
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d10b      	bne.n	8008812 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	4a15      	ldr	r2, [pc, #84]	@ (8008858 <UART_AdvFeatureConfig+0x160>)
 8008802:	4013      	ands	r3, r2
 8008804:	0019      	movs	r1, r3
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	430a      	orrs	r2, r1
 8008810:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008816:	2280      	movs	r2, #128	@ 0x80
 8008818:	4013      	ands	r3, r2
 800881a:	d00b      	beq.n	8008834 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	4a0e      	ldr	r2, [pc, #56]	@ (800885c <UART_AdvFeatureConfig+0x164>)
 8008824:	4013      	ands	r3, r2
 8008826:	0019      	movs	r1, r3
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	430a      	orrs	r2, r1
 8008832:	605a      	str	r2, [r3, #4]
  }
}
 8008834:	46c0      	nop			@ (mov r8, r8)
 8008836:	46bd      	mov	sp, r7
 8008838:	b002      	add	sp, #8
 800883a:	bd80      	pop	{r7, pc}
 800883c:	ffff7fff 	.word	0xffff7fff
 8008840:	fffdffff 	.word	0xfffdffff
 8008844:	fffeffff 	.word	0xfffeffff
 8008848:	fffbffff 	.word	0xfffbffff
 800884c:	ffffefff 	.word	0xffffefff
 8008850:	ffffdfff 	.word	0xffffdfff
 8008854:	ffefffff 	.word	0xffefffff
 8008858:	ff9fffff 	.word	0xff9fffff
 800885c:	fff7ffff 	.word	0xfff7ffff

08008860 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008860:	b580      	push	{r7, lr}
 8008862:	b092      	sub	sp, #72	@ 0x48
 8008864:	af02      	add	r7, sp, #8
 8008866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2284      	movs	r2, #132	@ 0x84
 800886c:	2100      	movs	r1, #0
 800886e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008870:	f7fa fef4 	bl	800365c <HAL_GetTick>
 8008874:	0003      	movs	r3, r0
 8008876:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2208      	movs	r2, #8
 8008880:	4013      	ands	r3, r2
 8008882:	2b08      	cmp	r3, #8
 8008884:	d12c      	bne.n	80088e0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008888:	2280      	movs	r2, #128	@ 0x80
 800888a:	0391      	lsls	r1, r2, #14
 800888c:	6878      	ldr	r0, [r7, #4]
 800888e:	4a46      	ldr	r2, [pc, #280]	@ (80089a8 <UART_CheckIdleState+0x148>)
 8008890:	9200      	str	r2, [sp, #0]
 8008892:	2200      	movs	r2, #0
 8008894:	f000 f88c 	bl	80089b0 <UART_WaitOnFlagUntilTimeout>
 8008898:	1e03      	subs	r3, r0, #0
 800889a:	d021      	beq.n	80088e0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800889c:	f3ef 8310 	mrs	r3, PRIMASK
 80088a0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80088a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80088a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80088a6:	2301      	movs	r3, #1
 80088a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ac:	f383 8810 	msr	PRIMASK, r3
}
 80088b0:	46c0      	nop			@ (mov r8, r8)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	2180      	movs	r1, #128	@ 0x80
 80088be:	438a      	bics	r2, r1
 80088c0:	601a      	str	r2, [r3, #0]
 80088c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088c8:	f383 8810 	msr	PRIMASK, r3
}
 80088cc:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2220      	movs	r2, #32
 80088d2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2278      	movs	r2, #120	@ 0x78
 80088d8:	2100      	movs	r1, #0
 80088da:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088dc:	2303      	movs	r3, #3
 80088de:	e05f      	b.n	80089a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2204      	movs	r2, #4
 80088e8:	4013      	ands	r3, r2
 80088ea:	2b04      	cmp	r3, #4
 80088ec:	d146      	bne.n	800897c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088f0:	2280      	movs	r2, #128	@ 0x80
 80088f2:	03d1      	lsls	r1, r2, #15
 80088f4:	6878      	ldr	r0, [r7, #4]
 80088f6:	4a2c      	ldr	r2, [pc, #176]	@ (80089a8 <UART_CheckIdleState+0x148>)
 80088f8:	9200      	str	r2, [sp, #0]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f000 f858 	bl	80089b0 <UART_WaitOnFlagUntilTimeout>
 8008900:	1e03      	subs	r3, r0, #0
 8008902:	d03b      	beq.n	800897c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008904:	f3ef 8310 	mrs	r3, PRIMASK
 8008908:	60fb      	str	r3, [r7, #12]
  return(result);
 800890a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800890c:	637b      	str	r3, [r7, #52]	@ 0x34
 800890e:	2301      	movs	r3, #1
 8008910:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	f383 8810 	msr	PRIMASK, r3
}
 8008918:	46c0      	nop			@ (mov r8, r8)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	4921      	ldr	r1, [pc, #132]	@ (80089ac <UART_CheckIdleState+0x14c>)
 8008926:	400a      	ands	r2, r1
 8008928:	601a      	str	r2, [r3, #0]
 800892a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800892c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	f383 8810 	msr	PRIMASK, r3
}
 8008934:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008936:	f3ef 8310 	mrs	r3, PRIMASK
 800893a:	61bb      	str	r3, [r7, #24]
  return(result);
 800893c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800893e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008940:	2301      	movs	r3, #1
 8008942:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	f383 8810 	msr	PRIMASK, r3
}
 800894a:	46c0      	nop			@ (mov r8, r8)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	689a      	ldr	r2, [r3, #8]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2101      	movs	r1, #1
 8008958:	438a      	bics	r2, r1
 800895a:	609a      	str	r2, [r3, #8]
 800895c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008960:	6a3b      	ldr	r3, [r7, #32]
 8008962:	f383 8810 	msr	PRIMASK, r3
}
 8008966:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2280      	movs	r2, #128	@ 0x80
 800896c:	2120      	movs	r1, #32
 800896e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	2278      	movs	r2, #120	@ 0x78
 8008974:	2100      	movs	r1, #0
 8008976:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008978:	2303      	movs	r3, #3
 800897a:	e011      	b.n	80089a0 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2220      	movs	r2, #32
 8008980:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2280      	movs	r2, #128	@ 0x80
 8008986:	2120      	movs	r1, #32
 8008988:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	2200      	movs	r2, #0
 800898e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	2200      	movs	r2, #0
 8008994:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2278      	movs	r2, #120	@ 0x78
 800899a:	2100      	movs	r1, #0
 800899c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	0018      	movs	r0, r3
 80089a2:	46bd      	mov	sp, r7
 80089a4:	b010      	add	sp, #64	@ 0x40
 80089a6:	bd80      	pop	{r7, pc}
 80089a8:	01ffffff 	.word	0x01ffffff
 80089ac:	fffffedf 	.word	0xfffffedf

080089b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b084      	sub	sp, #16
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	603b      	str	r3, [r7, #0]
 80089bc:	1dfb      	adds	r3, r7, #7
 80089be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089c0:	e051      	b.n	8008a66 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089c2:	69bb      	ldr	r3, [r7, #24]
 80089c4:	3301      	adds	r3, #1
 80089c6:	d04e      	beq.n	8008a66 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089c8:	f7fa fe48 	bl	800365c <HAL_GetTick>
 80089cc:	0002      	movs	r2, r0
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	1ad3      	subs	r3, r2, r3
 80089d2:	69ba      	ldr	r2, [r7, #24]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d302      	bcc.n	80089de <UART_WaitOnFlagUntilTimeout+0x2e>
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d101      	bne.n	80089e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80089de:	2303      	movs	r3, #3
 80089e0:	e051      	b.n	8008a86 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2204      	movs	r2, #4
 80089ea:	4013      	ands	r3, r2
 80089ec:	d03b      	beq.n	8008a66 <UART_WaitOnFlagUntilTimeout+0xb6>
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	2b80      	cmp	r3, #128	@ 0x80
 80089f2:	d038      	beq.n	8008a66 <UART_WaitOnFlagUntilTimeout+0xb6>
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	2b40      	cmp	r3, #64	@ 0x40
 80089f8:	d035      	beq.n	8008a66 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	69db      	ldr	r3, [r3, #28]
 8008a00:	2208      	movs	r2, #8
 8008a02:	4013      	ands	r3, r2
 8008a04:	2b08      	cmp	r3, #8
 8008a06:	d111      	bne.n	8008a2c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	2208      	movs	r2, #8
 8008a0e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	0018      	movs	r0, r3
 8008a14:	f000 f83c 	bl	8008a90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2284      	movs	r2, #132	@ 0x84
 8008a1c:	2108      	movs	r1, #8
 8008a1e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	2278      	movs	r2, #120	@ 0x78
 8008a24:	2100      	movs	r1, #0
 8008a26:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e02c      	b.n	8008a86 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	69da      	ldr	r2, [r3, #28]
 8008a32:	2380      	movs	r3, #128	@ 0x80
 8008a34:	011b      	lsls	r3, r3, #4
 8008a36:	401a      	ands	r2, r3
 8008a38:	2380      	movs	r3, #128	@ 0x80
 8008a3a:	011b      	lsls	r3, r3, #4
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d112      	bne.n	8008a66 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2280      	movs	r2, #128	@ 0x80
 8008a46:	0112      	lsls	r2, r2, #4
 8008a48:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	0018      	movs	r0, r3
 8008a4e:	f000 f81f 	bl	8008a90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	2284      	movs	r2, #132	@ 0x84
 8008a56:	2120      	movs	r1, #32
 8008a58:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2278      	movs	r2, #120	@ 0x78
 8008a5e:	2100      	movs	r1, #0
 8008a60:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e00f      	b.n	8008a86 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	69db      	ldr	r3, [r3, #28]
 8008a6c:	68ba      	ldr	r2, [r7, #8]
 8008a6e:	4013      	ands	r3, r2
 8008a70:	68ba      	ldr	r2, [r7, #8]
 8008a72:	1ad3      	subs	r3, r2, r3
 8008a74:	425a      	negs	r2, r3
 8008a76:	4153      	adcs	r3, r2
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	001a      	movs	r2, r3
 8008a7c:	1dfb      	adds	r3, r7, #7
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d09e      	beq.n	80089c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a84:	2300      	movs	r3, #0
}
 8008a86:	0018      	movs	r0, r3
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	b004      	add	sp, #16
 8008a8c:	bd80      	pop	{r7, pc}
	...

08008a90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b08e      	sub	sp, #56	@ 0x38
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a98:	f3ef 8310 	mrs	r3, PRIMASK
 8008a9c:	617b      	str	r3, [r7, #20]
  return(result);
 8008a9e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008aa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008aa6:	69bb      	ldr	r3, [r7, #24]
 8008aa8:	f383 8810 	msr	PRIMASK, r3
}
 8008aac:	46c0      	nop			@ (mov r8, r8)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4926      	ldr	r1, [pc, #152]	@ (8008b54 <UART_EndRxTransfer+0xc4>)
 8008aba:	400a      	ands	r2, r1
 8008abc:	601a      	str	r2, [r3, #0]
 8008abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ac0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ac2:	69fb      	ldr	r3, [r7, #28]
 8008ac4:	f383 8810 	msr	PRIMASK, r3
}
 8008ac8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008aca:	f3ef 8310 	mrs	r3, PRIMASK
 8008ace:	623b      	str	r3, [r7, #32]
  return(result);
 8008ad0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ad2:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	f383 8810 	msr	PRIMASK, r3
}
 8008ade:	46c0      	nop			@ (mov r8, r8)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	689a      	ldr	r2, [r3, #8]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2101      	movs	r1, #1
 8008aec:	438a      	bics	r2, r1
 8008aee:	609a      	str	r2, [r3, #8]
 8008af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008af6:	f383 8810 	msr	PRIMASK, r3
}
 8008afa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d118      	bne.n	8008b36 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b04:	f3ef 8310 	mrs	r3, PRIMASK
 8008b08:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b0a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b0e:	2301      	movs	r3, #1
 8008b10:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f383 8810 	msr	PRIMASK, r3
}
 8008b18:	46c0      	nop			@ (mov r8, r8)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	2110      	movs	r1, #16
 8008b26:	438a      	bics	r2, r1
 8008b28:	601a      	str	r2, [r3, #0]
 8008b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	f383 8810 	msr	PRIMASK, r3
}
 8008b34:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2280      	movs	r2, #128	@ 0x80
 8008b3a:	2120      	movs	r1, #32
 8008b3c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008b4a:	46c0      	nop			@ (mov r8, r8)
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	b00e      	add	sp, #56	@ 0x38
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	46c0      	nop			@ (mov r8, r8)
 8008b54:	fffffedf 	.word	0xfffffedf

08008b58 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b64:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	225a      	movs	r2, #90	@ 0x5a
 8008b6a:	2100      	movs	r1, #0
 8008b6c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	0018      	movs	r0, r3
 8008b72:	f7ff fb0f 	bl	8008194 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b76:	46c0      	nop			@ (mov r8, r8)
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	b004      	add	sp, #16
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b7e:	b580      	push	{r7, lr}
 8008b80:	b086      	sub	sp, #24
 8008b82:	af00      	add	r7, sp, #0
 8008b84:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b86:	f3ef 8310 	mrs	r3, PRIMASK
 8008b8a:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b8c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008b8e:	617b      	str	r3, [r7, #20]
 8008b90:	2301      	movs	r3, #1
 8008b92:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f383 8810 	msr	PRIMASK, r3
}
 8008b9a:	46c0      	nop			@ (mov r8, r8)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	681a      	ldr	r2, [r3, #0]
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	2140      	movs	r1, #64	@ 0x40
 8008ba8:	438a      	bics	r2, r1
 8008baa:	601a      	str	r2, [r3, #0]
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bb0:	693b      	ldr	r3, [r7, #16]
 8008bb2:	f383 8810 	msr	PRIMASK, r3
}
 8008bb6:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2220      	movs	r2, #32
 8008bbc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	0018      	movs	r0, r3
 8008bc8:	f7ff fadc 	bl	8008184 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008bcc:	46c0      	nop			@ (mov r8, r8)
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	b006      	add	sp, #24
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b082      	sub	sp, #8
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008bdc:	46c0      	nop			@ (mov r8, r8)
 8008bde:	46bd      	mov	sp, r7
 8008be0:	b002      	add	sp, #8
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008be4:	b580      	push	{r7, lr}
 8008be6:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8008be8:	46c0      	nop			@ (mov r8, r8)
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
	...

08008bf0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	b084      	sub	sp, #16
 8008bf4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bf6:	f3ef 8305 	mrs	r3, IPSR
 8008bfa:	60bb      	str	r3, [r7, #8]
  return(result);
 8008bfc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d109      	bne.n	8008c16 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c02:	f3ef 8310 	mrs	r3, PRIMASK
 8008c06:	607b      	str	r3, [r7, #4]
  return(result);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d007      	beq.n	8008c1e <osKernelInitialize+0x2e>
 8008c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8008c44 <osKernelInitialize+0x54>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d103      	bne.n	8008c1e <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8008c16:	2306      	movs	r3, #6
 8008c18:	425b      	negs	r3, r3
 8008c1a:	60fb      	str	r3, [r7, #12]
 8008c1c:	e00c      	b.n	8008c38 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008c1e:	4b09      	ldr	r3, [pc, #36]	@ (8008c44 <osKernelInitialize+0x54>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d105      	bne.n	8008c32 <osKernelInitialize+0x42>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008c26:	4b07      	ldr	r3, [pc, #28]	@ (8008c44 <osKernelInitialize+0x54>)
 8008c28:	2201      	movs	r2, #1
 8008c2a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	60fb      	str	r3, [r7, #12]
 8008c30:	e002      	b.n	8008c38 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8008c32:	2301      	movs	r3, #1
 8008c34:	425b      	negs	r3, r3
 8008c36:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008c38:	68fb      	ldr	r3, [r7, #12]
}
 8008c3a:	0018      	movs	r0, r3
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	b004      	add	sp, #16
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	46c0      	nop			@ (mov r8, r8)
 8008c44:	200003f4 	.word	0x200003f4

08008c48 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b084      	sub	sp, #16
 8008c4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c4e:	f3ef 8305 	mrs	r3, IPSR
 8008c52:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c54:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d109      	bne.n	8008c6e <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c5a:	f3ef 8310 	mrs	r3, PRIMASK
 8008c5e:	607b      	str	r3, [r7, #4]
  return(result);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d007      	beq.n	8008c76 <osKernelStart+0x2e>
 8008c66:	4b0f      	ldr	r3, [pc, #60]	@ (8008ca4 <osKernelStart+0x5c>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	d103      	bne.n	8008c76 <osKernelStart+0x2e>
    stat = osErrorISR;
 8008c6e:	2306      	movs	r3, #6
 8008c70:	425b      	negs	r3, r3
 8008c72:	60fb      	str	r3, [r7, #12]
 8008c74:	e010      	b.n	8008c98 <osKernelStart+0x50>
  }
  else {
    if (KernelState == osKernelReady) {
 8008c76:	4b0b      	ldr	r3, [pc, #44]	@ (8008ca4 <osKernelStart+0x5c>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2b01      	cmp	r3, #1
 8008c7c:	d109      	bne.n	8008c92 <osKernelStart+0x4a>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008c7e:	f7ff ffb1 	bl	8008be4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008c82:	4b08      	ldr	r3, [pc, #32]	@ (8008ca4 <osKernelStart+0x5c>)
 8008c84:	2202      	movs	r2, #2
 8008c86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008c88:	f001 fb74 	bl	800a374 <vTaskStartScheduler>
      stat = osOK;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	60fb      	str	r3, [r7, #12]
 8008c90:	e002      	b.n	8008c98 <osKernelStart+0x50>
    } else {
      stat = osError;
 8008c92:	2301      	movs	r3, #1
 8008c94:	425b      	negs	r3, r3
 8008c96:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008c98:	68fb      	ldr	r3, [r7, #12]
}
 8008c9a:	0018      	movs	r0, r3
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	b004      	add	sp, #16
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	46c0      	nop			@ (mov r8, r8)
 8008ca4:	200003f4 	.word	0x200003f4

08008ca8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008ca8:	b5b0      	push	{r4, r5, r7, lr}
 8008caa:	b090      	sub	sp, #64	@ 0x40
 8008cac:	af04      	add	r7, sp, #16
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008cb8:	f3ef 8305 	mrs	r3, IPSR
 8008cbc:	61fb      	str	r3, [r7, #28]
  return(result);
 8008cbe:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d000      	beq.n	8008cc6 <osThreadNew+0x1e>
 8008cc4:	e08c      	b.n	8008de0 <osThreadNew+0x138>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cc6:	f3ef 8310 	mrs	r3, PRIMASK
 8008cca:	61bb      	str	r3, [r7, #24]
  return(result);
 8008ccc:	69bb      	ldr	r3, [r7, #24]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d004      	beq.n	8008cdc <osThreadNew+0x34>
 8008cd2:	4b46      	ldr	r3, [pc, #280]	@ (8008dec <osThreadNew+0x144>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2b02      	cmp	r3, #2
 8008cd8:	d100      	bne.n	8008cdc <osThreadNew+0x34>
 8008cda:	e081      	b.n	8008de0 <osThreadNew+0x138>
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d100      	bne.n	8008ce4 <osThreadNew+0x3c>
 8008ce2:	e07d      	b.n	8008de0 <osThreadNew+0x138>
    stack = configMINIMAL_STACK_SIZE;
 8008ce4:	2380      	movs	r3, #128	@ 0x80
 8008ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8008ce8:	2318      	movs	r3, #24
 8008cea:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8008cec:	2300      	movs	r3, #0
 8008cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	425b      	negs	r3, r3
 8008cf4:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d044      	beq.n	8008d86 <osThreadNew+0xde>
      if (attr->name != NULL) {
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d002      	beq.n	8008d0a <osThreadNew+0x62>
        name = attr->name;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d002      	beq.n	8008d18 <osThreadNew+0x70>
        prio = (UBaseType_t)attr->priority;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	699b      	ldr	r3, [r3, #24]
 8008d16:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d007      	beq.n	8008d2e <osThreadNew+0x86>
 8008d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d20:	2b38      	cmp	r3, #56	@ 0x38
 8008d22:	d804      	bhi.n	8008d2e <osThreadNew+0x86>
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	2201      	movs	r2, #1
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	d001      	beq.n	8008d32 <osThreadNew+0x8a>
        return (NULL);
 8008d2e:	2300      	movs	r3, #0
 8008d30:	e057      	b.n	8008de2 <osThreadNew+0x13a>
      }

      if (attr->stack_size > 0U) {
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	695b      	ldr	r3, [r3, #20]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d003      	beq.n	8008d42 <osThreadNew+0x9a>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	695b      	ldr	r3, [r3, #20]
 8008d3e:	089b      	lsrs	r3, r3, #2
 8008d40:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d00e      	beq.n	8008d68 <osThreadNew+0xc0>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	2b5b      	cmp	r3, #91	@ 0x5b
 8008d50:	d90a      	bls.n	8008d68 <osThreadNew+0xc0>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d006      	beq.n	8008d68 <osThreadNew+0xc0>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d002      	beq.n	8008d68 <osThreadNew+0xc0>
        mem = 1;
 8008d62:	2301      	movs	r3, #1
 8008d64:	623b      	str	r3, [r7, #32]
 8008d66:	e010      	b.n	8008d8a <osThreadNew+0xe2>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d10c      	bne.n	8008d8a <osThreadNew+0xe2>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	68db      	ldr	r3, [r3, #12]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d108      	bne.n	8008d8a <osThreadNew+0xe2>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d104      	bne.n	8008d8a <osThreadNew+0xe2>
          mem = 0;
 8008d80:	2300      	movs	r3, #0
 8008d82:	623b      	str	r3, [r7, #32]
 8008d84:	e001      	b.n	8008d8a <osThreadNew+0xe2>
        }
      }
    }
    else {
      mem = 0;
 8008d86:	2300      	movs	r3, #0
 8008d88:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8008d8a:	6a3b      	ldr	r3, [r7, #32]
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d112      	bne.n	8008db6 <osThreadNew+0x10e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008d98:	68bd      	ldr	r5, [r7, #8]
 8008d9a:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8008d9c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	9302      	str	r3, [sp, #8]
 8008da2:	9201      	str	r2, [sp, #4]
 8008da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da6:	9300      	str	r3, [sp, #0]
 8008da8:	002b      	movs	r3, r5
 8008daa:	0022      	movs	r2, r4
 8008dac:	f001 f937 	bl	800a01e <xTaskCreateStatic>
 8008db0:	0003      	movs	r3, r0
 8008db2:	617b      	str	r3, [r7, #20]
 8008db4:	e014      	b.n	8008de0 <osThreadNew+0x138>
    }
    else {
      if (mem == 0) {
 8008db6:	6a3b      	ldr	r3, [r7, #32]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d111      	bne.n	8008de0 <osThreadNew+0x138>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dbe:	b29a      	uxth	r2, r3
 8008dc0:	68bc      	ldr	r4, [r7, #8]
 8008dc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	2314      	movs	r3, #20
 8008dc8:	18fb      	adds	r3, r7, r3
 8008dca:	9301      	str	r3, [sp, #4]
 8008dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dce:	9300      	str	r3, [sp, #0]
 8008dd0:	0023      	movs	r3, r4
 8008dd2:	f001 f96b 	bl	800a0ac <xTaskCreate>
 8008dd6:	0003      	movs	r3, r0
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d001      	beq.n	8008de0 <osThreadNew+0x138>
          hTask = NULL;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008de0:	697b      	ldr	r3, [r7, #20]
}
 8008de2:	0018      	movs	r0, r3
 8008de4:	46bd      	mov	sp, r7
 8008de6:	b00c      	add	sp, #48	@ 0x30
 8008de8:	bdb0      	pop	{r4, r5, r7, pc}
 8008dea:	46c0      	nop			@ (mov r8, r8)
 8008dec:	200003f4 	.word	0x200003f4

08008df0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b086      	sub	sp, #24
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008df8:	f3ef 8305 	mrs	r3, IPSR
 8008dfc:	613b      	str	r3, [r7, #16]
  return(result);
 8008dfe:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d109      	bne.n	8008e18 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e04:	f3ef 8310 	mrs	r3, PRIMASK
 8008e08:	60fb      	str	r3, [r7, #12]
  return(result);
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d007      	beq.n	8008e20 <osDelay+0x30>
 8008e10:	4b0a      	ldr	r3, [pc, #40]	@ (8008e3c <osDelay+0x4c>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2b02      	cmp	r3, #2
 8008e16:	d103      	bne.n	8008e20 <osDelay+0x30>
    stat = osErrorISR;
 8008e18:	2306      	movs	r3, #6
 8008e1a:	425b      	negs	r3, r3
 8008e1c:	617b      	str	r3, [r7, #20]
 8008e1e:	e008      	b.n	8008e32 <osDelay+0x42>
  }
  else {
    stat = osOK;
 8008e20:	2300      	movs	r3, #0
 8008e22:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d003      	beq.n	8008e32 <osDelay+0x42>
      vTaskDelay(ticks);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	0018      	movs	r0, r3
 8008e2e:	f001 fa7b 	bl	800a328 <vTaskDelay>
    }
  }

  return (stat);
 8008e32:	697b      	ldr	r3, [r7, #20]
}
 8008e34:	0018      	movs	r0, r3
 8008e36:	46bd      	mov	sp, r7
 8008e38:	b006      	add	sp, #24
 8008e3a:	bd80      	pop	{r7, pc}
 8008e3c:	200003f4 	.word	0x200003f4

08008e40 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b08c      	sub	sp, #48	@ 0x30
 8008e44:	af02      	add	r7, sp, #8
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e50:	f3ef 8305 	mrs	r3, IPSR
 8008e54:	61bb      	str	r3, [r7, #24]
  return(result);
 8008e56:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d000      	beq.n	8008e5e <osSemaphoreNew+0x1e>
 8008e5c:	e08a      	b.n	8008f74 <osSemaphoreNew+0x134>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e5e:	f3ef 8310 	mrs	r3, PRIMASK
 8008e62:	617b      	str	r3, [r7, #20]
  return(result);
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d004      	beq.n	8008e74 <osSemaphoreNew+0x34>
 8008e6a:	4b45      	ldr	r3, [pc, #276]	@ (8008f80 <osSemaphoreNew+0x140>)
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	2b02      	cmp	r3, #2
 8008e70:	d100      	bne.n	8008e74 <osSemaphoreNew+0x34>
 8008e72:	e07f      	b.n	8008f74 <osSemaphoreNew+0x134>
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d100      	bne.n	8008e7c <osSemaphoreNew+0x3c>
 8008e7a:	e07b      	b.n	8008f74 <osSemaphoreNew+0x134>
 8008e7c:	68ba      	ldr	r2, [r7, #8]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d900      	bls.n	8008e86 <osSemaphoreNew+0x46>
 8008e84:	e076      	b.n	8008f74 <osSemaphoreNew+0x134>
    mem = -1;
 8008e86:	2301      	movs	r3, #1
 8008e88:	425b      	negs	r3, r3
 8008e8a:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d015      	beq.n	8008ebe <osSemaphoreNew+0x7e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d006      	beq.n	8008ea8 <osSemaphoreNew+0x68>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	68db      	ldr	r3, [r3, #12]
 8008e9e:	2b4f      	cmp	r3, #79	@ 0x4f
 8008ea0:	d902      	bls.n	8008ea8 <osSemaphoreNew+0x68>
        mem = 1;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	623b      	str	r3, [r7, #32]
 8008ea6:	e00c      	b.n	8008ec2 <osSemaphoreNew+0x82>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	689b      	ldr	r3, [r3, #8]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d108      	bne.n	8008ec2 <osSemaphoreNew+0x82>
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d104      	bne.n	8008ec2 <osSemaphoreNew+0x82>
          mem = 0;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	623b      	str	r3, [r7, #32]
 8008ebc:	e001      	b.n	8008ec2 <osSemaphoreNew+0x82>
        }
      }
    }
    else {
      mem = 0;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8008ec2:	6a3b      	ldr	r3, [r7, #32]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	d055      	beq.n	8008f74 <osSemaphoreNew+0x134>
      if (max_count == 1U) {
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d12b      	bne.n	8008f26 <osSemaphoreNew+0xe6>
        if (mem == 1) {
 8008ece:	6a3b      	ldr	r3, [r7, #32]
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d10b      	bne.n	8008eec <osSemaphoreNew+0xac>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	2203      	movs	r2, #3
 8008eda:	9200      	str	r2, [sp, #0]
 8008edc:	2200      	movs	r2, #0
 8008ede:	2100      	movs	r1, #0
 8008ee0:	2001      	movs	r0, #1
 8008ee2:	f000 fa29 	bl	8009338 <xQueueGenericCreateStatic>
 8008ee6:	0003      	movs	r3, r0
 8008ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008eea:	e006      	b.n	8008efa <osSemaphoreNew+0xba>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8008eec:	2203      	movs	r2, #3
 8008eee:	2100      	movs	r1, #0
 8008ef0:	2001      	movs	r0, #1
 8008ef2:	f000 fa72 	bl	80093da <xQueueGenericCreate>
 8008ef6:	0003      	movs	r3, r0
 8008ef8:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d027      	beq.n	8008f50 <osSemaphoreNew+0x110>
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d024      	beq.n	8008f50 <osSemaphoreNew+0x110>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008f06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f08:	2300      	movs	r3, #0
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	2100      	movs	r1, #0
 8008f0e:	f000 fb11 	bl	8009534 <xQueueGenericSend>
 8008f12:	0003      	movs	r3, r0
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d01b      	beq.n	8008f50 <osSemaphoreNew+0x110>
            vSemaphoreDelete (hSemaphore);
 8008f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1a:	0018      	movs	r0, r3
 8008f1c:	f000 fea9 	bl	8009c72 <vQueueDelete>
            hSemaphore = NULL;
 8008f20:	2300      	movs	r3, #0
 8008f22:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f24:	e014      	b.n	8008f50 <osSemaphoreNew+0x110>
          }
        }
      }
      else {
        if (mem == 1) {
 8008f26:	6a3b      	ldr	r3, [r7, #32]
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d109      	bne.n	8008f40 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	689a      	ldr	r2, [r3, #8]
 8008f30:	68b9      	ldr	r1, [r7, #8]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	0018      	movs	r0, r3
 8008f36:	f000 fab0 	bl	800949a <xQueueCreateCountingSemaphoreStatic>
 8008f3a:	0003      	movs	r3, r0
 8008f3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f3e:	e007      	b.n	8008f50 <osSemaphoreNew+0x110>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008f40:	68ba      	ldr	r2, [r7, #8]
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	0011      	movs	r1, r2
 8008f46:	0018      	movs	r0, r3
 8008f48:	f000 facf 	bl	80094ea <xQueueCreateCountingSemaphore>
 8008f4c:	0003      	movs	r3, r0
 8008f4e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d00e      	beq.n	8008f74 <osSemaphoreNew+0x134>
        if (attr != NULL) {
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d003      	beq.n	8008f64 <osSemaphoreNew+0x124>
          name = attr->name;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	61fb      	str	r3, [r7, #28]
 8008f62:	e001      	b.n	8008f68 <osSemaphoreNew+0x128>
        } else {
          name = NULL;
 8008f64:	2300      	movs	r3, #0
 8008f66:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008f68:	69fa      	ldr	r2, [r7, #28]
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f6c:	0011      	movs	r1, r2
 8008f6e:	0018      	movs	r0, r3
 8008f70:	f000 ffd0 	bl	8009f14 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008f76:	0018      	movs	r0, r3
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	b00a      	add	sp, #40	@ 0x28
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	46c0      	nop			@ (mov r8, r8)
 8008f80:	200003f4 	.word	0x200003f4

08008f84 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b088      	sub	sp, #32
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008f92:	2300      	movs	r3, #0
 8008f94:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8008f96:	69bb      	ldr	r3, [r7, #24]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d103      	bne.n	8008fa4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008f9c:	2304      	movs	r3, #4
 8008f9e:	425b      	negs	r3, r3
 8008fa0:	61fb      	str	r3, [r7, #28]
 8008fa2:	e043      	b.n	800902c <osSemaphoreAcquire+0xa8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fa4:	f3ef 8305 	mrs	r3, IPSR
 8008fa8:	617b      	str	r3, [r7, #20]
  return(result);
 8008faa:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d109      	bne.n	8008fc4 <osSemaphoreAcquire+0x40>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fb0:	f3ef 8310 	mrs	r3, PRIMASK
 8008fb4:	613b      	str	r3, [r7, #16]
  return(result);
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d022      	beq.n	8009002 <osSemaphoreAcquire+0x7e>
 8008fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8009038 <osSemaphoreAcquire+0xb4>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	2b02      	cmp	r3, #2
 8008fc2:	d11e      	bne.n	8009002 <osSemaphoreAcquire+0x7e>
    if (timeout != 0U) {
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d003      	beq.n	8008fd2 <osSemaphoreAcquire+0x4e>
      stat = osErrorParameter;
 8008fca:	2304      	movs	r3, #4
 8008fcc:	425b      	negs	r3, r3
 8008fce:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8008fd0:	e02b      	b.n	800902a <osSemaphoreAcquire+0xa6>
    }
    else {
      yield = pdFALSE;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	60fb      	str	r3, [r7, #12]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008fd6:	230c      	movs	r3, #12
 8008fd8:	18fa      	adds	r2, r7, r3
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	2100      	movs	r1, #0
 8008fde:	0018      	movs	r0, r3
 8008fe0:	f000 fde2 	bl	8009ba8 <xQueueReceiveFromISR>
 8008fe4:	0003      	movs	r3, r0
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d003      	beq.n	8008ff2 <osSemaphoreAcquire+0x6e>
        stat = osErrorResource;
 8008fea:	2303      	movs	r3, #3
 8008fec:	425b      	negs	r3, r3
 8008fee:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8008ff0:	e01b      	b.n	800902a <osSemaphoreAcquire+0xa6>
      } else {
        portYIELD_FROM_ISR (yield);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d018      	beq.n	800902a <osSemaphoreAcquire+0xa6>
 8008ff8:	4b10      	ldr	r3, [pc, #64]	@ (800903c <osSemaphoreAcquire+0xb8>)
 8008ffa:	2280      	movs	r2, #128	@ 0x80
 8008ffc:	0552      	lsls	r2, r2, #21
 8008ffe:	601a      	str	r2, [r3, #0]
    if (timeout != 0U) {
 8009000:	e013      	b.n	800902a <osSemaphoreAcquire+0xa6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009002:	683a      	ldr	r2, [r7, #0]
 8009004:	69bb      	ldr	r3, [r7, #24]
 8009006:	0011      	movs	r1, r2
 8009008:	0018      	movs	r0, r3
 800900a:	f000 fcef 	bl	80099ec <xQueueSemaphoreTake>
 800900e:	0003      	movs	r3, r0
 8009010:	2b01      	cmp	r3, #1
 8009012:	d00b      	beq.n	800902c <osSemaphoreAcquire+0xa8>
      if (timeout != 0U) {
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	2b00      	cmp	r3, #0
 8009018:	d003      	beq.n	8009022 <osSemaphoreAcquire+0x9e>
        stat = osErrorTimeout;
 800901a:	2302      	movs	r3, #2
 800901c:	425b      	negs	r3, r3
 800901e:	61fb      	str	r3, [r7, #28]
 8009020:	e004      	b.n	800902c <osSemaphoreAcquire+0xa8>
      } else {
        stat = osErrorResource;
 8009022:	2303      	movs	r3, #3
 8009024:	425b      	negs	r3, r3
 8009026:	61fb      	str	r3, [r7, #28]
 8009028:	e000      	b.n	800902c <osSemaphoreAcquire+0xa8>
    if (timeout != 0U) {
 800902a:	46c0      	nop			@ (mov r8, r8)
      }
    }
  }

  return (stat);
 800902c:	69fb      	ldr	r3, [r7, #28]
}
 800902e:	0018      	movs	r0, r3
 8009030:	46bd      	mov	sp, r7
 8009032:	b008      	add	sp, #32
 8009034:	bd80      	pop	{r7, pc}
 8009036:	46c0      	nop			@ (mov r8, r8)
 8009038:	200003f4 	.word	0x200003f4
 800903c:	e000ed04 	.word	0xe000ed04

08009040 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009040:	b580      	push	{r7, lr}
 8009042:	b088      	sub	sp, #32
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800904c:	2300      	movs	r3, #0
 800904e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d103      	bne.n	800905e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009056:	2304      	movs	r3, #4
 8009058:	425b      	negs	r3, r3
 800905a:	61fb      	str	r3, [r7, #28]
 800905c:	e035      	b.n	80090ca <osSemaphoreRelease+0x8a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800905e:	f3ef 8305 	mrs	r3, IPSR
 8009062:	617b      	str	r3, [r7, #20]
  return(result);
 8009064:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8009066:	2b00      	cmp	r3, #0
 8009068:	d109      	bne.n	800907e <osSemaphoreRelease+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800906a:	f3ef 8310 	mrs	r3, PRIMASK
 800906e:	613b      	str	r3, [r7, #16]
  return(result);
 8009070:	693b      	ldr	r3, [r7, #16]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d01b      	beq.n	80090ae <osSemaphoreRelease+0x6e>
 8009076:	4b17      	ldr	r3, [pc, #92]	@ (80090d4 <osSemaphoreRelease+0x94>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2b02      	cmp	r3, #2
 800907c:	d117      	bne.n	80090ae <osSemaphoreRelease+0x6e>
    yield = pdFALSE;
 800907e:	2300      	movs	r3, #0
 8009080:	60fb      	str	r3, [r7, #12]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009082:	230c      	movs	r3, #12
 8009084:	18fa      	adds	r2, r7, r3
 8009086:	69bb      	ldr	r3, [r7, #24]
 8009088:	0011      	movs	r1, r2
 800908a:	0018      	movs	r0, r3
 800908c:	f000 fb8e 	bl	80097ac <xQueueGiveFromISR>
 8009090:	0003      	movs	r3, r0
 8009092:	2b01      	cmp	r3, #1
 8009094:	d003      	beq.n	800909e <osSemaphoreRelease+0x5e>
      stat = osErrorResource;
 8009096:	2303      	movs	r3, #3
 8009098:	425b      	negs	r3, r3
 800909a:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800909c:	e014      	b.n	80090c8 <osSemaphoreRelease+0x88>
    } else {
      portYIELD_FROM_ISR (yield);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d011      	beq.n	80090c8 <osSemaphoreRelease+0x88>
 80090a4:	4b0c      	ldr	r3, [pc, #48]	@ (80090d8 <osSemaphoreRelease+0x98>)
 80090a6:	2280      	movs	r2, #128	@ 0x80
 80090a8:	0552      	lsls	r2, r2, #21
 80090aa:	601a      	str	r2, [r3, #0]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80090ac:	e00c      	b.n	80090c8 <osSemaphoreRelease+0x88>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80090ae:	69b8      	ldr	r0, [r7, #24]
 80090b0:	2300      	movs	r3, #0
 80090b2:	2200      	movs	r2, #0
 80090b4:	2100      	movs	r1, #0
 80090b6:	f000 fa3d 	bl	8009534 <xQueueGenericSend>
 80090ba:	0003      	movs	r3, r0
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d004      	beq.n	80090ca <osSemaphoreRelease+0x8a>
      stat = osErrorResource;
 80090c0:	2303      	movs	r3, #3
 80090c2:	425b      	negs	r3, r3
 80090c4:	61fb      	str	r3, [r7, #28]
 80090c6:	e000      	b.n	80090ca <osSemaphoreRelease+0x8a>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80090c8:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return (stat);
 80090ca:	69fb      	ldr	r3, [r7, #28]
}
 80090cc:	0018      	movs	r0, r3
 80090ce:	46bd      	mov	sp, r7
 80090d0:	b008      	add	sp, #32
 80090d2:	bd80      	pop	{r7, pc}
 80090d4:	200003f4 	.word	0x200003f4
 80090d8:	e000ed04 	.word	0xe000ed04

080090dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80090dc:	b580      	push	{r7, lr}
 80090de:	b084      	sub	sp, #16
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	60b9      	str	r1, [r7, #8]
 80090e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	4a06      	ldr	r2, [pc, #24]	@ (8009104 <vApplicationGetIdleTaskMemory+0x28>)
 80090ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	4a05      	ldr	r2, [pc, #20]	@ (8009108 <vApplicationGetIdleTaskMemory+0x2c>)
 80090f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2280      	movs	r2, #128	@ 0x80
 80090f8:	601a      	str	r2, [r3, #0]
}
 80090fa:	46c0      	nop			@ (mov r8, r8)
 80090fc:	46bd      	mov	sp, r7
 80090fe:	b004      	add	sp, #16
 8009100:	bd80      	pop	{r7, pc}
 8009102:	46c0      	nop			@ (mov r8, r8)
 8009104:	200003f8 	.word	0x200003f8
 8009108:	20000454 	.word	0x20000454

0800910c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	60f8      	str	r0, [r7, #12]
 8009114:	60b9      	str	r1, [r7, #8]
 8009116:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	4a06      	ldr	r2, [pc, #24]	@ (8009134 <vApplicationGetTimerTaskMemory+0x28>)
 800911c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	4a05      	ldr	r2, [pc, #20]	@ (8009138 <vApplicationGetTimerTaskMemory+0x2c>)
 8009122:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	2280      	movs	r2, #128	@ 0x80
 8009128:	0052      	lsls	r2, r2, #1
 800912a:	601a      	str	r2, [r3, #0]
}
 800912c:	46c0      	nop			@ (mov r8, r8)
 800912e:	46bd      	mov	sp, r7
 8009130:	b004      	add	sp, #16
 8009132:	bd80      	pop	{r7, pc}
 8009134:	20000654 	.word	0x20000654
 8009138:	200006b0 	.word	0x200006b0

0800913c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b082      	sub	sp, #8
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	3308      	adds	r3, #8
 8009148:	001a      	movs	r2, r3
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2201      	movs	r2, #1
 8009152:	4252      	negs	r2, r2
 8009154:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	3308      	adds	r3, #8
 800915a:	001a      	movs	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	3308      	adds	r3, #8
 8009164:	001a      	movs	r2, r3
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009170:	46c0      	nop			@ (mov r8, r8)
 8009172:	46bd      	mov	sp, r7
 8009174:	b002      	add	sp, #8
 8009176:	bd80      	pop	{r7, pc}

08009178 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b082      	sub	sp, #8
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2200      	movs	r2, #0
 8009184:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009186:	46c0      	nop			@ (mov r8, r8)
 8009188:	46bd      	mov	sp, r7
 800918a:	b002      	add	sp, #8
 800918c:	bd80      	pop	{r7, pc}

0800918e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800918e:	b580      	push	{r7, lr}
 8009190:	b084      	sub	sp, #16
 8009192:	af00      	add	r7, sp, #0
 8009194:	6078      	str	r0, [r7, #4]
 8009196:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	68fa      	ldr	r2, [r7, #12]
 80091a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	689a      	ldr	r2, [r3, #8]
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	689b      	ldr	r3, [r3, #8]
 80091b0:	683a      	ldr	r2, [r7, #0]
 80091b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	683a      	ldr	r2, [r7, #0]
 80091b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	1c5a      	adds	r2, r3, #1
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	601a      	str	r2, [r3, #0]
}
 80091ca:	46c0      	nop			@ (mov r8, r8)
 80091cc:	46bd      	mov	sp, r7
 80091ce:	b004      	add	sp, #16
 80091d0:	bd80      	pop	{r7, pc}

080091d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b084      	sub	sp, #16
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
 80091da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	3301      	adds	r3, #1
 80091e6:	d103      	bne.n	80091f0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	60fb      	str	r3, [r7, #12]
 80091ee:	e00c      	b.n	800920a <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	3308      	adds	r3, #8
 80091f4:	60fb      	str	r3, [r7, #12]
 80091f6:	e002      	b.n	80091fe <vListInsert+0x2c>
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	60fb      	str	r3, [r7, #12]
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	68ba      	ldr	r2, [r7, #8]
 8009206:	429a      	cmp	r2, r3
 8009208:	d2f6      	bcs.n	80091f8 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	685a      	ldr	r2, [r3, #4]
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	685b      	ldr	r3, [r3, #4]
 8009216:	683a      	ldr	r2, [r7, #0]
 8009218:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	683a      	ldr	r2, [r7, #0]
 8009224:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	1c5a      	adds	r2, r3, #1
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	601a      	str	r2, [r3, #0]
}
 8009236:	46c0      	nop			@ (mov r8, r8)
 8009238:	46bd      	mov	sp, r7
 800923a:	b004      	add	sp, #16
 800923c:	bd80      	pop	{r7, pc}

0800923e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b084      	sub	sp, #16
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	691b      	ldr	r3, [r3, #16]
 800924a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	687a      	ldr	r2, [r7, #4]
 8009252:	6892      	ldr	r2, [r2, #8]
 8009254:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	687a      	ldr	r2, [r7, #4]
 800925c:	6852      	ldr	r2, [r2, #4]
 800925e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	429a      	cmp	r2, r3
 8009268:	d103      	bne.n	8009272 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	689a      	ldr	r2, [r3, #8]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2200      	movs	r2, #0
 8009276:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	1e5a      	subs	r2, r3, #1
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
}
 8009286:	0018      	movs	r0, r3
 8009288:	46bd      	mov	sp, r7
 800928a:	b004      	add	sp, #16
 800928c:	bd80      	pop	{r7, pc}

0800928e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b084      	sub	sp, #16
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
 8009296:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d102      	bne.n	80092a8 <xQueueGenericReset+0x1a>
 80092a2:	b672      	cpsid	i
 80092a4:	46c0      	nop			@ (mov r8, r8)
 80092a6:	e7fd      	b.n	80092a4 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80092a8:	f002 f9b2 	bl	800b610 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b8:	434b      	muls	r3, r1
 80092ba:	18d2      	adds	r2, r2, r3
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	2200      	movs	r2, #0
 80092c4:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092d6:	1e59      	subs	r1, r3, #1
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092dc:	434b      	muls	r3, r1
 80092de:	18d2      	adds	r2, r2, r3
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2244      	movs	r2, #68	@ 0x44
 80092e8:	21ff      	movs	r1, #255	@ 0xff
 80092ea:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2245      	movs	r2, #69	@ 0x45
 80092f0:	21ff      	movs	r1, #255	@ 0xff
 80092f2:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10d      	bne.n	8009316 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	691b      	ldr	r3, [r3, #16]
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d013      	beq.n	800932a <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	3310      	adds	r3, #16
 8009306:	0018      	movs	r0, r3
 8009308:	f001 fa7a 	bl	800a800 <xTaskRemoveFromEventList>
 800930c:	1e03      	subs	r3, r0, #0
 800930e:	d00c      	beq.n	800932a <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009310:	f002 f96e 	bl	800b5f0 <vPortYield>
 8009314:	e009      	b.n	800932a <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	3310      	adds	r3, #16
 800931a:	0018      	movs	r0, r3
 800931c:	f7ff ff0e 	bl	800913c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	3324      	adds	r3, #36	@ 0x24
 8009324:	0018      	movs	r0, r3
 8009326:	f7ff ff09 	bl	800913c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800932a:	f002 f983 	bl	800b634 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800932e:	2301      	movs	r3, #1
}
 8009330:	0018      	movs	r0, r3
 8009332:	46bd      	mov	sp, r7
 8009334:	b004      	add	sp, #16
 8009336:	bd80      	pop	{r7, pc}

08009338 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009338:	b590      	push	{r4, r7, lr}
 800933a:	b089      	sub	sp, #36	@ 0x24
 800933c:	af02      	add	r7, sp, #8
 800933e:	60f8      	str	r0, [r7, #12]
 8009340:	60b9      	str	r1, [r7, #8]
 8009342:	607a      	str	r2, [r7, #4]
 8009344:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d102      	bne.n	8009352 <xQueueGenericCreateStatic+0x1a>
 800934c:	b672      	cpsid	i
 800934e:	46c0      	nop			@ (mov r8, r8)
 8009350:	e7fd      	b.n	800934e <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d102      	bne.n	800935e <xQueueGenericCreateStatic+0x26>
 8009358:	b672      	cpsid	i
 800935a:	46c0      	nop			@ (mov r8, r8)
 800935c:	e7fd      	b.n	800935a <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d002      	beq.n	800936a <xQueueGenericCreateStatic+0x32>
 8009364:	68bb      	ldr	r3, [r7, #8]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d001      	beq.n	800936e <xQueueGenericCreateStatic+0x36>
 800936a:	2301      	movs	r3, #1
 800936c:	e000      	b.n	8009370 <xQueueGenericCreateStatic+0x38>
 800936e:	2300      	movs	r3, #0
 8009370:	2b00      	cmp	r3, #0
 8009372:	d102      	bne.n	800937a <xQueueGenericCreateStatic+0x42>
 8009374:	b672      	cpsid	i
 8009376:	46c0      	nop			@ (mov r8, r8)
 8009378:	e7fd      	b.n	8009376 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d102      	bne.n	8009386 <xQueueGenericCreateStatic+0x4e>
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d101      	bne.n	800938a <xQueueGenericCreateStatic+0x52>
 8009386:	2301      	movs	r3, #1
 8009388:	e000      	b.n	800938c <xQueueGenericCreateStatic+0x54>
 800938a:	2300      	movs	r3, #0
 800938c:	2b00      	cmp	r3, #0
 800938e:	d102      	bne.n	8009396 <xQueueGenericCreateStatic+0x5e>
 8009390:	b672      	cpsid	i
 8009392:	46c0      	nop			@ (mov r8, r8)
 8009394:	e7fd      	b.n	8009392 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009396:	2350      	movs	r3, #80	@ 0x50
 8009398:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800939a:	693b      	ldr	r3, [r7, #16]
 800939c:	2b50      	cmp	r3, #80	@ 0x50
 800939e:	d002      	beq.n	80093a6 <xQueueGenericCreateStatic+0x6e>
 80093a0:	b672      	cpsid	i
 80093a2:	46c0      	nop			@ (mov r8, r8)
 80093a4:	e7fd      	b.n	80093a2 <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80093a6:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d00e      	beq.n	80093d0 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	2246      	movs	r2, #70	@ 0x46
 80093b6:	2101      	movs	r1, #1
 80093b8:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80093ba:	2328      	movs	r3, #40	@ 0x28
 80093bc:	18fb      	adds	r3, r7, r3
 80093be:	781c      	ldrb	r4, [r3, #0]
 80093c0:	687a      	ldr	r2, [r7, #4]
 80093c2:	68b9      	ldr	r1, [r7, #8]
 80093c4:	68f8      	ldr	r0, [r7, #12]
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	9300      	str	r3, [sp, #0]
 80093ca:	0023      	movs	r3, r4
 80093cc:	f000 f83e 	bl	800944c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80093d0:	697b      	ldr	r3, [r7, #20]
	}
 80093d2:	0018      	movs	r0, r3
 80093d4:	46bd      	mov	sp, r7
 80093d6:	b007      	add	sp, #28
 80093d8:	bd90      	pop	{r4, r7, pc}

080093da <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80093da:	b590      	push	{r4, r7, lr}
 80093dc:	b08b      	sub	sp, #44	@ 0x2c
 80093de:	af02      	add	r7, sp, #8
 80093e0:	60f8      	str	r0, [r7, #12]
 80093e2:	60b9      	str	r1, [r7, #8]
 80093e4:	1dfb      	adds	r3, r7, #7
 80093e6:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d102      	bne.n	80093f4 <xQueueGenericCreate+0x1a>
 80093ee:	b672      	cpsid	i
 80093f0:	46c0      	nop			@ (mov r8, r8)
 80093f2:	e7fd      	b.n	80093f0 <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d102      	bne.n	8009400 <xQueueGenericCreate+0x26>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80093fa:	2300      	movs	r3, #0
 80093fc:	61fb      	str	r3, [r7, #28]
 80093fe:	e003      	b.n	8009408 <xQueueGenericCreate+0x2e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	68ba      	ldr	r2, [r7, #8]
 8009404:	4353      	muls	r3, r2
 8009406:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	3350      	adds	r3, #80	@ 0x50
 800940c:	0018      	movs	r0, r3
 800940e:	f002 f997 	bl	800b740 <pvPortMalloc>
 8009412:	0003      	movs	r3, r0
 8009414:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8009416:	69bb      	ldr	r3, [r7, #24]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d012      	beq.n	8009442 <xQueueGenericCreate+0x68>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800941c:	69bb      	ldr	r3, [r7, #24]
 800941e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	3350      	adds	r3, #80	@ 0x50
 8009424:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	2246      	movs	r2, #70	@ 0x46
 800942a:	2100      	movs	r1, #0
 800942c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800942e:	1dfb      	adds	r3, r7, #7
 8009430:	781c      	ldrb	r4, [r3, #0]
 8009432:	697a      	ldr	r2, [r7, #20]
 8009434:	68b9      	ldr	r1, [r7, #8]
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	69bb      	ldr	r3, [r7, #24]
 800943a:	9300      	str	r3, [sp, #0]
 800943c:	0023      	movs	r3, r4
 800943e:	f000 f805 	bl	800944c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009442:	69bb      	ldr	r3, [r7, #24]
	}
 8009444:	0018      	movs	r0, r3
 8009446:	46bd      	mov	sp, r7
 8009448:	b009      	add	sp, #36	@ 0x24
 800944a:	bd90      	pop	{r4, r7, pc}

0800944c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	60b9      	str	r1, [r7, #8]
 8009456:	607a      	str	r2, [r7, #4]
 8009458:	001a      	movs	r2, r3
 800945a:	1cfb      	adds	r3, r7, #3
 800945c:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800945e:	68bb      	ldr	r3, [r7, #8]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d103      	bne.n	800946c <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009464:	69bb      	ldr	r3, [r7, #24]
 8009466:	69ba      	ldr	r2, [r7, #24]
 8009468:	601a      	str	r2, [r3, #0]
 800946a:	e002      	b.n	8009472 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800946c:	69bb      	ldr	r3, [r7, #24]
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009472:	69bb      	ldr	r3, [r7, #24]
 8009474:	68fa      	ldr	r2, [r7, #12]
 8009476:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009478:	69bb      	ldr	r3, [r7, #24]
 800947a:	68ba      	ldr	r2, [r7, #8]
 800947c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800947e:	69bb      	ldr	r3, [r7, #24]
 8009480:	2101      	movs	r1, #1
 8009482:	0018      	movs	r0, r3
 8009484:	f7ff ff03 	bl	800928e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	1cfa      	adds	r2, r7, #3
 800948c:	214c      	movs	r1, #76	@ 0x4c
 800948e:	7812      	ldrb	r2, [r2, #0]
 8009490:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009492:	46c0      	nop			@ (mov r8, r8)
 8009494:	46bd      	mov	sp, r7
 8009496:	b004      	add	sp, #16
 8009498:	bd80      	pop	{r7, pc}

0800949a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800949a:	b580      	push	{r7, lr}
 800949c:	b088      	sub	sp, #32
 800949e:	af02      	add	r7, sp, #8
 80094a0:	60f8      	str	r0, [r7, #12]
 80094a2:	60b9      	str	r1, [r7, #8]
 80094a4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d102      	bne.n	80094b2 <xQueueCreateCountingSemaphoreStatic+0x18>
 80094ac:	b672      	cpsid	i
 80094ae:	46c0      	nop			@ (mov r8, r8)
 80094b0:	e7fd      	b.n	80094ae <xQueueCreateCountingSemaphoreStatic+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 80094b2:	68ba      	ldr	r2, [r7, #8]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d902      	bls.n	80094c0 <xQueueCreateCountingSemaphoreStatic+0x26>
 80094ba:	b672      	cpsid	i
 80094bc:	46c0      	nop			@ (mov r8, r8)
 80094be:	e7fd      	b.n	80094bc <xQueueCreateCountingSemaphoreStatic+0x22>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	68f8      	ldr	r0, [r7, #12]
 80094c4:	2202      	movs	r2, #2
 80094c6:	9200      	str	r2, [sp, #0]
 80094c8:	2200      	movs	r2, #0
 80094ca:	2100      	movs	r1, #0
 80094cc:	f7ff ff34 	bl	8009338 <xQueueGenericCreateStatic>
 80094d0:	0003      	movs	r3, r0
 80094d2:	617b      	str	r3, [r7, #20]

		if( xHandle != NULL )
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d002      	beq.n	80094e0 <xQueueCreateCountingSemaphoreStatic+0x46>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	68ba      	ldr	r2, [r7, #8]
 80094de:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80094e0:	697b      	ldr	r3, [r7, #20]
	}
 80094e2:	0018      	movs	r0, r3
 80094e4:	46bd      	mov	sp, r7
 80094e6:	b006      	add	sp, #24
 80094e8:	bd80      	pop	{r7, pc}

080094ea <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b084      	sub	sp, #16
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
 80094f2:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d102      	bne.n	8009500 <xQueueCreateCountingSemaphore+0x16>
 80094fa:	b672      	cpsid	i
 80094fc:	46c0      	nop			@ (mov r8, r8)
 80094fe:	e7fd      	b.n	80094fc <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009500:	683a      	ldr	r2, [r7, #0]
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	429a      	cmp	r2, r3
 8009506:	d902      	bls.n	800950e <xQueueCreateCountingSemaphore+0x24>
 8009508:	b672      	cpsid	i
 800950a:	46c0      	nop			@ (mov r8, r8)
 800950c:	e7fd      	b.n	800950a <xQueueCreateCountingSemaphore+0x20>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2202      	movs	r2, #2
 8009512:	2100      	movs	r1, #0
 8009514:	0018      	movs	r0, r3
 8009516:	f7ff ff60 	bl	80093da <xQueueGenericCreate>
 800951a:	0003      	movs	r3, r0
 800951c:	60fb      	str	r3, [r7, #12]

		if( xHandle != NULL )
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d002      	beq.n	800952a <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	683a      	ldr	r2, [r7, #0]
 8009528:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800952a:	68fb      	ldr	r3, [r7, #12]
	}
 800952c:	0018      	movs	r0, r3
 800952e:	46bd      	mov	sp, r7
 8009530:	b004      	add	sp, #16
 8009532:	bd80      	pop	{r7, pc}

08009534 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b08a      	sub	sp, #40	@ 0x28
 8009538:	af00      	add	r7, sp, #0
 800953a:	60f8      	str	r0, [r7, #12]
 800953c:	60b9      	str	r1, [r7, #8]
 800953e:	607a      	str	r2, [r7, #4]
 8009540:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009542:	2300      	movs	r3, #0
 8009544:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800954a:	6a3b      	ldr	r3, [r7, #32]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d102      	bne.n	8009556 <xQueueGenericSend+0x22>
 8009550:	b672      	cpsid	i
 8009552:	46c0      	nop			@ (mov r8, r8)
 8009554:	e7fd      	b.n	8009552 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d103      	bne.n	8009564 <xQueueGenericSend+0x30>
 800955c:	6a3b      	ldr	r3, [r7, #32]
 800955e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009560:	2b00      	cmp	r3, #0
 8009562:	d101      	bne.n	8009568 <xQueueGenericSend+0x34>
 8009564:	2301      	movs	r3, #1
 8009566:	e000      	b.n	800956a <xQueueGenericSend+0x36>
 8009568:	2300      	movs	r3, #0
 800956a:	2b00      	cmp	r3, #0
 800956c:	d102      	bne.n	8009574 <xQueueGenericSend+0x40>
 800956e:	b672      	cpsid	i
 8009570:	46c0      	nop			@ (mov r8, r8)
 8009572:	e7fd      	b.n	8009570 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	2b02      	cmp	r3, #2
 8009578:	d103      	bne.n	8009582 <xQueueGenericSend+0x4e>
 800957a:	6a3b      	ldr	r3, [r7, #32]
 800957c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800957e:	2b01      	cmp	r3, #1
 8009580:	d101      	bne.n	8009586 <xQueueGenericSend+0x52>
 8009582:	2301      	movs	r3, #1
 8009584:	e000      	b.n	8009588 <xQueueGenericSend+0x54>
 8009586:	2300      	movs	r3, #0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d102      	bne.n	8009592 <xQueueGenericSend+0x5e>
 800958c:	b672      	cpsid	i
 800958e:	46c0      	nop			@ (mov r8, r8)
 8009590:	e7fd      	b.n	800958e <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009592:	f001 facd 	bl	800ab30 <xTaskGetSchedulerState>
 8009596:	1e03      	subs	r3, r0, #0
 8009598:	d102      	bne.n	80095a0 <xQueueGenericSend+0x6c>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d101      	bne.n	80095a4 <xQueueGenericSend+0x70>
 80095a0:	2301      	movs	r3, #1
 80095a2:	e000      	b.n	80095a6 <xQueueGenericSend+0x72>
 80095a4:	2300      	movs	r3, #0
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d102      	bne.n	80095b0 <xQueueGenericSend+0x7c>
 80095aa:	b672      	cpsid	i
 80095ac:	46c0      	nop			@ (mov r8, r8)
 80095ae:	e7fd      	b.n	80095ac <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80095b0:	f002 f82e 	bl	800b610 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80095b4:	6a3b      	ldr	r3, [r7, #32]
 80095b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80095b8:	6a3b      	ldr	r3, [r7, #32]
 80095ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095bc:	429a      	cmp	r2, r3
 80095be:	d302      	bcc.n	80095c6 <xQueueGenericSend+0x92>
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	2b02      	cmp	r3, #2
 80095c4:	d11e      	bne.n	8009604 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80095c6:	683a      	ldr	r2, [r7, #0]
 80095c8:	68b9      	ldr	r1, [r7, #8]
 80095ca:	6a3b      	ldr	r3, [r7, #32]
 80095cc:	0018      	movs	r0, r3
 80095ce:	f000 fb83 	bl	8009cd8 <prvCopyDataToQueue>
 80095d2:	0003      	movs	r3, r0
 80095d4:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095d6:	6a3b      	ldr	r3, [r7, #32]
 80095d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d009      	beq.n	80095f2 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095de:	6a3b      	ldr	r3, [r7, #32]
 80095e0:	3324      	adds	r3, #36	@ 0x24
 80095e2:	0018      	movs	r0, r3
 80095e4:	f001 f90c 	bl	800a800 <xTaskRemoveFromEventList>
 80095e8:	1e03      	subs	r3, r0, #0
 80095ea:	d007      	beq.n	80095fc <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80095ec:	f002 f800 	bl	800b5f0 <vPortYield>
 80095f0:	e004      	b.n	80095fc <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d001      	beq.n	80095fc <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80095f8:	f001 fffa 	bl	800b5f0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80095fc:	f002 f81a 	bl	800b634 <vPortExitCritical>
				return pdPASS;
 8009600:	2301      	movs	r3, #1
 8009602:	e05b      	b.n	80096bc <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d103      	bne.n	8009612 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800960a:	f002 f813 	bl	800b634 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800960e:	2300      	movs	r3, #0
 8009610:	e054      	b.n	80096bc <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009614:	2b00      	cmp	r3, #0
 8009616:	d106      	bne.n	8009626 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009618:	2314      	movs	r3, #20
 800961a:	18fb      	adds	r3, r7, r3
 800961c:	0018      	movs	r0, r3
 800961e:	f001 f94d 	bl	800a8bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009622:	2301      	movs	r3, #1
 8009624:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009626:	f002 f805 	bl	800b634 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800962a:	f000 fef9 	bl	800a420 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800962e:	f001 ffef 	bl	800b610 <vPortEnterCritical>
 8009632:	6a3b      	ldr	r3, [r7, #32]
 8009634:	2244      	movs	r2, #68	@ 0x44
 8009636:	5c9b      	ldrb	r3, [r3, r2]
 8009638:	b25b      	sxtb	r3, r3
 800963a:	3301      	adds	r3, #1
 800963c:	d103      	bne.n	8009646 <xQueueGenericSend+0x112>
 800963e:	6a3b      	ldr	r3, [r7, #32]
 8009640:	2244      	movs	r2, #68	@ 0x44
 8009642:	2100      	movs	r1, #0
 8009644:	5499      	strb	r1, [r3, r2]
 8009646:	6a3b      	ldr	r3, [r7, #32]
 8009648:	2245      	movs	r2, #69	@ 0x45
 800964a:	5c9b      	ldrb	r3, [r3, r2]
 800964c:	b25b      	sxtb	r3, r3
 800964e:	3301      	adds	r3, #1
 8009650:	d103      	bne.n	800965a <xQueueGenericSend+0x126>
 8009652:	6a3b      	ldr	r3, [r7, #32]
 8009654:	2245      	movs	r2, #69	@ 0x45
 8009656:	2100      	movs	r1, #0
 8009658:	5499      	strb	r1, [r3, r2]
 800965a:	f001 ffeb 	bl	800b634 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800965e:	1d3a      	adds	r2, r7, #4
 8009660:	2314      	movs	r3, #20
 8009662:	18fb      	adds	r3, r7, r3
 8009664:	0011      	movs	r1, r2
 8009666:	0018      	movs	r0, r3
 8009668:	f001 f93c 	bl	800a8e4 <xTaskCheckForTimeOut>
 800966c:	1e03      	subs	r3, r0, #0
 800966e:	d11e      	bne.n	80096ae <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009670:	6a3b      	ldr	r3, [r7, #32]
 8009672:	0018      	movs	r0, r3
 8009674:	f000 fc35 	bl	8009ee2 <prvIsQueueFull>
 8009678:	1e03      	subs	r3, r0, #0
 800967a:	d011      	beq.n	80096a0 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800967c:	6a3b      	ldr	r3, [r7, #32]
 800967e:	3310      	adds	r3, #16
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	0011      	movs	r1, r2
 8009684:	0018      	movs	r0, r3
 8009686:	f001 f873 	bl	800a770 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800968a:	6a3b      	ldr	r3, [r7, #32]
 800968c:	0018      	movs	r0, r3
 800968e:	f000 fbb4 	bl	8009dfa <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009692:	f000 fed1 	bl	800a438 <xTaskResumeAll>
 8009696:	1e03      	subs	r3, r0, #0
 8009698:	d18a      	bne.n	80095b0 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 800969a:	f001 ffa9 	bl	800b5f0 <vPortYield>
 800969e:	e787      	b.n	80095b0 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80096a0:	6a3b      	ldr	r3, [r7, #32]
 80096a2:	0018      	movs	r0, r3
 80096a4:	f000 fba9 	bl	8009dfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80096a8:	f000 fec6 	bl	800a438 <xTaskResumeAll>
 80096ac:	e780      	b.n	80095b0 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80096ae:	6a3b      	ldr	r3, [r7, #32]
 80096b0:	0018      	movs	r0, r3
 80096b2:	f000 fba2 	bl	8009dfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80096b6:	f000 febf 	bl	800a438 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80096ba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80096bc:	0018      	movs	r0, r3
 80096be:	46bd      	mov	sp, r7
 80096c0:	b00a      	add	sp, #40	@ 0x28
 80096c2:	bd80      	pop	{r7, pc}

080096c4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80096c4:	b590      	push	{r4, r7, lr}
 80096c6:	b089      	sub	sp, #36	@ 0x24
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	60f8      	str	r0, [r7, #12]
 80096cc:	60b9      	str	r1, [r7, #8]
 80096ce:	607a      	str	r2, [r7, #4]
 80096d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 80096d6:	69bb      	ldr	r3, [r7, #24]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d102      	bne.n	80096e2 <xQueueGenericSendFromISR+0x1e>
 80096dc:	b672      	cpsid	i
 80096de:	46c0      	nop			@ (mov r8, r8)
 80096e0:	e7fd      	b.n	80096de <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d103      	bne.n	80096f0 <xQueueGenericSendFromISR+0x2c>
 80096e8:	69bb      	ldr	r3, [r7, #24]
 80096ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d101      	bne.n	80096f4 <xQueueGenericSendFromISR+0x30>
 80096f0:	2301      	movs	r3, #1
 80096f2:	e000      	b.n	80096f6 <xQueueGenericSendFromISR+0x32>
 80096f4:	2300      	movs	r3, #0
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d102      	bne.n	8009700 <xQueueGenericSendFromISR+0x3c>
 80096fa:	b672      	cpsid	i
 80096fc:	46c0      	nop			@ (mov r8, r8)
 80096fe:	e7fd      	b.n	80096fc <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	2b02      	cmp	r3, #2
 8009704:	d103      	bne.n	800970e <xQueueGenericSendFromISR+0x4a>
 8009706:	69bb      	ldr	r3, [r7, #24]
 8009708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800970a:	2b01      	cmp	r3, #1
 800970c:	d101      	bne.n	8009712 <xQueueGenericSendFromISR+0x4e>
 800970e:	2301      	movs	r3, #1
 8009710:	e000      	b.n	8009714 <xQueueGenericSendFromISR+0x50>
 8009712:	2300      	movs	r3, #0
 8009714:	2b00      	cmp	r3, #0
 8009716:	d102      	bne.n	800971e <xQueueGenericSendFromISR+0x5a>
 8009718:	b672      	cpsid	i
 800971a:	46c0      	nop			@ (mov r8, r8)
 800971c:	e7fd      	b.n	800971a <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800971e:	f001 ffa1 	bl	800b664 <ulSetInterruptMaskFromISR>
 8009722:	0003      	movs	r3, r0
 8009724:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009726:	69bb      	ldr	r3, [r7, #24]
 8009728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800972e:	429a      	cmp	r2, r3
 8009730:	d302      	bcc.n	8009738 <xQueueGenericSendFromISR+0x74>
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	2b02      	cmp	r3, #2
 8009736:	d12e      	bne.n	8009796 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009738:	2413      	movs	r4, #19
 800973a:	193b      	adds	r3, r7, r4
 800973c:	69ba      	ldr	r2, [r7, #24]
 800973e:	2145      	movs	r1, #69	@ 0x45
 8009740:	5c52      	ldrb	r2, [r2, r1]
 8009742:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009744:	683a      	ldr	r2, [r7, #0]
 8009746:	68b9      	ldr	r1, [r7, #8]
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	0018      	movs	r0, r3
 800974c:	f000 fac4 	bl	8009cd8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009750:	193b      	adds	r3, r7, r4
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	b25b      	sxtb	r3, r3
 8009756:	3301      	adds	r3, #1
 8009758:	d111      	bne.n	800977e <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800975e:	2b00      	cmp	r3, #0
 8009760:	d016      	beq.n	8009790 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009762:	69bb      	ldr	r3, [r7, #24]
 8009764:	3324      	adds	r3, #36	@ 0x24
 8009766:	0018      	movs	r0, r3
 8009768:	f001 f84a 	bl	800a800 <xTaskRemoveFromEventList>
 800976c:	1e03      	subs	r3, r0, #0
 800976e:	d00f      	beq.n	8009790 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00c      	beq.n	8009790 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2201      	movs	r2, #1
 800977a:	601a      	str	r2, [r3, #0]
 800977c:	e008      	b.n	8009790 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800977e:	2313      	movs	r3, #19
 8009780:	18fb      	adds	r3, r7, r3
 8009782:	781b      	ldrb	r3, [r3, #0]
 8009784:	3301      	adds	r3, #1
 8009786:	b2db      	uxtb	r3, r3
 8009788:	b259      	sxtb	r1, r3
 800978a:	69bb      	ldr	r3, [r7, #24]
 800978c:	2245      	movs	r2, #69	@ 0x45
 800978e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8009790:	2301      	movs	r3, #1
 8009792:	61fb      	str	r3, [r7, #28]
		{
 8009794:	e001      	b.n	800979a <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009796:	2300      	movs	r3, #0
 8009798:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800979a:	697b      	ldr	r3, [r7, #20]
 800979c:	0018      	movs	r0, r3
 800979e:	f001 ff67 	bl	800b670 <vClearInterruptMaskFromISR>

	return xReturn;
 80097a2:	69fb      	ldr	r3, [r7, #28]
}
 80097a4:	0018      	movs	r0, r3
 80097a6:	46bd      	mov	sp, r7
 80097a8:	b009      	add	sp, #36	@ 0x24
 80097aa:	bd90      	pop	{r4, r7, pc}

080097ac <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b088      	sub	sp, #32
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	6078      	str	r0, [r7, #4]
 80097b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80097ba:	69bb      	ldr	r3, [r7, #24]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d102      	bne.n	80097c6 <xQueueGiveFromISR+0x1a>
 80097c0:	b672      	cpsid	i
 80097c2:	46c0      	nop			@ (mov r8, r8)
 80097c4:	e7fd      	b.n	80097c2 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80097c6:	69bb      	ldr	r3, [r7, #24]
 80097c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d002      	beq.n	80097d4 <xQueueGiveFromISR+0x28>
 80097ce:	b672      	cpsid	i
 80097d0:	46c0      	nop			@ (mov r8, r8)
 80097d2:	e7fd      	b.n	80097d0 <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d103      	bne.n	80097e4 <xQueueGiveFromISR+0x38>
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d101      	bne.n	80097e8 <xQueueGiveFromISR+0x3c>
 80097e4:	2301      	movs	r3, #1
 80097e6:	e000      	b.n	80097ea <xQueueGiveFromISR+0x3e>
 80097e8:	2300      	movs	r3, #0
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d102      	bne.n	80097f4 <xQueueGiveFromISR+0x48>
 80097ee:	b672      	cpsid	i
 80097f0:	46c0      	nop			@ (mov r8, r8)
 80097f2:	e7fd      	b.n	80097f0 <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80097f4:	f001 ff36 	bl	800b664 <ulSetInterruptMaskFromISR>
 80097f8:	0003      	movs	r3, r0
 80097fa:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009800:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009806:	693a      	ldr	r2, [r7, #16]
 8009808:	429a      	cmp	r2, r3
 800980a:	d22c      	bcs.n	8009866 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800980c:	200f      	movs	r0, #15
 800980e:	183b      	adds	r3, r7, r0
 8009810:	69ba      	ldr	r2, [r7, #24]
 8009812:	2145      	movs	r1, #69	@ 0x45
 8009814:	5c52      	ldrb	r2, [r2, r1]
 8009816:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	1c5a      	adds	r2, r3, #1
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009820:	183b      	adds	r3, r7, r0
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	b25b      	sxtb	r3, r3
 8009826:	3301      	adds	r3, #1
 8009828:	d111      	bne.n	800984e <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800982e:	2b00      	cmp	r3, #0
 8009830:	d016      	beq.n	8009860 <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009832:	69bb      	ldr	r3, [r7, #24]
 8009834:	3324      	adds	r3, #36	@ 0x24
 8009836:	0018      	movs	r0, r3
 8009838:	f000 ffe2 	bl	800a800 <xTaskRemoveFromEventList>
 800983c:	1e03      	subs	r3, r0, #0
 800983e:	d00f      	beq.n	8009860 <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00c      	beq.n	8009860 <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	2201      	movs	r2, #1
 800984a:	601a      	str	r2, [r3, #0]
 800984c:	e008      	b.n	8009860 <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800984e:	230f      	movs	r3, #15
 8009850:	18fb      	adds	r3, r7, r3
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	3301      	adds	r3, #1
 8009856:	b2db      	uxtb	r3, r3
 8009858:	b259      	sxtb	r1, r3
 800985a:	69bb      	ldr	r3, [r7, #24]
 800985c:	2245      	movs	r2, #69	@ 0x45
 800985e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8009860:	2301      	movs	r3, #1
 8009862:	61fb      	str	r3, [r7, #28]
 8009864:	e001      	b.n	800986a <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009866:	2300      	movs	r3, #0
 8009868:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	0018      	movs	r0, r3
 800986e:	f001 feff 	bl	800b670 <vClearInterruptMaskFromISR>

	return xReturn;
 8009872:	69fb      	ldr	r3, [r7, #28]
}
 8009874:	0018      	movs	r0, r3
 8009876:	46bd      	mov	sp, r7
 8009878:	b008      	add	sp, #32
 800987a:	bd80      	pop	{r7, pc}

0800987c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b08a      	sub	sp, #40	@ 0x28
 8009880:	af00      	add	r7, sp, #0
 8009882:	60f8      	str	r0, [r7, #12]
 8009884:	60b9      	str	r1, [r7, #8]
 8009886:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009888:	2300      	movs	r3, #0
 800988a:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009890:	6a3b      	ldr	r3, [r7, #32]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d102      	bne.n	800989c <xQueueReceive+0x20>
 8009896:	b672      	cpsid	i
 8009898:	46c0      	nop			@ (mov r8, r8)
 800989a:	e7fd      	b.n	8009898 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d103      	bne.n	80098aa <xQueueReceive+0x2e>
 80098a2:	6a3b      	ldr	r3, [r7, #32]
 80098a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d101      	bne.n	80098ae <xQueueReceive+0x32>
 80098aa:	2301      	movs	r3, #1
 80098ac:	e000      	b.n	80098b0 <xQueueReceive+0x34>
 80098ae:	2300      	movs	r3, #0
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d102      	bne.n	80098ba <xQueueReceive+0x3e>
 80098b4:	b672      	cpsid	i
 80098b6:	46c0      	nop			@ (mov r8, r8)
 80098b8:	e7fd      	b.n	80098b6 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80098ba:	f001 f939 	bl	800ab30 <xTaskGetSchedulerState>
 80098be:	1e03      	subs	r3, r0, #0
 80098c0:	d102      	bne.n	80098c8 <xQueueReceive+0x4c>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d101      	bne.n	80098cc <xQueueReceive+0x50>
 80098c8:	2301      	movs	r3, #1
 80098ca:	e000      	b.n	80098ce <xQueueReceive+0x52>
 80098cc:	2300      	movs	r3, #0
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d102      	bne.n	80098d8 <xQueueReceive+0x5c>
 80098d2:	b672      	cpsid	i
 80098d4:	46c0      	nop			@ (mov r8, r8)
 80098d6:	e7fd      	b.n	80098d4 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80098d8:	f001 fe9a 	bl	800b610 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80098dc:	6a3b      	ldr	r3, [r7, #32]
 80098de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098e0:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098e2:	69fb      	ldr	r3, [r7, #28]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d01a      	beq.n	800991e <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80098e8:	68ba      	ldr	r2, [r7, #8]
 80098ea:	6a3b      	ldr	r3, [r7, #32]
 80098ec:	0011      	movs	r1, r2
 80098ee:	0018      	movs	r0, r3
 80098f0:	f000 fa5d 	bl	8009dae <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80098f4:	69fb      	ldr	r3, [r7, #28]
 80098f6:	1e5a      	subs	r2, r3, #1
 80098f8:	6a3b      	ldr	r3, [r7, #32]
 80098fa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098fc:	6a3b      	ldr	r3, [r7, #32]
 80098fe:	691b      	ldr	r3, [r3, #16]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d008      	beq.n	8009916 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009904:	6a3b      	ldr	r3, [r7, #32]
 8009906:	3310      	adds	r3, #16
 8009908:	0018      	movs	r0, r3
 800990a:	f000 ff79 	bl	800a800 <xTaskRemoveFromEventList>
 800990e:	1e03      	subs	r3, r0, #0
 8009910:	d001      	beq.n	8009916 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009912:	f001 fe6d 	bl	800b5f0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009916:	f001 fe8d 	bl	800b634 <vPortExitCritical>
				return pdPASS;
 800991a:	2301      	movs	r3, #1
 800991c:	e062      	b.n	80099e4 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d103      	bne.n	800992c <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009924:	f001 fe86 	bl	800b634 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009928:	2300      	movs	r3, #0
 800992a:	e05b      	b.n	80099e4 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 800992c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800992e:	2b00      	cmp	r3, #0
 8009930:	d106      	bne.n	8009940 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009932:	2314      	movs	r3, #20
 8009934:	18fb      	adds	r3, r7, r3
 8009936:	0018      	movs	r0, r3
 8009938:	f000 ffc0 	bl	800a8bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800993c:	2301      	movs	r3, #1
 800993e:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009940:	f001 fe78 	bl	800b634 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009944:	f000 fd6c 	bl	800a420 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009948:	f001 fe62 	bl	800b610 <vPortEnterCritical>
 800994c:	6a3b      	ldr	r3, [r7, #32]
 800994e:	2244      	movs	r2, #68	@ 0x44
 8009950:	5c9b      	ldrb	r3, [r3, r2]
 8009952:	b25b      	sxtb	r3, r3
 8009954:	3301      	adds	r3, #1
 8009956:	d103      	bne.n	8009960 <xQueueReceive+0xe4>
 8009958:	6a3b      	ldr	r3, [r7, #32]
 800995a:	2244      	movs	r2, #68	@ 0x44
 800995c:	2100      	movs	r1, #0
 800995e:	5499      	strb	r1, [r3, r2]
 8009960:	6a3b      	ldr	r3, [r7, #32]
 8009962:	2245      	movs	r2, #69	@ 0x45
 8009964:	5c9b      	ldrb	r3, [r3, r2]
 8009966:	b25b      	sxtb	r3, r3
 8009968:	3301      	adds	r3, #1
 800996a:	d103      	bne.n	8009974 <xQueueReceive+0xf8>
 800996c:	6a3b      	ldr	r3, [r7, #32]
 800996e:	2245      	movs	r2, #69	@ 0x45
 8009970:	2100      	movs	r1, #0
 8009972:	5499      	strb	r1, [r3, r2]
 8009974:	f001 fe5e 	bl	800b634 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009978:	1d3a      	adds	r2, r7, #4
 800997a:	2314      	movs	r3, #20
 800997c:	18fb      	adds	r3, r7, r3
 800997e:	0011      	movs	r1, r2
 8009980:	0018      	movs	r0, r3
 8009982:	f000 ffaf 	bl	800a8e4 <xTaskCheckForTimeOut>
 8009986:	1e03      	subs	r3, r0, #0
 8009988:	d11e      	bne.n	80099c8 <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800998a:	6a3b      	ldr	r3, [r7, #32]
 800998c:	0018      	movs	r0, r3
 800998e:	f000 fa92 	bl	8009eb6 <prvIsQueueEmpty>
 8009992:	1e03      	subs	r3, r0, #0
 8009994:	d011      	beq.n	80099ba <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009996:	6a3b      	ldr	r3, [r7, #32]
 8009998:	3324      	adds	r3, #36	@ 0x24
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	0011      	movs	r1, r2
 800999e:	0018      	movs	r0, r3
 80099a0:	f000 fee6 	bl	800a770 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80099a4:	6a3b      	ldr	r3, [r7, #32]
 80099a6:	0018      	movs	r0, r3
 80099a8:	f000 fa27 	bl	8009dfa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80099ac:	f000 fd44 	bl	800a438 <xTaskResumeAll>
 80099b0:	1e03      	subs	r3, r0, #0
 80099b2:	d191      	bne.n	80098d8 <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 80099b4:	f001 fe1c 	bl	800b5f0 <vPortYield>
 80099b8:	e78e      	b.n	80098d8 <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80099ba:	6a3b      	ldr	r3, [r7, #32]
 80099bc:	0018      	movs	r0, r3
 80099be:	f000 fa1c 	bl	8009dfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80099c2:	f000 fd39 	bl	800a438 <xTaskResumeAll>
 80099c6:	e787      	b.n	80098d8 <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80099c8:	6a3b      	ldr	r3, [r7, #32]
 80099ca:	0018      	movs	r0, r3
 80099cc:	f000 fa15 	bl	8009dfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80099d0:	f000 fd32 	bl	800a438 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80099d4:	6a3b      	ldr	r3, [r7, #32]
 80099d6:	0018      	movs	r0, r3
 80099d8:	f000 fa6d 	bl	8009eb6 <prvIsQueueEmpty>
 80099dc:	1e03      	subs	r3, r0, #0
 80099de:	d100      	bne.n	80099e2 <xQueueReceive+0x166>
 80099e0:	e77a      	b.n	80098d8 <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80099e2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80099e4:	0018      	movs	r0, r3
 80099e6:	46bd      	mov	sp, r7
 80099e8:	b00a      	add	sp, #40	@ 0x28
 80099ea:	bd80      	pop	{r7, pc}

080099ec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b08a      	sub	sp, #40	@ 0x28
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80099f6:	2300      	movs	r3, #0
 80099f8:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80099fe:	2300      	movs	r3, #0
 8009a00:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d102      	bne.n	8009a0e <xQueueSemaphoreTake+0x22>
 8009a08:	b672      	cpsid	i
 8009a0a:	46c0      	nop			@ (mov r8, r8)
 8009a0c:	e7fd      	b.n	8009a0a <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009a0e:	69fb      	ldr	r3, [r7, #28]
 8009a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d002      	beq.n	8009a1c <xQueueSemaphoreTake+0x30>
 8009a16:	b672      	cpsid	i
 8009a18:	46c0      	nop			@ (mov r8, r8)
 8009a1a:	e7fd      	b.n	8009a18 <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a1c:	f001 f888 	bl	800ab30 <xTaskGetSchedulerState>
 8009a20:	1e03      	subs	r3, r0, #0
 8009a22:	d102      	bne.n	8009a2a <xQueueSemaphoreTake+0x3e>
 8009a24:	683b      	ldr	r3, [r7, #0]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d101      	bne.n	8009a2e <xQueueSemaphoreTake+0x42>
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e000      	b.n	8009a30 <xQueueSemaphoreTake+0x44>
 8009a2e:	2300      	movs	r3, #0
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d102      	bne.n	8009a3a <xQueueSemaphoreTake+0x4e>
 8009a34:	b672      	cpsid	i
 8009a36:	46c0      	nop			@ (mov r8, r8)
 8009a38:	e7fd      	b.n	8009a36 <xQueueSemaphoreTake+0x4a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009a3a:	f001 fde9 	bl	800b610 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009a3e:	69fb      	ldr	r3, [r7, #28]
 8009a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a42:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d01d      	beq.n	8009a86 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009a4a:	69bb      	ldr	r3, [r7, #24]
 8009a4c:	1e5a      	subs	r2, r3, #1
 8009a4e:	69fb      	ldr	r3, [r7, #28]
 8009a50:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d104      	bne.n	8009a64 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009a5a:	f001 f9bd 	bl	800add8 <pvTaskIncrementMutexHeldCount>
 8009a5e:	0002      	movs	r2, r0
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a64:	69fb      	ldr	r3, [r7, #28]
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d008      	beq.n	8009a7e <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a6c:	69fb      	ldr	r3, [r7, #28]
 8009a6e:	3310      	adds	r3, #16
 8009a70:	0018      	movs	r0, r3
 8009a72:	f000 fec5 	bl	800a800 <xTaskRemoveFromEventList>
 8009a76:	1e03      	subs	r3, r0, #0
 8009a78:	d001      	beq.n	8009a7e <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009a7a:	f001 fdb9 	bl	800b5f0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009a7e:	f001 fdd9 	bl	800b634 <vPortExitCritical>
				return pdPASS;
 8009a82:	2301      	movs	r3, #1
 8009a84:	e08c      	b.n	8009ba0 <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d109      	bne.n	8009aa0 <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009a8c:	6a3b      	ldr	r3, [r7, #32]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d002      	beq.n	8009a98 <xQueueSemaphoreTake+0xac>
 8009a92:	b672      	cpsid	i
 8009a94:	46c0      	nop			@ (mov r8, r8)
 8009a96:	e7fd      	b.n	8009a94 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009a98:	f001 fdcc 	bl	800b634 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	e07f      	b.n	8009ba0 <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d106      	bne.n	8009ab4 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009aa6:	230c      	movs	r3, #12
 8009aa8:	18fb      	adds	r3, r7, r3
 8009aaa:	0018      	movs	r0, r3
 8009aac:	f000 ff06 	bl	800a8bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ab4:	f001 fdbe 	bl	800b634 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ab8:	f000 fcb2 	bl	800a420 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009abc:	f001 fda8 	bl	800b610 <vPortEnterCritical>
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	2244      	movs	r2, #68	@ 0x44
 8009ac4:	5c9b      	ldrb	r3, [r3, r2]
 8009ac6:	b25b      	sxtb	r3, r3
 8009ac8:	3301      	adds	r3, #1
 8009aca:	d103      	bne.n	8009ad4 <xQueueSemaphoreTake+0xe8>
 8009acc:	69fb      	ldr	r3, [r7, #28]
 8009ace:	2244      	movs	r2, #68	@ 0x44
 8009ad0:	2100      	movs	r1, #0
 8009ad2:	5499      	strb	r1, [r3, r2]
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	2245      	movs	r2, #69	@ 0x45
 8009ad8:	5c9b      	ldrb	r3, [r3, r2]
 8009ada:	b25b      	sxtb	r3, r3
 8009adc:	3301      	adds	r3, #1
 8009ade:	d103      	bne.n	8009ae8 <xQueueSemaphoreTake+0xfc>
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	2245      	movs	r2, #69	@ 0x45
 8009ae4:	2100      	movs	r1, #0
 8009ae6:	5499      	strb	r1, [r3, r2]
 8009ae8:	f001 fda4 	bl	800b634 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009aec:	003a      	movs	r2, r7
 8009aee:	230c      	movs	r3, #12
 8009af0:	18fb      	adds	r3, r7, r3
 8009af2:	0011      	movs	r1, r2
 8009af4:	0018      	movs	r0, r3
 8009af6:	f000 fef5 	bl	800a8e4 <xTaskCheckForTimeOut>
 8009afa:	1e03      	subs	r3, r0, #0
 8009afc:	d12e      	bne.n	8009b5c <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009afe:	69fb      	ldr	r3, [r7, #28]
 8009b00:	0018      	movs	r0, r3
 8009b02:	f000 f9d8 	bl	8009eb6 <prvIsQueueEmpty>
 8009b06:	1e03      	subs	r3, r0, #0
 8009b08:	d021      	beq.n	8009b4e <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b0a:	69fb      	ldr	r3, [r7, #28]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d10a      	bne.n	8009b28 <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 8009b12:	f001 fd7d 	bl	800b610 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009b16:	69fb      	ldr	r3, [r7, #28]
 8009b18:	689b      	ldr	r3, [r3, #8]
 8009b1a:	0018      	movs	r0, r3
 8009b1c:	f001 f824 	bl	800ab68 <xTaskPriorityInherit>
 8009b20:	0003      	movs	r3, r0
 8009b22:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8009b24:	f001 fd86 	bl	800b634 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	3324      	adds	r3, #36	@ 0x24
 8009b2c:	683a      	ldr	r2, [r7, #0]
 8009b2e:	0011      	movs	r1, r2
 8009b30:	0018      	movs	r0, r3
 8009b32:	f000 fe1d 	bl	800a770 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009b36:	69fb      	ldr	r3, [r7, #28]
 8009b38:	0018      	movs	r0, r3
 8009b3a:	f000 f95e 	bl	8009dfa <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009b3e:	f000 fc7b 	bl	800a438 <xTaskResumeAll>
 8009b42:	1e03      	subs	r3, r0, #0
 8009b44:	d000      	beq.n	8009b48 <xQueueSemaphoreTake+0x15c>
 8009b46:	e778      	b.n	8009a3a <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 8009b48:	f001 fd52 	bl	800b5f0 <vPortYield>
 8009b4c:	e775      	b.n	8009a3a <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	0018      	movs	r0, r3
 8009b52:	f000 f952 	bl	8009dfa <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009b56:	f000 fc6f 	bl	800a438 <xTaskResumeAll>
 8009b5a:	e76e      	b.n	8009a3a <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	0018      	movs	r0, r3
 8009b60:	f000 f94b 	bl	8009dfa <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b64:	f000 fc68 	bl	800a438 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b68:	69fb      	ldr	r3, [r7, #28]
 8009b6a:	0018      	movs	r0, r3
 8009b6c:	f000 f9a3 	bl	8009eb6 <prvIsQueueEmpty>
 8009b70:	1e03      	subs	r3, r0, #0
 8009b72:	d100      	bne.n	8009b76 <xQueueSemaphoreTake+0x18a>
 8009b74:	e761      	b.n	8009a3a <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009b76:	6a3b      	ldr	r3, [r7, #32]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d010      	beq.n	8009b9e <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 8009b7c:	f001 fd48 	bl	800b610 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009b80:	69fb      	ldr	r3, [r7, #28]
 8009b82:	0018      	movs	r0, r3
 8009b84:	f000 f892 	bl	8009cac <prvGetDisinheritPriorityAfterTimeout>
 8009b88:	0003      	movs	r3, r0
 8009b8a:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	697a      	ldr	r2, [r7, #20]
 8009b92:	0011      	movs	r1, r2
 8009b94:	0018      	movs	r0, r3
 8009b96:	f001 f8ad 	bl	800acf4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009b9a:	f001 fd4b 	bl	800b634 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009b9e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009ba0:	0018      	movs	r0, r3
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	b00a      	add	sp, #40	@ 0x28
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009ba8:	b590      	push	{r4, r7, lr}
 8009baa:	b08b      	sub	sp, #44	@ 0x2c
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8009bb8:	6a3b      	ldr	r3, [r7, #32]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d102      	bne.n	8009bc4 <xQueueReceiveFromISR+0x1c>
 8009bbe:	b672      	cpsid	i
 8009bc0:	46c0      	nop			@ (mov r8, r8)
 8009bc2:	e7fd      	b.n	8009bc0 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d103      	bne.n	8009bd2 <xQueueReceiveFromISR+0x2a>
 8009bca:	6a3b      	ldr	r3, [r7, #32]
 8009bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d101      	bne.n	8009bd6 <xQueueReceiveFromISR+0x2e>
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	e000      	b.n	8009bd8 <xQueueReceiveFromISR+0x30>
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d102      	bne.n	8009be2 <xQueueReceiveFromISR+0x3a>
 8009bdc:	b672      	cpsid	i
 8009bde:	46c0      	nop			@ (mov r8, r8)
 8009be0:	e7fd      	b.n	8009bde <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009be2:	f001 fd3f 	bl	800b664 <ulSetInterruptMaskFromISR>
 8009be6:	0003      	movs	r3, r0
 8009be8:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009bea:	6a3b      	ldr	r3, [r7, #32]
 8009bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009bee:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009bf0:	69bb      	ldr	r3, [r7, #24]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d032      	beq.n	8009c5c <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009bf6:	2417      	movs	r4, #23
 8009bf8:	193b      	adds	r3, r7, r4
 8009bfa:	6a3a      	ldr	r2, [r7, #32]
 8009bfc:	2144      	movs	r1, #68	@ 0x44
 8009bfe:	5c52      	ldrb	r2, [r2, r1]
 8009c00:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	6a3b      	ldr	r3, [r7, #32]
 8009c06:	0011      	movs	r1, r2
 8009c08:	0018      	movs	r0, r3
 8009c0a:	f000 f8d0 	bl	8009dae <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009c0e:	69bb      	ldr	r3, [r7, #24]
 8009c10:	1e5a      	subs	r2, r3, #1
 8009c12:	6a3b      	ldr	r3, [r7, #32]
 8009c14:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009c16:	193b      	adds	r3, r7, r4
 8009c18:	781b      	ldrb	r3, [r3, #0]
 8009c1a:	b25b      	sxtb	r3, r3
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	d111      	bne.n	8009c44 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c20:	6a3b      	ldr	r3, [r7, #32]
 8009c22:	691b      	ldr	r3, [r3, #16]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d016      	beq.n	8009c56 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c28:	6a3b      	ldr	r3, [r7, #32]
 8009c2a:	3310      	adds	r3, #16
 8009c2c:	0018      	movs	r0, r3
 8009c2e:	f000 fde7 	bl	800a800 <xTaskRemoveFromEventList>
 8009c32:	1e03      	subs	r3, r0, #0
 8009c34:	d00f      	beq.n	8009c56 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d00c      	beq.n	8009c56 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	601a      	str	r2, [r3, #0]
 8009c42:	e008      	b.n	8009c56 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009c44:	2317      	movs	r3, #23
 8009c46:	18fb      	adds	r3, r7, r3
 8009c48:	781b      	ldrb	r3, [r3, #0]
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	b2db      	uxtb	r3, r3
 8009c4e:	b259      	sxtb	r1, r3
 8009c50:	6a3b      	ldr	r3, [r7, #32]
 8009c52:	2244      	movs	r2, #68	@ 0x44
 8009c54:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8009c56:	2301      	movs	r3, #1
 8009c58:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c5a:	e001      	b.n	8009c60 <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8009c60:	69fb      	ldr	r3, [r7, #28]
 8009c62:	0018      	movs	r0, r3
 8009c64:	f001 fd04 	bl	800b670 <vClearInterruptMaskFromISR>

	return xReturn;
 8009c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009c6a:	0018      	movs	r0, r3
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	b00b      	add	sp, #44	@ 0x2c
 8009c70:	bd90      	pop	{r4, r7, pc}

08009c72 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009c72:	b580      	push	{r7, lr}
 8009c74:	b084      	sub	sp, #16
 8009c76:	af00      	add	r7, sp, #0
 8009c78:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d102      	bne.n	8009c8a <vQueueDelete+0x18>
 8009c84:	b672      	cpsid	i
 8009c86:	46c0      	nop			@ (mov r8, r8)
 8009c88:	e7fd      	b.n	8009c86 <vQueueDelete+0x14>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	0018      	movs	r0, r3
 8009c8e:	f000 f969 	bl	8009f64 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2246      	movs	r2, #70	@ 0x46
 8009c96:	5c9b      	ldrb	r3, [r3, r2]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d103      	bne.n	8009ca4 <vQueueDelete+0x32>
		{
			vPortFree( pxQueue );
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	0018      	movs	r0, r3
 8009ca0:	f001 fdf6 	bl	800b890 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009ca4:	46c0      	nop			@ (mov r8, r8)
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	b004      	add	sp, #16
 8009caa:	bd80      	pop	{r7, pc}

08009cac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d006      	beq.n	8009cca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	2238      	movs	r2, #56	@ 0x38
 8009cc4:	1ad3      	subs	r3, r2, r3
 8009cc6:	60fb      	str	r3, [r7, #12]
 8009cc8:	e001      	b.n	8009cce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009cca:	2300      	movs	r3, #0
 8009ccc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009cce:	68fb      	ldr	r3, [r7, #12]
	}
 8009cd0:	0018      	movs	r0, r3
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	b004      	add	sp, #16
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b086      	sub	sp, #24
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	60b9      	str	r1, [r7, #8]
 8009ce2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d10e      	bne.n	8009d14 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d14e      	bne.n	8009d9c <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	689b      	ldr	r3, [r3, #8]
 8009d02:	0018      	movs	r0, r3
 8009d04:	f000 ff98 	bl	800ac38 <xTaskPriorityDisinherit>
 8009d08:	0003      	movs	r3, r0
 8009d0a:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	609a      	str	r2, [r3, #8]
 8009d12:	e043      	b.n	8009d9c <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d119      	bne.n	8009d4e <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	6858      	ldr	r0, [r3, #4]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	0019      	movs	r1, r3
 8009d26:	f002 fcc7 	bl	800c6b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	685a      	ldr	r2, [r3, #4]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d32:	18d2      	adds	r2, r2, r3
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	685a      	ldr	r2, [r3, #4]
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	689b      	ldr	r3, [r3, #8]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d32b      	bcc.n	8009d9c <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681a      	ldr	r2, [r3, #0]
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	605a      	str	r2, [r3, #4]
 8009d4c:	e026      	b.n	8009d9c <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	68d8      	ldr	r0, [r3, #12]
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	0019      	movs	r1, r3
 8009d5a:	f002 fcad 	bl	800c6b8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	68da      	ldr	r2, [r3, #12]
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d66:	425b      	negs	r3, r3
 8009d68:	18d2      	adds	r2, r2, r3
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	68da      	ldr	r2, [r3, #12]
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d207      	bcs.n	8009d8a <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	689a      	ldr	r2, [r3, #8]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d82:	425b      	negs	r3, r3
 8009d84:	18d2      	adds	r2, r2, r3
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2b02      	cmp	r3, #2
 8009d8e:	d105      	bne.n	8009d9c <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009d90:	693b      	ldr	r3, [r7, #16]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d002      	beq.n	8009d9c <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	3b01      	subs	r3, #1
 8009d9a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009d9c:	693b      	ldr	r3, [r7, #16]
 8009d9e:	1c5a      	adds	r2, r3, #1
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009da4:	697b      	ldr	r3, [r7, #20]
}
 8009da6:	0018      	movs	r0, r3
 8009da8:	46bd      	mov	sp, r7
 8009daa:	b006      	add	sp, #24
 8009dac:	bd80      	pop	{r7, pc}

08009dae <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009dae:	b580      	push	{r7, lr}
 8009db0:	b082      	sub	sp, #8
 8009db2:	af00      	add	r7, sp, #0
 8009db4:	6078      	str	r0, [r7, #4]
 8009db6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d018      	beq.n	8009df2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	68da      	ldr	r2, [r3, #12]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dc8:	18d2      	adds	r2, r2, r3
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	68da      	ldr	r2, [r3, #12]
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	429a      	cmp	r2, r3
 8009dd8:	d303      	bcc.n	8009de2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	68d9      	ldr	r1, [r3, #12]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	0018      	movs	r0, r3
 8009dee:	f002 fc63 	bl	800c6b8 <memcpy>
	}
}
 8009df2:	46c0      	nop			@ (mov r8, r8)
 8009df4:	46bd      	mov	sp, r7
 8009df6:	b002      	add	sp, #8
 8009df8:	bd80      	pop	{r7, pc}

08009dfa <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009dfa:	b580      	push	{r7, lr}
 8009dfc:	b084      	sub	sp, #16
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009e02:	f001 fc05 	bl	800b610 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009e06:	230f      	movs	r3, #15
 8009e08:	18fb      	adds	r3, r7, r3
 8009e0a:	687a      	ldr	r2, [r7, #4]
 8009e0c:	2145      	movs	r1, #69	@ 0x45
 8009e0e:	5c52      	ldrb	r2, [r2, r1]
 8009e10:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009e12:	e013      	b.n	8009e3c <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d016      	beq.n	8009e4a <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	3324      	adds	r3, #36	@ 0x24
 8009e20:	0018      	movs	r0, r3
 8009e22:	f000 fced 	bl	800a800 <xTaskRemoveFromEventList>
 8009e26:	1e03      	subs	r3, r0, #0
 8009e28:	d001      	beq.n	8009e2e <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009e2a:	f000 fdad 	bl	800a988 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009e2e:	210f      	movs	r1, #15
 8009e30:	187b      	adds	r3, r7, r1
 8009e32:	781b      	ldrb	r3, [r3, #0]
 8009e34:	3b01      	subs	r3, #1
 8009e36:	b2da      	uxtb	r2, r3
 8009e38:	187b      	adds	r3, r7, r1
 8009e3a:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009e3c:	230f      	movs	r3, #15
 8009e3e:	18fb      	adds	r3, r7, r3
 8009e40:	781b      	ldrb	r3, [r3, #0]
 8009e42:	b25b      	sxtb	r3, r3
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	dce5      	bgt.n	8009e14 <prvUnlockQueue+0x1a>
 8009e48:	e000      	b.n	8009e4c <prvUnlockQueue+0x52>
					break;
 8009e4a:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2245      	movs	r2, #69	@ 0x45
 8009e50:	21ff      	movs	r1, #255	@ 0xff
 8009e52:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009e54:	f001 fbee 	bl	800b634 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009e58:	f001 fbda 	bl	800b610 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009e5c:	230e      	movs	r3, #14
 8009e5e:	18fb      	adds	r3, r7, r3
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	2144      	movs	r1, #68	@ 0x44
 8009e64:	5c52      	ldrb	r2, [r2, r1]
 8009e66:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009e68:	e013      	b.n	8009e92 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	691b      	ldr	r3, [r3, #16]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d016      	beq.n	8009ea0 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	3310      	adds	r3, #16
 8009e76:	0018      	movs	r0, r3
 8009e78:	f000 fcc2 	bl	800a800 <xTaskRemoveFromEventList>
 8009e7c:	1e03      	subs	r3, r0, #0
 8009e7e:	d001      	beq.n	8009e84 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8009e80:	f000 fd82 	bl	800a988 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009e84:	210e      	movs	r1, #14
 8009e86:	187b      	adds	r3, r7, r1
 8009e88:	781b      	ldrb	r3, [r3, #0]
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	b2da      	uxtb	r2, r3
 8009e8e:	187b      	adds	r3, r7, r1
 8009e90:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009e92:	230e      	movs	r3, #14
 8009e94:	18fb      	adds	r3, r7, r3
 8009e96:	781b      	ldrb	r3, [r3, #0]
 8009e98:	b25b      	sxtb	r3, r3
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	dce5      	bgt.n	8009e6a <prvUnlockQueue+0x70>
 8009e9e:	e000      	b.n	8009ea2 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8009ea0:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2244      	movs	r2, #68	@ 0x44
 8009ea6:	21ff      	movs	r1, #255	@ 0xff
 8009ea8:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009eaa:	f001 fbc3 	bl	800b634 <vPortExitCritical>
}
 8009eae:	46c0      	nop			@ (mov r8, r8)
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	b004      	add	sp, #16
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b084      	sub	sp, #16
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009ebe:	f001 fba7 	bl	800b610 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d102      	bne.n	8009ed0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009eca:	2301      	movs	r3, #1
 8009ecc:	60fb      	str	r3, [r7, #12]
 8009ece:	e001      	b.n	8009ed4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009ed4:	f001 fbae 	bl	800b634 <vPortExitCritical>

	return xReturn;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
}
 8009eda:	0018      	movs	r0, r3
 8009edc:	46bd      	mov	sp, r7
 8009ede:	b004      	add	sp, #16
 8009ee0:	bd80      	pop	{r7, pc}

08009ee2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009ee2:	b580      	push	{r7, lr}
 8009ee4:	b084      	sub	sp, #16
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009eea:	f001 fb91 	bl	800b610 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ef6:	429a      	cmp	r2, r3
 8009ef8:	d102      	bne.n	8009f00 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009efa:	2301      	movs	r3, #1
 8009efc:	60fb      	str	r3, [r7, #12]
 8009efe:	e001      	b.n	8009f04 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009f00:	2300      	movs	r3, #0
 8009f02:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009f04:	f001 fb96 	bl	800b634 <vPortExitCritical>

	return xReturn;
 8009f08:	68fb      	ldr	r3, [r7, #12]
}
 8009f0a:	0018      	movs	r0, r3
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	b004      	add	sp, #16
 8009f10:	bd80      	pop	{r7, pc}
	...

08009f14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
 8009f1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009f1e:	2300      	movs	r3, #0
 8009f20:	60fb      	str	r3, [r7, #12]
 8009f22:	e015      	b.n	8009f50 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009f24:	4b0e      	ldr	r3, [pc, #56]	@ (8009f60 <vQueueAddToRegistry+0x4c>)
 8009f26:	68fa      	ldr	r2, [r7, #12]
 8009f28:	00d2      	lsls	r2, r2, #3
 8009f2a:	58d3      	ldr	r3, [r2, r3]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d10c      	bne.n	8009f4a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009f30:	4b0b      	ldr	r3, [pc, #44]	@ (8009f60 <vQueueAddToRegistry+0x4c>)
 8009f32:	68fa      	ldr	r2, [r7, #12]
 8009f34:	00d2      	lsls	r2, r2, #3
 8009f36:	6839      	ldr	r1, [r7, #0]
 8009f38:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009f3a:	4a09      	ldr	r2, [pc, #36]	@ (8009f60 <vQueueAddToRegistry+0x4c>)
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	00db      	lsls	r3, r3, #3
 8009f40:	18d3      	adds	r3, r2, r3
 8009f42:	3304      	adds	r3, #4
 8009f44:	687a      	ldr	r2, [r7, #4]
 8009f46:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009f48:	e006      	b.n	8009f58 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	3301      	adds	r3, #1
 8009f4e:	60fb      	str	r3, [r7, #12]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2b07      	cmp	r3, #7
 8009f54:	d9e6      	bls.n	8009f24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009f56:	46c0      	nop			@ (mov r8, r8)
 8009f58:	46c0      	nop			@ (mov r8, r8)
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	b004      	add	sp, #16
 8009f5e:	bd80      	pop	{r7, pc}
 8009f60:	20000ab0 	.word	0x20000ab0

08009f64 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	60fb      	str	r3, [r7, #12]
 8009f70:	e018      	b.n	8009fa4 <vQueueUnregisterQueue+0x40>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009f72:	4a10      	ldr	r2, [pc, #64]	@ (8009fb4 <vQueueUnregisterQueue+0x50>)
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	00db      	lsls	r3, r3, #3
 8009f78:	18d3      	adds	r3, r2, r3
 8009f7a:	3304      	adds	r3, #4
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d10c      	bne.n	8009f9e <vQueueUnregisterQueue+0x3a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009f84:	4b0b      	ldr	r3, [pc, #44]	@ (8009fb4 <vQueueUnregisterQueue+0x50>)
 8009f86:	68fa      	ldr	r2, [r7, #12]
 8009f88:	00d2      	lsls	r2, r2, #3
 8009f8a:	2100      	movs	r1, #0
 8009f8c:	50d1      	str	r1, [r2, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009f8e:	4a09      	ldr	r2, [pc, #36]	@ (8009fb4 <vQueueUnregisterQueue+0x50>)
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	00db      	lsls	r3, r3, #3
 8009f94:	18d3      	adds	r3, r2, r3
 8009f96:	3304      	adds	r3, #4
 8009f98:	2200      	movs	r2, #0
 8009f9a:	601a      	str	r2, [r3, #0]
				break;
 8009f9c:	e006      	b.n	8009fac <vQueueUnregisterQueue+0x48>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	60fb      	str	r3, [r7, #12]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	2b07      	cmp	r3, #7
 8009fa8:	d9e3      	bls.n	8009f72 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009faa:	46c0      	nop			@ (mov r8, r8)
 8009fac:	46c0      	nop			@ (mov r8, r8)
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	b004      	add	sp, #16
 8009fb2:	bd80      	pop	{r7, pc}
 8009fb4:	20000ab0 	.word	0x20000ab0

08009fb8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009fb8:	b580      	push	{r7, lr}
 8009fba:	b086      	sub	sp, #24
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	60f8      	str	r0, [r7, #12]
 8009fc0:	60b9      	str	r1, [r7, #8]
 8009fc2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009fc8:	f001 fb22 	bl	800b610 <vPortEnterCritical>
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	2244      	movs	r2, #68	@ 0x44
 8009fd0:	5c9b      	ldrb	r3, [r3, r2]
 8009fd2:	b25b      	sxtb	r3, r3
 8009fd4:	3301      	adds	r3, #1
 8009fd6:	d103      	bne.n	8009fe0 <vQueueWaitForMessageRestricted+0x28>
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	2244      	movs	r2, #68	@ 0x44
 8009fdc:	2100      	movs	r1, #0
 8009fde:	5499      	strb	r1, [r3, r2]
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	2245      	movs	r2, #69	@ 0x45
 8009fe4:	5c9b      	ldrb	r3, [r3, r2]
 8009fe6:	b25b      	sxtb	r3, r3
 8009fe8:	3301      	adds	r3, #1
 8009fea:	d103      	bne.n	8009ff4 <vQueueWaitForMessageRestricted+0x3c>
 8009fec:	697b      	ldr	r3, [r7, #20]
 8009fee:	2245      	movs	r2, #69	@ 0x45
 8009ff0:	2100      	movs	r1, #0
 8009ff2:	5499      	strb	r1, [r3, r2]
 8009ff4:	f001 fb1e 	bl	800b634 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d106      	bne.n	800a00e <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	3324      	adds	r3, #36	@ 0x24
 800a004:	687a      	ldr	r2, [r7, #4]
 800a006:	68b9      	ldr	r1, [r7, #8]
 800a008:	0018      	movs	r0, r3
 800a00a:	f000 fbd1 	bl	800a7b0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	0018      	movs	r0, r3
 800a012:	f7ff fef2 	bl	8009dfa <prvUnlockQueue>
	}
 800a016:	46c0      	nop			@ (mov r8, r8)
 800a018:	46bd      	mov	sp, r7
 800a01a:	b006      	add	sp, #24
 800a01c:	bd80      	pop	{r7, pc}

0800a01e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a01e:	b590      	push	{r4, r7, lr}
 800a020:	b08d      	sub	sp, #52	@ 0x34
 800a022:	af04      	add	r7, sp, #16
 800a024:	60f8      	str	r0, [r7, #12]
 800a026:	60b9      	str	r1, [r7, #8]
 800a028:	607a      	str	r2, [r7, #4]
 800a02a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a02c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d102      	bne.n	800a038 <xTaskCreateStatic+0x1a>
 800a032:	b672      	cpsid	i
 800a034:	46c0      	nop			@ (mov r8, r8)
 800a036:	e7fd      	b.n	800a034 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800a038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d102      	bne.n	800a044 <xTaskCreateStatic+0x26>
 800a03e:	b672      	cpsid	i
 800a040:	46c0      	nop			@ (mov r8, r8)
 800a042:	e7fd      	b.n	800a040 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a044:	235c      	movs	r3, #92	@ 0x5c
 800a046:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	2b5c      	cmp	r3, #92	@ 0x5c
 800a04c:	d002      	beq.n	800a054 <xTaskCreateStatic+0x36>
 800a04e:	b672      	cpsid	i
 800a050:	46c0      	nop			@ (mov r8, r8)
 800a052:	e7fd      	b.n	800a050 <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a054:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a056:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d020      	beq.n	800a09e <xTaskCreateStatic+0x80>
 800a05c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d01d      	beq.n	800a09e <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a064:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a066:	69fb      	ldr	r3, [r7, #28]
 800a068:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a06a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a06c:	69fb      	ldr	r3, [r7, #28]
 800a06e:	2259      	movs	r2, #89	@ 0x59
 800a070:	2102      	movs	r1, #2
 800a072:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a074:	683c      	ldr	r4, [r7, #0]
 800a076:	687a      	ldr	r2, [r7, #4]
 800a078:	68b9      	ldr	r1, [r7, #8]
 800a07a:	68f8      	ldr	r0, [r7, #12]
 800a07c:	2300      	movs	r3, #0
 800a07e:	9303      	str	r3, [sp, #12]
 800a080:	69fb      	ldr	r3, [r7, #28]
 800a082:	9302      	str	r3, [sp, #8]
 800a084:	2318      	movs	r3, #24
 800a086:	18fb      	adds	r3, r7, r3
 800a088:	9301      	str	r3, [sp, #4]
 800a08a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a08c:	9300      	str	r3, [sp, #0]
 800a08e:	0023      	movs	r3, r4
 800a090:	f000 f858 	bl	800a144 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a094:	69fb      	ldr	r3, [r7, #28]
 800a096:	0018      	movs	r0, r3
 800a098:	f000 f8de 	bl	800a258 <prvAddNewTaskToReadyList>
 800a09c:	e001      	b.n	800a0a2 <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a0a2:	69bb      	ldr	r3, [r7, #24]
	}
 800a0a4:	0018      	movs	r0, r3
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	b009      	add	sp, #36	@ 0x24
 800a0aa:	bd90      	pop	{r4, r7, pc}

0800a0ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a0ac:	b590      	push	{r4, r7, lr}
 800a0ae:	b08d      	sub	sp, #52	@ 0x34
 800a0b0:	af04      	add	r7, sp, #16
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	603b      	str	r3, [r7, #0]
 800a0b8:	1dbb      	adds	r3, r7, #6
 800a0ba:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a0bc:	1dbb      	adds	r3, r7, #6
 800a0be:	881b      	ldrh	r3, [r3, #0]
 800a0c0:	009b      	lsls	r3, r3, #2
 800a0c2:	0018      	movs	r0, r3
 800a0c4:	f001 fb3c 	bl	800b740 <pvPortMalloc>
 800a0c8:	0003      	movs	r3, r0
 800a0ca:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d010      	beq.n	800a0f4 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a0d2:	205c      	movs	r0, #92	@ 0x5c
 800a0d4:	f001 fb34 	bl	800b740 <pvPortMalloc>
 800a0d8:	0003      	movs	r3, r0
 800a0da:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800a0dc:	69fb      	ldr	r3, [r7, #28]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d003      	beq.n	800a0ea <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a0e2:	69fb      	ldr	r3, [r7, #28]
 800a0e4:	697a      	ldr	r2, [r7, #20]
 800a0e6:	631a      	str	r2, [r3, #48]	@ 0x30
 800a0e8:	e006      	b.n	800a0f8 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	0018      	movs	r0, r3
 800a0ee:	f001 fbcf 	bl	800b890 <vPortFree>
 800a0f2:	e001      	b.n	800a0f8 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d01a      	beq.n	800a134 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a0fe:	69fb      	ldr	r3, [r7, #28]
 800a100:	2259      	movs	r2, #89	@ 0x59
 800a102:	2100      	movs	r1, #0
 800a104:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a106:	1dbb      	adds	r3, r7, #6
 800a108:	881a      	ldrh	r2, [r3, #0]
 800a10a:	683c      	ldr	r4, [r7, #0]
 800a10c:	68b9      	ldr	r1, [r7, #8]
 800a10e:	68f8      	ldr	r0, [r7, #12]
 800a110:	2300      	movs	r3, #0
 800a112:	9303      	str	r3, [sp, #12]
 800a114:	69fb      	ldr	r3, [r7, #28]
 800a116:	9302      	str	r3, [sp, #8]
 800a118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a11a:	9301      	str	r3, [sp, #4]
 800a11c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a11e:	9300      	str	r3, [sp, #0]
 800a120:	0023      	movs	r3, r4
 800a122:	f000 f80f 	bl	800a144 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a126:	69fb      	ldr	r3, [r7, #28]
 800a128:	0018      	movs	r0, r3
 800a12a:	f000 f895 	bl	800a258 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a12e:	2301      	movs	r3, #1
 800a130:	61bb      	str	r3, [r7, #24]
 800a132:	e002      	b.n	800a13a <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a134:	2301      	movs	r3, #1
 800a136:	425b      	negs	r3, r3
 800a138:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a13a:	69bb      	ldr	r3, [r7, #24]
	}
 800a13c:	0018      	movs	r0, r3
 800a13e:	46bd      	mov	sp, r7
 800a140:	b009      	add	sp, #36	@ 0x24
 800a142:	bd90      	pop	{r4, r7, pc}

0800a144 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b086      	sub	sp, #24
 800a148:	af00      	add	r7, sp, #0
 800a14a:	60f8      	str	r0, [r7, #12]
 800a14c:	60b9      	str	r1, [r7, #8]
 800a14e:	607a      	str	r2, [r7, #4]
 800a150:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a154:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	009b      	lsls	r3, r3, #2
 800a15a:	001a      	movs	r2, r3
 800a15c:	21a5      	movs	r1, #165	@ 0xa5
 800a15e:	f002 fa19 	bl	800c594 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a164:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	493a      	ldr	r1, [pc, #232]	@ (800a254 <prvInitialiseNewTask+0x110>)
 800a16a:	468c      	mov	ip, r1
 800a16c:	4463      	add	r3, ip
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	18d3      	adds	r3, r2, r3
 800a172:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	2207      	movs	r2, #7
 800a178:	4393      	bics	r3, r2
 800a17a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a17c:	693b      	ldr	r3, [r7, #16]
 800a17e:	2207      	movs	r2, #7
 800a180:	4013      	ands	r3, r2
 800a182:	d002      	beq.n	800a18a <prvInitialiseNewTask+0x46>
 800a184:	b672      	cpsid	i
 800a186:	46c0      	nop			@ (mov r8, r8)
 800a188:	e7fd      	b.n	800a186 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a18a:	68bb      	ldr	r3, [r7, #8]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d020      	beq.n	800a1d2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a190:	2300      	movs	r3, #0
 800a192:	617b      	str	r3, [r7, #20]
 800a194:	e013      	b.n	800a1be <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a196:	68ba      	ldr	r2, [r7, #8]
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	18d3      	adds	r3, r2, r3
 800a19c:	7818      	ldrb	r0, [r3, #0]
 800a19e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a1a0:	2134      	movs	r1, #52	@ 0x34
 800a1a2:	697b      	ldr	r3, [r7, #20]
 800a1a4:	18d3      	adds	r3, r2, r3
 800a1a6:	185b      	adds	r3, r3, r1
 800a1a8:	1c02      	adds	r2, r0, #0
 800a1aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a1ac:	68ba      	ldr	r2, [r7, #8]
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	18d3      	adds	r3, r2, r3
 800a1b2:	781b      	ldrb	r3, [r3, #0]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d006      	beq.n	800a1c6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	3301      	adds	r3, #1
 800a1bc:	617b      	str	r3, [r7, #20]
 800a1be:	697b      	ldr	r3, [r7, #20]
 800a1c0:	2b0f      	cmp	r3, #15
 800a1c2:	d9e8      	bls.n	800a196 <prvInitialiseNewTask+0x52>
 800a1c4:	e000      	b.n	800a1c8 <prvInitialiseNewTask+0x84>
			{
				break;
 800a1c6:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ca:	2243      	movs	r2, #67	@ 0x43
 800a1cc:	2100      	movs	r1, #0
 800a1ce:	5499      	strb	r1, [r3, r2]
 800a1d0:	e003      	b.n	800a1da <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1d4:	2234      	movs	r2, #52	@ 0x34
 800a1d6:	2100      	movs	r1, #0
 800a1d8:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a1da:	6a3b      	ldr	r3, [r7, #32]
 800a1dc:	2b37      	cmp	r3, #55	@ 0x37
 800a1de:	d901      	bls.n	800a1e4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a1e0:	2337      	movs	r3, #55	@ 0x37
 800a1e2:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a1e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e6:	6a3a      	ldr	r2, [r7, #32]
 800a1e8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a1ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ec:	6a3a      	ldr	r2, [r7, #32]
 800a1ee:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a1f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a1f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f8:	3304      	adds	r3, #4
 800a1fa:	0018      	movs	r0, r3
 800a1fc:	f7fe ffbc 	bl	8009178 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a202:	3318      	adds	r3, #24
 800a204:	0018      	movs	r0, r3
 800a206:	f7fe ffb7 	bl	8009178 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a20c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a20e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a210:	6a3b      	ldr	r3, [r7, #32]
 800a212:	2238      	movs	r2, #56	@ 0x38
 800a214:	1ad2      	subs	r2, r2, r3
 800a216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a218:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a21a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a21c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a21e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a222:	2200      	movs	r2, #0
 800a224:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a228:	2258      	movs	r2, #88	@ 0x58
 800a22a:	2100      	movs	r1, #0
 800a22c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a22e:	683a      	ldr	r2, [r7, #0]
 800a230:	68f9      	ldr	r1, [r7, #12]
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	0018      	movs	r0, r3
 800a236:	f001 f953 	bl	800b4e0 <pxPortInitialiseStack>
 800a23a:	0002      	movs	r2, r0
 800a23c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a23e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a242:	2b00      	cmp	r3, #0
 800a244:	d002      	beq.n	800a24c <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a248:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a24a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a24c:	46c0      	nop			@ (mov r8, r8)
 800a24e:	46bd      	mov	sp, r7
 800a250:	b006      	add	sp, #24
 800a252:	bd80      	pop	{r7, pc}
 800a254:	3fffffff 	.word	0x3fffffff

0800a258 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b082      	sub	sp, #8
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a260:	f001 f9d6 	bl	800b610 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a264:	4b2a      	ldr	r3, [pc, #168]	@ (800a310 <prvAddNewTaskToReadyList+0xb8>)
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	1c5a      	adds	r2, r3, #1
 800a26a:	4b29      	ldr	r3, [pc, #164]	@ (800a310 <prvAddNewTaskToReadyList+0xb8>)
 800a26c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800a26e:	4b29      	ldr	r3, [pc, #164]	@ (800a314 <prvAddNewTaskToReadyList+0xbc>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d109      	bne.n	800a28a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a276:	4b27      	ldr	r3, [pc, #156]	@ (800a314 <prvAddNewTaskToReadyList+0xbc>)
 800a278:	687a      	ldr	r2, [r7, #4]
 800a27a:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a27c:	4b24      	ldr	r3, [pc, #144]	@ (800a310 <prvAddNewTaskToReadyList+0xb8>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	2b01      	cmp	r3, #1
 800a282:	d110      	bne.n	800a2a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a284:	f000 fb9a 	bl	800a9bc <prvInitialiseTaskLists>
 800a288:	e00d      	b.n	800a2a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a28a:	4b23      	ldr	r3, [pc, #140]	@ (800a318 <prvAddNewTaskToReadyList+0xc0>)
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d109      	bne.n	800a2a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a292:	4b20      	ldr	r3, [pc, #128]	@ (800a314 <prvAddNewTaskToReadyList+0xbc>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d802      	bhi.n	800a2a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a2a0:	4b1c      	ldr	r3, [pc, #112]	@ (800a314 <prvAddNewTaskToReadyList+0xbc>)
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a2a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a31c <prvAddNewTaskToReadyList+0xc4>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	1c5a      	adds	r2, r3, #1
 800a2ac:	4b1b      	ldr	r3, [pc, #108]	@ (800a31c <prvAddNewTaskToReadyList+0xc4>)
 800a2ae:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a2b0:	4b1a      	ldr	r3, [pc, #104]	@ (800a31c <prvAddNewTaskToReadyList+0xc4>)
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2bc:	4b18      	ldr	r3, [pc, #96]	@ (800a320 <prvAddNewTaskToReadyList+0xc8>)
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d903      	bls.n	800a2cc <prvAddNewTaskToReadyList+0x74>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2c8:	4b15      	ldr	r3, [pc, #84]	@ (800a320 <prvAddNewTaskToReadyList+0xc8>)
 800a2ca:	601a      	str	r2, [r3, #0]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2d0:	0013      	movs	r3, r2
 800a2d2:	009b      	lsls	r3, r3, #2
 800a2d4:	189b      	adds	r3, r3, r2
 800a2d6:	009b      	lsls	r3, r3, #2
 800a2d8:	4a12      	ldr	r2, [pc, #72]	@ (800a324 <prvAddNewTaskToReadyList+0xcc>)
 800a2da:	189a      	adds	r2, r3, r2
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	3304      	adds	r3, #4
 800a2e0:	0019      	movs	r1, r3
 800a2e2:	0010      	movs	r0, r2
 800a2e4:	f7fe ff53 	bl	800918e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a2e8:	f001 f9a4 	bl	800b634 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a2ec:	4b0a      	ldr	r3, [pc, #40]	@ (800a318 <prvAddNewTaskToReadyList+0xc0>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d008      	beq.n	800a306 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a2f4:	4b07      	ldr	r3, [pc, #28]	@ (800a314 <prvAddNewTaskToReadyList+0xbc>)
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2fe:	429a      	cmp	r2, r3
 800a300:	d201      	bcs.n	800a306 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a302:	f001 f975 	bl	800b5f0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a306:	46c0      	nop			@ (mov r8, r8)
 800a308:	46bd      	mov	sp, r7
 800a30a:	b002      	add	sp, #8
 800a30c:	bd80      	pop	{r7, pc}
 800a30e:	46c0      	nop			@ (mov r8, r8)
 800a310:	20000fc4 	.word	0x20000fc4
 800a314:	20000af0 	.word	0x20000af0
 800a318:	20000fd0 	.word	0x20000fd0
 800a31c:	20000fe0 	.word	0x20000fe0
 800a320:	20000fcc 	.word	0x20000fcc
 800a324:	20000af4 	.word	0x20000af4

0800a328 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b084      	sub	sp, #16
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a330:	2300      	movs	r3, #0
 800a332:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d011      	beq.n	800a35e <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a33a:	4b0d      	ldr	r3, [pc, #52]	@ (800a370 <vTaskDelay+0x48>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d002      	beq.n	800a348 <vTaskDelay+0x20>
 800a342:	b672      	cpsid	i
 800a344:	46c0      	nop			@ (mov r8, r8)
 800a346:	e7fd      	b.n	800a344 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800a348:	f000 f86a 	bl	800a420 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2100      	movs	r1, #0
 800a350:	0018      	movs	r0, r3
 800a352:	f000 fd53 	bl	800adfc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a356:	f000 f86f 	bl	800a438 <xTaskResumeAll>
 800a35a:	0003      	movs	r3, r0
 800a35c:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d101      	bne.n	800a368 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 800a364:	f001 f944 	bl	800b5f0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a368:	46c0      	nop			@ (mov r8, r8)
 800a36a:	46bd      	mov	sp, r7
 800a36c:	b004      	add	sp, #16
 800a36e:	bd80      	pop	{r7, pc}
 800a370:	20000fec 	.word	0x20000fec

0800a374 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a374:	b590      	push	{r4, r7, lr}
 800a376:	b089      	sub	sp, #36	@ 0x24
 800a378:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a37a:	2300      	movs	r3, #0
 800a37c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a37e:	2300      	movs	r3, #0
 800a380:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a382:	003a      	movs	r2, r7
 800a384:	1d39      	adds	r1, r7, #4
 800a386:	2308      	movs	r3, #8
 800a388:	18fb      	adds	r3, r7, r3
 800a38a:	0018      	movs	r0, r3
 800a38c:	f7fe fea6 	bl	80090dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a390:	683c      	ldr	r4, [r7, #0]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	68ba      	ldr	r2, [r7, #8]
 800a396:	491c      	ldr	r1, [pc, #112]	@ (800a408 <vTaskStartScheduler+0x94>)
 800a398:	481c      	ldr	r0, [pc, #112]	@ (800a40c <vTaskStartScheduler+0x98>)
 800a39a:	9202      	str	r2, [sp, #8]
 800a39c:	9301      	str	r3, [sp, #4]
 800a39e:	2300      	movs	r3, #0
 800a3a0:	9300      	str	r3, [sp, #0]
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	0022      	movs	r2, r4
 800a3a6:	f7ff fe3a 	bl	800a01e <xTaskCreateStatic>
 800a3aa:	0002      	movs	r2, r0
 800a3ac:	4b18      	ldr	r3, [pc, #96]	@ (800a410 <vTaskStartScheduler+0x9c>)
 800a3ae:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a3b0:	4b17      	ldr	r3, [pc, #92]	@ (800a410 <vTaskStartScheduler+0x9c>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d002      	beq.n	800a3be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a3b8:	2301      	movs	r3, #1
 800a3ba:	60fb      	str	r3, [r7, #12]
 800a3bc:	e001      	b.n	800a3c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	2b01      	cmp	r3, #1
 800a3c6:	d103      	bne.n	800a3d0 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800a3c8:	f000 fd6c 	bl	800aea4 <xTimerCreateTimerTask>
 800a3cc:	0003      	movs	r3, r0
 800a3ce:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2b01      	cmp	r3, #1
 800a3d4:	d10d      	bne.n	800a3f2 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800a3d6:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a3d8:	4b0e      	ldr	r3, [pc, #56]	@ (800a414 <vTaskStartScheduler+0xa0>)
 800a3da:	2201      	movs	r2, #1
 800a3dc:	4252      	negs	r2, r2
 800a3de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a3e0:	4b0d      	ldr	r3, [pc, #52]	@ (800a418 <vTaskStartScheduler+0xa4>)
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a3e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a41c <vTaskStartScheduler+0xa8>)
 800a3e8:	2200      	movs	r2, #0
 800a3ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a3ec:	f001 f8dc 	bl	800b5a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a3f0:	e005      	b.n	800a3fe <vTaskStartScheduler+0x8a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	3301      	adds	r3, #1
 800a3f6:	d102      	bne.n	800a3fe <vTaskStartScheduler+0x8a>
 800a3f8:	b672      	cpsid	i
 800a3fa:	46c0      	nop			@ (mov r8, r8)
 800a3fc:	e7fd      	b.n	800a3fa <vTaskStartScheduler+0x86>
}
 800a3fe:	46c0      	nop			@ (mov r8, r8)
 800a400:	46bd      	mov	sp, r7
 800a402:	b005      	add	sp, #20
 800a404:	bd90      	pop	{r4, r7, pc}
 800a406:	46c0      	nop			@ (mov r8, r8)
 800a408:	0800e574 	.word	0x0800e574
 800a40c:	0800a99d 	.word	0x0800a99d
 800a410:	20000fe8 	.word	0x20000fe8
 800a414:	20000fe4 	.word	0x20000fe4
 800a418:	20000fd0 	.word	0x20000fd0
 800a41c:	20000fc8 	.word	0x20000fc8

0800a420 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a424:	4b03      	ldr	r3, [pc, #12]	@ (800a434 <vTaskSuspendAll+0x14>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	1c5a      	adds	r2, r3, #1
 800a42a:	4b02      	ldr	r3, [pc, #8]	@ (800a434 <vTaskSuspendAll+0x14>)
 800a42c:	601a      	str	r2, [r3, #0]
	portMEMORY_BARRIER();
}
 800a42e:	46c0      	nop			@ (mov r8, r8)
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}
 800a434:	20000fec 	.word	0x20000fec

0800a438 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b084      	sub	sp, #16
 800a43c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a43e:	2300      	movs	r3, #0
 800a440:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a442:	2300      	movs	r3, #0
 800a444:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a446:	4b3a      	ldr	r3, [pc, #232]	@ (800a530 <xTaskResumeAll+0xf8>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d102      	bne.n	800a454 <xTaskResumeAll+0x1c>
 800a44e:	b672      	cpsid	i
 800a450:	46c0      	nop			@ (mov r8, r8)
 800a452:	e7fd      	b.n	800a450 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a454:	f001 f8dc 	bl	800b610 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a458:	4b35      	ldr	r3, [pc, #212]	@ (800a530 <xTaskResumeAll+0xf8>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	1e5a      	subs	r2, r3, #1
 800a45e:	4b34      	ldr	r3, [pc, #208]	@ (800a530 <xTaskResumeAll+0xf8>)
 800a460:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a462:	4b33      	ldr	r3, [pc, #204]	@ (800a530 <xTaskResumeAll+0xf8>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d15b      	bne.n	800a522 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a46a:	4b32      	ldr	r3, [pc, #200]	@ (800a534 <xTaskResumeAll+0xfc>)
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d057      	beq.n	800a522 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a472:	e02f      	b.n	800a4d4 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a474:	4b30      	ldr	r3, [pc, #192]	@ (800a538 <xTaskResumeAll+0x100>)
 800a476:	68db      	ldr	r3, [r3, #12]
 800a478:	68db      	ldr	r3, [r3, #12]
 800a47a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	3318      	adds	r3, #24
 800a480:	0018      	movs	r0, r3
 800a482:	f7fe fedc 	bl	800923e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	3304      	adds	r3, #4
 800a48a:	0018      	movs	r0, r3
 800a48c:	f7fe fed7 	bl	800923e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a494:	4b29      	ldr	r3, [pc, #164]	@ (800a53c <xTaskResumeAll+0x104>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	429a      	cmp	r2, r3
 800a49a:	d903      	bls.n	800a4a4 <xTaskResumeAll+0x6c>
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4a0:	4b26      	ldr	r3, [pc, #152]	@ (800a53c <xTaskResumeAll+0x104>)
 800a4a2:	601a      	str	r2, [r3, #0]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4a8:	0013      	movs	r3, r2
 800a4aa:	009b      	lsls	r3, r3, #2
 800a4ac:	189b      	adds	r3, r3, r2
 800a4ae:	009b      	lsls	r3, r3, #2
 800a4b0:	4a23      	ldr	r2, [pc, #140]	@ (800a540 <xTaskResumeAll+0x108>)
 800a4b2:	189a      	adds	r2, r3, r2
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	3304      	adds	r3, #4
 800a4b8:	0019      	movs	r1, r3
 800a4ba:	0010      	movs	r0, r2
 800a4bc:	f7fe fe67 	bl	800918e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a4c4:	4b1f      	ldr	r3, [pc, #124]	@ (800a544 <xTaskResumeAll+0x10c>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4ca:	429a      	cmp	r2, r3
 800a4cc:	d302      	bcc.n	800a4d4 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 800a4ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a548 <xTaskResumeAll+0x110>)
 800a4d0:	2201      	movs	r2, #1
 800a4d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a4d4:	4b18      	ldr	r3, [pc, #96]	@ (800a538 <xTaskResumeAll+0x100>)
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d1cb      	bne.n	800a474 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d001      	beq.n	800a4e6 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a4e2:	f000 fb07 	bl	800aaf4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a4e6:	4b19      	ldr	r3, [pc, #100]	@ (800a54c <xTaskResumeAll+0x114>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00f      	beq.n	800a512 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a4f2:	f000 f83b 	bl	800a56c <xTaskIncrementTick>
 800a4f6:	1e03      	subs	r3, r0, #0
 800a4f8:	d002      	beq.n	800a500 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 800a4fa:	4b13      	ldr	r3, [pc, #76]	@ (800a548 <xTaskResumeAll+0x110>)
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	3b01      	subs	r3, #1
 800a504:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1f2      	bne.n	800a4f2 <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 800a50c:	4b0f      	ldr	r3, [pc, #60]	@ (800a54c <xTaskResumeAll+0x114>)
 800a50e:	2200      	movs	r2, #0
 800a510:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a512:	4b0d      	ldr	r3, [pc, #52]	@ (800a548 <xTaskResumeAll+0x110>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d003      	beq.n	800a522 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a51a:	2301      	movs	r3, #1
 800a51c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a51e:	f001 f867 	bl	800b5f0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a522:	f001 f887 	bl	800b634 <vPortExitCritical>

	return xAlreadyYielded;
 800a526:	68bb      	ldr	r3, [r7, #8]
}
 800a528:	0018      	movs	r0, r3
 800a52a:	46bd      	mov	sp, r7
 800a52c:	b004      	add	sp, #16
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	20000fec 	.word	0x20000fec
 800a534:	20000fc4 	.word	0x20000fc4
 800a538:	20000f84 	.word	0x20000f84
 800a53c:	20000fcc 	.word	0x20000fcc
 800a540:	20000af4 	.word	0x20000af4
 800a544:	20000af0 	.word	0x20000af0
 800a548:	20000fd8 	.word	0x20000fd8
 800a54c:	20000fd4 	.word	0x20000fd4

0800a550 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b082      	sub	sp, #8
 800a554:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a556:	4b04      	ldr	r3, [pc, #16]	@ (800a568 <xTaskGetTickCount+0x18>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a55c:	687b      	ldr	r3, [r7, #4]
}
 800a55e:	0018      	movs	r0, r3
 800a560:	46bd      	mov	sp, r7
 800a562:	b002      	add	sp, #8
 800a564:	bd80      	pop	{r7, pc}
 800a566:	46c0      	nop			@ (mov r8, r8)
 800a568:	20000fc8 	.word	0x20000fc8

0800a56c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b086      	sub	sp, #24
 800a570:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a572:	2300      	movs	r3, #0
 800a574:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a576:	4b4a      	ldr	r3, [pc, #296]	@ (800a6a0 <xTaskIncrementTick+0x134>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d000      	beq.n	800a580 <xTaskIncrementTick+0x14>
 800a57e:	e07f      	b.n	800a680 <xTaskIncrementTick+0x114>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a580:	4b48      	ldr	r3, [pc, #288]	@ (800a6a4 <xTaskIncrementTick+0x138>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	3301      	adds	r3, #1
 800a586:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a588:	4b46      	ldr	r3, [pc, #280]	@ (800a6a4 <xTaskIncrementTick+0x138>)
 800a58a:	693a      	ldr	r2, [r7, #16]
 800a58c:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a58e:	693b      	ldr	r3, [r7, #16]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d118      	bne.n	800a5c6 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a594:	4b44      	ldr	r3, [pc, #272]	@ (800a6a8 <xTaskIncrementTick+0x13c>)
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d002      	beq.n	800a5a4 <xTaskIncrementTick+0x38>
 800a59e:	b672      	cpsid	i
 800a5a0:	46c0      	nop			@ (mov r8, r8)
 800a5a2:	e7fd      	b.n	800a5a0 <xTaskIncrementTick+0x34>
 800a5a4:	4b40      	ldr	r3, [pc, #256]	@ (800a6a8 <xTaskIncrementTick+0x13c>)
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	60fb      	str	r3, [r7, #12]
 800a5aa:	4b40      	ldr	r3, [pc, #256]	@ (800a6ac <xTaskIncrementTick+0x140>)
 800a5ac:	681a      	ldr	r2, [r3, #0]
 800a5ae:	4b3e      	ldr	r3, [pc, #248]	@ (800a6a8 <xTaskIncrementTick+0x13c>)
 800a5b0:	601a      	str	r2, [r3, #0]
 800a5b2:	4b3e      	ldr	r3, [pc, #248]	@ (800a6ac <xTaskIncrementTick+0x140>)
 800a5b4:	68fa      	ldr	r2, [r7, #12]
 800a5b6:	601a      	str	r2, [r3, #0]
 800a5b8:	4b3d      	ldr	r3, [pc, #244]	@ (800a6b0 <xTaskIncrementTick+0x144>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	1c5a      	adds	r2, r3, #1
 800a5be:	4b3c      	ldr	r3, [pc, #240]	@ (800a6b0 <xTaskIncrementTick+0x144>)
 800a5c0:	601a      	str	r2, [r3, #0]
 800a5c2:	f000 fa97 	bl	800aaf4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a5c6:	4b3b      	ldr	r3, [pc, #236]	@ (800a6b4 <xTaskIncrementTick+0x148>)
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	693a      	ldr	r2, [r7, #16]
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	d349      	bcc.n	800a664 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5d0:	4b35      	ldr	r3, [pc, #212]	@ (800a6a8 <xTaskIncrementTick+0x13c>)
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d104      	bne.n	800a5e4 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5da:	4b36      	ldr	r3, [pc, #216]	@ (800a6b4 <xTaskIncrementTick+0x148>)
 800a5dc:	2201      	movs	r2, #1
 800a5de:	4252      	negs	r2, r2
 800a5e0:	601a      	str	r2, [r3, #0]
					break;
 800a5e2:	e03f      	b.n	800a664 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5e4:	4b30      	ldr	r3, [pc, #192]	@ (800a6a8 <xTaskIncrementTick+0x13c>)
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	68db      	ldr	r3, [r3, #12]
 800a5ea:	68db      	ldr	r3, [r3, #12]
 800a5ec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a5ee:	68bb      	ldr	r3, [r7, #8]
 800a5f0:	685b      	ldr	r3, [r3, #4]
 800a5f2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a5f4:	693a      	ldr	r2, [r7, #16]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	429a      	cmp	r2, r3
 800a5fa:	d203      	bcs.n	800a604 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a5fc:	4b2d      	ldr	r3, [pc, #180]	@ (800a6b4 <xTaskIncrementTick+0x148>)
 800a5fe:	687a      	ldr	r2, [r7, #4]
 800a600:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a602:	e02f      	b.n	800a664 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	3304      	adds	r3, #4
 800a608:	0018      	movs	r0, r3
 800a60a:	f7fe fe18 	bl	800923e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a612:	2b00      	cmp	r3, #0
 800a614:	d004      	beq.n	800a620 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	3318      	adds	r3, #24
 800a61a:	0018      	movs	r0, r3
 800a61c:	f7fe fe0f 	bl	800923e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a624:	4b24      	ldr	r3, [pc, #144]	@ (800a6b8 <xTaskIncrementTick+0x14c>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	429a      	cmp	r2, r3
 800a62a:	d903      	bls.n	800a634 <xTaskIncrementTick+0xc8>
 800a62c:	68bb      	ldr	r3, [r7, #8]
 800a62e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a630:	4b21      	ldr	r3, [pc, #132]	@ (800a6b8 <xTaskIncrementTick+0x14c>)
 800a632:	601a      	str	r2, [r3, #0]
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a638:	0013      	movs	r3, r2
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	189b      	adds	r3, r3, r2
 800a63e:	009b      	lsls	r3, r3, #2
 800a640:	4a1e      	ldr	r2, [pc, #120]	@ (800a6bc <xTaskIncrementTick+0x150>)
 800a642:	189a      	adds	r2, r3, r2
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	3304      	adds	r3, #4
 800a648:	0019      	movs	r1, r3
 800a64a:	0010      	movs	r0, r2
 800a64c:	f7fe fd9f 	bl	800918e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a650:	68bb      	ldr	r3, [r7, #8]
 800a652:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a654:	4b1a      	ldr	r3, [pc, #104]	@ (800a6c0 <xTaskIncrementTick+0x154>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d3b8      	bcc.n	800a5d0 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 800a65e:	2301      	movs	r3, #1
 800a660:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a662:	e7b5      	b.n	800a5d0 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a664:	4b16      	ldr	r3, [pc, #88]	@ (800a6c0 <xTaskIncrementTick+0x154>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a66a:	4914      	ldr	r1, [pc, #80]	@ (800a6bc <xTaskIncrementTick+0x150>)
 800a66c:	0013      	movs	r3, r2
 800a66e:	009b      	lsls	r3, r3, #2
 800a670:	189b      	adds	r3, r3, r2
 800a672:	009b      	lsls	r3, r3, #2
 800a674:	585b      	ldr	r3, [r3, r1]
 800a676:	2b01      	cmp	r3, #1
 800a678:	d907      	bls.n	800a68a <xTaskIncrementTick+0x11e>
			{
				xSwitchRequired = pdTRUE;
 800a67a:	2301      	movs	r3, #1
 800a67c:	617b      	str	r3, [r7, #20]
 800a67e:	e004      	b.n	800a68a <xTaskIncrementTick+0x11e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a680:	4b10      	ldr	r3, [pc, #64]	@ (800a6c4 <xTaskIncrementTick+0x158>)
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	1c5a      	adds	r2, r3, #1
 800a686:	4b0f      	ldr	r3, [pc, #60]	@ (800a6c4 <xTaskIncrementTick+0x158>)
 800a688:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a68a:	4b0f      	ldr	r3, [pc, #60]	@ (800a6c8 <xTaskIncrementTick+0x15c>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d001      	beq.n	800a696 <xTaskIncrementTick+0x12a>
		{
			xSwitchRequired = pdTRUE;
 800a692:	2301      	movs	r3, #1
 800a694:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a696:	697b      	ldr	r3, [r7, #20]
}
 800a698:	0018      	movs	r0, r3
 800a69a:	46bd      	mov	sp, r7
 800a69c:	b006      	add	sp, #24
 800a69e:	bd80      	pop	{r7, pc}
 800a6a0:	20000fec 	.word	0x20000fec
 800a6a4:	20000fc8 	.word	0x20000fc8
 800a6a8:	20000f7c 	.word	0x20000f7c
 800a6ac:	20000f80 	.word	0x20000f80
 800a6b0:	20000fdc 	.word	0x20000fdc
 800a6b4:	20000fe4 	.word	0x20000fe4
 800a6b8:	20000fcc 	.word	0x20000fcc
 800a6bc:	20000af4 	.word	0x20000af4
 800a6c0:	20000af0 	.word	0x20000af0
 800a6c4:	20000fd4 	.word	0x20000fd4
 800a6c8:	20000fd8 	.word	0x20000fd8

0800a6cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a6d2:	4b22      	ldr	r3, [pc, #136]	@ (800a75c <vTaskSwitchContext+0x90>)
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d003      	beq.n	800a6e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a6da:	4b21      	ldr	r3, [pc, #132]	@ (800a760 <vTaskSwitchContext+0x94>)
 800a6dc:	2201      	movs	r2, #1
 800a6de:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a6e0:	e038      	b.n	800a754 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 800a6e2:	4b1f      	ldr	r3, [pc, #124]	@ (800a760 <vTaskSwitchContext+0x94>)
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a6e8:	4b1e      	ldr	r3, [pc, #120]	@ (800a764 <vTaskSwitchContext+0x98>)
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	607b      	str	r3, [r7, #4]
 800a6ee:	e008      	b.n	800a702 <vTaskSwitchContext+0x36>
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d102      	bne.n	800a6fc <vTaskSwitchContext+0x30>
 800a6f6:	b672      	cpsid	i
 800a6f8:	46c0      	nop			@ (mov r8, r8)
 800a6fa:	e7fd      	b.n	800a6f8 <vTaskSwitchContext+0x2c>
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	3b01      	subs	r3, #1
 800a700:	607b      	str	r3, [r7, #4]
 800a702:	4919      	ldr	r1, [pc, #100]	@ (800a768 <vTaskSwitchContext+0x9c>)
 800a704:	687a      	ldr	r2, [r7, #4]
 800a706:	0013      	movs	r3, r2
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	189b      	adds	r3, r3, r2
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	585b      	ldr	r3, [r3, r1]
 800a710:	2b00      	cmp	r3, #0
 800a712:	d0ed      	beq.n	800a6f0 <vTaskSwitchContext+0x24>
 800a714:	687a      	ldr	r2, [r7, #4]
 800a716:	0013      	movs	r3, r2
 800a718:	009b      	lsls	r3, r3, #2
 800a71a:	189b      	adds	r3, r3, r2
 800a71c:	009b      	lsls	r3, r3, #2
 800a71e:	4a12      	ldr	r2, [pc, #72]	@ (800a768 <vTaskSwitchContext+0x9c>)
 800a720:	189b      	adds	r3, r3, r2
 800a722:	603b      	str	r3, [r7, #0]
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	685a      	ldr	r2, [r3, #4]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	605a      	str	r2, [r3, #4]
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	685a      	ldr	r2, [r3, #4]
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	3308      	adds	r3, #8
 800a736:	429a      	cmp	r2, r3
 800a738:	d104      	bne.n	800a744 <vTaskSwitchContext+0x78>
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	685a      	ldr	r2, [r3, #4]
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	605a      	str	r2, [r3, #4]
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	685b      	ldr	r3, [r3, #4]
 800a748:	68da      	ldr	r2, [r3, #12]
 800a74a:	4b08      	ldr	r3, [pc, #32]	@ (800a76c <vTaskSwitchContext+0xa0>)
 800a74c:	601a      	str	r2, [r3, #0]
 800a74e:	4b05      	ldr	r3, [pc, #20]	@ (800a764 <vTaskSwitchContext+0x98>)
 800a750:	687a      	ldr	r2, [r7, #4]
 800a752:	601a      	str	r2, [r3, #0]
}
 800a754:	46c0      	nop			@ (mov r8, r8)
 800a756:	46bd      	mov	sp, r7
 800a758:	b002      	add	sp, #8
 800a75a:	bd80      	pop	{r7, pc}
 800a75c:	20000fec 	.word	0x20000fec
 800a760:	20000fd8 	.word	0x20000fd8
 800a764:	20000fcc 	.word	0x20000fcc
 800a768:	20000af4 	.word	0x20000af4
 800a76c:	20000af0 	.word	0x20000af0

0800a770 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b082      	sub	sp, #8
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d102      	bne.n	800a786 <vTaskPlaceOnEventList+0x16>
 800a780:	b672      	cpsid	i
 800a782:	46c0      	nop			@ (mov r8, r8)
 800a784:	e7fd      	b.n	800a782 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a786:	4b09      	ldr	r3, [pc, #36]	@ (800a7ac <vTaskPlaceOnEventList+0x3c>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	3318      	adds	r3, #24
 800a78c:	001a      	movs	r2, r3
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	0011      	movs	r1, r2
 800a792:	0018      	movs	r0, r3
 800a794:	f7fe fd1d 	bl	80091d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a798:	683b      	ldr	r3, [r7, #0]
 800a79a:	2101      	movs	r1, #1
 800a79c:	0018      	movs	r0, r3
 800a79e:	f000 fb2d 	bl	800adfc <prvAddCurrentTaskToDelayedList>
}
 800a7a2:	46c0      	nop			@ (mov r8, r8)
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	b002      	add	sp, #8
 800a7a8:	bd80      	pop	{r7, pc}
 800a7aa:	46c0      	nop			@ (mov r8, r8)
 800a7ac:	20000af0 	.word	0x20000af0

0800a7b0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a7b0:	b580      	push	{r7, lr}
 800a7b2:	b084      	sub	sp, #16
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	60f8      	str	r0, [r7, #12]
 800a7b8:	60b9      	str	r1, [r7, #8]
 800a7ba:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d102      	bne.n	800a7c8 <vTaskPlaceOnEventListRestricted+0x18>
 800a7c2:	b672      	cpsid	i
 800a7c4:	46c0      	nop			@ (mov r8, r8)
 800a7c6:	e7fd      	b.n	800a7c4 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a7c8:	4b0c      	ldr	r3, [pc, #48]	@ (800a7fc <vTaskPlaceOnEventListRestricted+0x4c>)
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	3318      	adds	r3, #24
 800a7ce:	001a      	movs	r2, r3
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	0011      	movs	r1, r2
 800a7d4:	0018      	movs	r0, r3
 800a7d6:	f7fe fcda 	bl	800918e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d002      	beq.n	800a7e6 <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	425b      	negs	r3, r3
 800a7e4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a7e6:	687a      	ldr	r2, [r7, #4]
 800a7e8:	68bb      	ldr	r3, [r7, #8]
 800a7ea:	0011      	movs	r1, r2
 800a7ec:	0018      	movs	r0, r3
 800a7ee:	f000 fb05 	bl	800adfc <prvAddCurrentTaskToDelayedList>
	}
 800a7f2:	46c0      	nop			@ (mov r8, r8)
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	b004      	add	sp, #16
 800a7f8:	bd80      	pop	{r7, pc}
 800a7fa:	46c0      	nop			@ (mov r8, r8)
 800a7fc:	20000af0 	.word	0x20000af0

0800a800 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	68db      	ldr	r3, [r3, #12]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d102      	bne.n	800a81c <xTaskRemoveFromEventList+0x1c>
 800a816:	b672      	cpsid	i
 800a818:	46c0      	nop			@ (mov r8, r8)
 800a81a:	e7fd      	b.n	800a818 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a81c:	68bb      	ldr	r3, [r7, #8]
 800a81e:	3318      	adds	r3, #24
 800a820:	0018      	movs	r0, r3
 800a822:	f7fe fd0c 	bl	800923e <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a826:	4b1f      	ldr	r3, [pc, #124]	@ (800a8a4 <xTaskRemoveFromEventList+0xa4>)
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d11d      	bne.n	800a86a <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	3304      	adds	r3, #4
 800a832:	0018      	movs	r0, r3
 800a834:	f7fe fd03 	bl	800923e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a838:	68bb      	ldr	r3, [r7, #8]
 800a83a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a83c:	4b1a      	ldr	r3, [pc, #104]	@ (800a8a8 <xTaskRemoveFromEventList+0xa8>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	429a      	cmp	r2, r3
 800a842:	d903      	bls.n	800a84c <xTaskRemoveFromEventList+0x4c>
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a848:	4b17      	ldr	r3, [pc, #92]	@ (800a8a8 <xTaskRemoveFromEventList+0xa8>)
 800a84a:	601a      	str	r2, [r3, #0]
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a850:	0013      	movs	r3, r2
 800a852:	009b      	lsls	r3, r3, #2
 800a854:	189b      	adds	r3, r3, r2
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	4a14      	ldr	r2, [pc, #80]	@ (800a8ac <xTaskRemoveFromEventList+0xac>)
 800a85a:	189a      	adds	r2, r3, r2
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	3304      	adds	r3, #4
 800a860:	0019      	movs	r1, r3
 800a862:	0010      	movs	r0, r2
 800a864:	f7fe fc93 	bl	800918e <vListInsertEnd>
 800a868:	e007      	b.n	800a87a <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a86a:	68bb      	ldr	r3, [r7, #8]
 800a86c:	3318      	adds	r3, #24
 800a86e:	001a      	movs	r2, r3
 800a870:	4b0f      	ldr	r3, [pc, #60]	@ (800a8b0 <xTaskRemoveFromEventList+0xb0>)
 800a872:	0011      	movs	r1, r2
 800a874:	0018      	movs	r0, r3
 800a876:	f7fe fc8a 	bl	800918e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a87e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8b4 <xTaskRemoveFromEventList+0xb4>)
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a884:	429a      	cmp	r2, r3
 800a886:	d905      	bls.n	800a894 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a888:	2301      	movs	r3, #1
 800a88a:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a88c:	4b0a      	ldr	r3, [pc, #40]	@ (800a8b8 <xTaskRemoveFromEventList+0xb8>)
 800a88e:	2201      	movs	r2, #1
 800a890:	601a      	str	r2, [r3, #0]
 800a892:	e001      	b.n	800a898 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 800a894:	2300      	movs	r3, #0
 800a896:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800a898:	68fb      	ldr	r3, [r7, #12]
}
 800a89a:	0018      	movs	r0, r3
 800a89c:	46bd      	mov	sp, r7
 800a89e:	b004      	add	sp, #16
 800a8a0:	bd80      	pop	{r7, pc}
 800a8a2:	46c0      	nop			@ (mov r8, r8)
 800a8a4:	20000fec 	.word	0x20000fec
 800a8a8:	20000fcc 	.word	0x20000fcc
 800a8ac:	20000af4 	.word	0x20000af4
 800a8b0:	20000f84 	.word	0x20000f84
 800a8b4:	20000af0 	.word	0x20000af0
 800a8b8:	20000fd8 	.word	0x20000fd8

0800a8bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b082      	sub	sp, #8
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a8c4:	4b05      	ldr	r3, [pc, #20]	@ (800a8dc <vTaskInternalSetTimeOutState+0x20>)
 800a8c6:	681a      	ldr	r2, [r3, #0]
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a8cc:	4b04      	ldr	r3, [pc, #16]	@ (800a8e0 <vTaskInternalSetTimeOutState+0x24>)
 800a8ce:	681a      	ldr	r2, [r3, #0]
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	605a      	str	r2, [r3, #4]
}
 800a8d4:	46c0      	nop			@ (mov r8, r8)
 800a8d6:	46bd      	mov	sp, r7
 800a8d8:	b002      	add	sp, #8
 800a8da:	bd80      	pop	{r7, pc}
 800a8dc:	20000fdc 	.word	0x20000fdc
 800a8e0:	20000fc8 	.word	0x20000fc8

0800a8e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b086      	sub	sp, #24
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d102      	bne.n	800a8fa <xTaskCheckForTimeOut+0x16>
 800a8f4:	b672      	cpsid	i
 800a8f6:	46c0      	nop			@ (mov r8, r8)
 800a8f8:	e7fd      	b.n	800a8f6 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d102      	bne.n	800a906 <xTaskCheckForTimeOut+0x22>
 800a900:	b672      	cpsid	i
 800a902:	46c0      	nop			@ (mov r8, r8)
 800a904:	e7fd      	b.n	800a902 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 800a906:	f000 fe83 	bl	800b610 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a90a:	4b1d      	ldr	r3, [pc, #116]	@ (800a980 <xTaskCheckForTimeOut+0x9c>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	693a      	ldr	r2, [r7, #16]
 800a916:	1ad3      	subs	r3, r2, r3
 800a918:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	3301      	adds	r3, #1
 800a920:	d102      	bne.n	800a928 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a922:	2300      	movs	r3, #0
 800a924:	617b      	str	r3, [r7, #20]
 800a926:	e024      	b.n	800a972 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681a      	ldr	r2, [r3, #0]
 800a92c:	4b15      	ldr	r3, [pc, #84]	@ (800a984 <xTaskCheckForTimeOut+0xa0>)
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	429a      	cmp	r2, r3
 800a932:	d007      	beq.n	800a944 <xTaskCheckForTimeOut+0x60>
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	685b      	ldr	r3, [r3, #4]
 800a938:	693a      	ldr	r2, [r7, #16]
 800a93a:	429a      	cmp	r2, r3
 800a93c:	d302      	bcc.n	800a944 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a93e:	2301      	movs	r3, #1
 800a940:	617b      	str	r3, [r7, #20]
 800a942:	e016      	b.n	800a972 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	68fa      	ldr	r2, [r7, #12]
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d20c      	bcs.n	800a968 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	681a      	ldr	r2, [r3, #0]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	1ad2      	subs	r2, r2, r3
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	0018      	movs	r0, r3
 800a95e:	f7ff ffad 	bl	800a8bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a962:	2300      	movs	r3, #0
 800a964:	617b      	str	r3, [r7, #20]
 800a966:	e004      	b.n	800a972 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	2200      	movs	r2, #0
 800a96c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a96e:	2301      	movs	r3, #1
 800a970:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800a972:	f000 fe5f 	bl	800b634 <vPortExitCritical>

	return xReturn;
 800a976:	697b      	ldr	r3, [r7, #20]
}
 800a978:	0018      	movs	r0, r3
 800a97a:	46bd      	mov	sp, r7
 800a97c:	b006      	add	sp, #24
 800a97e:	bd80      	pop	{r7, pc}
 800a980:	20000fc8 	.word	0x20000fc8
 800a984:	20000fdc 	.word	0x20000fdc

0800a988 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a98c:	4b02      	ldr	r3, [pc, #8]	@ (800a998 <vTaskMissedYield+0x10>)
 800a98e:	2201      	movs	r2, #1
 800a990:	601a      	str	r2, [r3, #0]
}
 800a992:	46c0      	nop			@ (mov r8, r8)
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}
 800a998:	20000fd8 	.word	0x20000fd8

0800a99c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b082      	sub	sp, #8
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a9a4:	f000 f84e 	bl	800aa44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a9a8:	4b03      	ldr	r3, [pc, #12]	@ (800a9b8 <prvIdleTask+0x1c>)
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2b01      	cmp	r3, #1
 800a9ae:	d9f9      	bls.n	800a9a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a9b0:	f000 fe1e 	bl	800b5f0 <vPortYield>
		prvCheckTasksWaitingTermination();
 800a9b4:	e7f6      	b.n	800a9a4 <prvIdleTask+0x8>
 800a9b6:	46c0      	nop			@ (mov r8, r8)
 800a9b8:	20000af4 	.word	0x20000af4

0800a9bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a9bc:	b580      	push	{r7, lr}
 800a9be:	b082      	sub	sp, #8
 800a9c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	607b      	str	r3, [r7, #4]
 800a9c6:	e00c      	b.n	800a9e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a9c8:	687a      	ldr	r2, [r7, #4]
 800a9ca:	0013      	movs	r3, r2
 800a9cc:	009b      	lsls	r3, r3, #2
 800a9ce:	189b      	adds	r3, r3, r2
 800a9d0:	009b      	lsls	r3, r3, #2
 800a9d2:	4a14      	ldr	r2, [pc, #80]	@ (800aa24 <prvInitialiseTaskLists+0x68>)
 800a9d4:	189b      	adds	r3, r3, r2
 800a9d6:	0018      	movs	r0, r3
 800a9d8:	f7fe fbb0 	bl	800913c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	3301      	adds	r3, #1
 800a9e0:	607b      	str	r3, [r7, #4]
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2b37      	cmp	r3, #55	@ 0x37
 800a9e6:	d9ef      	bls.n	800a9c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a9e8:	4b0f      	ldr	r3, [pc, #60]	@ (800aa28 <prvInitialiseTaskLists+0x6c>)
 800a9ea:	0018      	movs	r0, r3
 800a9ec:	f7fe fba6 	bl	800913c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a9f0:	4b0e      	ldr	r3, [pc, #56]	@ (800aa2c <prvInitialiseTaskLists+0x70>)
 800a9f2:	0018      	movs	r0, r3
 800a9f4:	f7fe fba2 	bl	800913c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a9f8:	4b0d      	ldr	r3, [pc, #52]	@ (800aa30 <prvInitialiseTaskLists+0x74>)
 800a9fa:	0018      	movs	r0, r3
 800a9fc:	f7fe fb9e 	bl	800913c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800aa00:	4b0c      	ldr	r3, [pc, #48]	@ (800aa34 <prvInitialiseTaskLists+0x78>)
 800aa02:	0018      	movs	r0, r3
 800aa04:	f7fe fb9a 	bl	800913c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800aa08:	4b0b      	ldr	r3, [pc, #44]	@ (800aa38 <prvInitialiseTaskLists+0x7c>)
 800aa0a:	0018      	movs	r0, r3
 800aa0c:	f7fe fb96 	bl	800913c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800aa10:	4b0a      	ldr	r3, [pc, #40]	@ (800aa3c <prvInitialiseTaskLists+0x80>)
 800aa12:	4a05      	ldr	r2, [pc, #20]	@ (800aa28 <prvInitialiseTaskLists+0x6c>)
 800aa14:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800aa16:	4b0a      	ldr	r3, [pc, #40]	@ (800aa40 <prvInitialiseTaskLists+0x84>)
 800aa18:	4a04      	ldr	r2, [pc, #16]	@ (800aa2c <prvInitialiseTaskLists+0x70>)
 800aa1a:	601a      	str	r2, [r3, #0]
}
 800aa1c:	46c0      	nop			@ (mov r8, r8)
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	b002      	add	sp, #8
 800aa22:	bd80      	pop	{r7, pc}
 800aa24:	20000af4 	.word	0x20000af4
 800aa28:	20000f54 	.word	0x20000f54
 800aa2c:	20000f68 	.word	0x20000f68
 800aa30:	20000f84 	.word	0x20000f84
 800aa34:	20000f98 	.word	0x20000f98
 800aa38:	20000fb0 	.word	0x20000fb0
 800aa3c:	20000f7c 	.word	0x20000f7c
 800aa40:	20000f80 	.word	0x20000f80

0800aa44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa4a:	e01a      	b.n	800aa82 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800aa4c:	f000 fde0 	bl	800b610 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa50:	4b10      	ldr	r3, [pc, #64]	@ (800aa94 <prvCheckTasksWaitingTermination+0x50>)
 800aa52:	68db      	ldr	r3, [r3, #12]
 800aa54:	68db      	ldr	r3, [r3, #12]
 800aa56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	3304      	adds	r3, #4
 800aa5c:	0018      	movs	r0, r3
 800aa5e:	f7fe fbee 	bl	800923e <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aa62:	4b0d      	ldr	r3, [pc, #52]	@ (800aa98 <prvCheckTasksWaitingTermination+0x54>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	1e5a      	subs	r2, r3, #1
 800aa68:	4b0b      	ldr	r3, [pc, #44]	@ (800aa98 <prvCheckTasksWaitingTermination+0x54>)
 800aa6a:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aa6c:	4b0b      	ldr	r3, [pc, #44]	@ (800aa9c <prvCheckTasksWaitingTermination+0x58>)
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	1e5a      	subs	r2, r3, #1
 800aa72:	4b0a      	ldr	r3, [pc, #40]	@ (800aa9c <prvCheckTasksWaitingTermination+0x58>)
 800aa74:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800aa76:	f000 fddd 	bl	800b634 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	0018      	movs	r0, r3
 800aa7e:	f000 f80f 	bl	800aaa0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa82:	4b06      	ldr	r3, [pc, #24]	@ (800aa9c <prvCheckTasksWaitingTermination+0x58>)
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d1e0      	bne.n	800aa4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aa8a:	46c0      	nop			@ (mov r8, r8)
 800aa8c:	46c0      	nop			@ (mov r8, r8)
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	b002      	add	sp, #8
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	20000f98 	.word	0x20000f98
 800aa98:	20000fc4 	.word	0x20000fc4
 800aa9c:	20000fac 	.word	0x20000fac

0800aaa0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b082      	sub	sp, #8
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2259      	movs	r2, #89	@ 0x59
 800aaac:	5c9b      	ldrb	r3, [r3, r2]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d109      	bne.n	800aac6 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aab6:	0018      	movs	r0, r3
 800aab8:	f000 feea 	bl	800b890 <vPortFree>
				vPortFree( pxTCB );
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	0018      	movs	r0, r3
 800aac0:	f000 fee6 	bl	800b890 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aac4:	e011      	b.n	800aaea <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2259      	movs	r2, #89	@ 0x59
 800aaca:	5c9b      	ldrb	r3, [r3, r2]
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d104      	bne.n	800aada <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	0018      	movs	r0, r3
 800aad4:	f000 fedc 	bl	800b890 <vPortFree>
	}
 800aad8:	e007      	b.n	800aaea <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	2259      	movs	r2, #89	@ 0x59
 800aade:	5c9b      	ldrb	r3, [r3, r2]
 800aae0:	2b02      	cmp	r3, #2
 800aae2:	d002      	beq.n	800aaea <prvDeleteTCB+0x4a>
 800aae4:	b672      	cpsid	i
 800aae6:	46c0      	nop			@ (mov r8, r8)
 800aae8:	e7fd      	b.n	800aae6 <prvDeleteTCB+0x46>
	}
 800aaea:	46c0      	nop			@ (mov r8, r8)
 800aaec:	46bd      	mov	sp, r7
 800aaee:	b002      	add	sp, #8
 800aaf0:	bd80      	pop	{r7, pc}
	...

0800aaf4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b082      	sub	sp, #8
 800aaf8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aafa:	4b0b      	ldr	r3, [pc, #44]	@ (800ab28 <prvResetNextTaskUnblockTime+0x34>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d104      	bne.n	800ab0e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ab04:	4b09      	ldr	r3, [pc, #36]	@ (800ab2c <prvResetNextTaskUnblockTime+0x38>)
 800ab06:	2201      	movs	r2, #1
 800ab08:	4252      	negs	r2, r2
 800ab0a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ab0c:	e008      	b.n	800ab20 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab0e:	4b06      	ldr	r3, [pc, #24]	@ (800ab28 <prvResetNextTaskUnblockTime+0x34>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	68db      	ldr	r3, [r3, #12]
 800ab14:	68db      	ldr	r3, [r3, #12]
 800ab16:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	685a      	ldr	r2, [r3, #4]
 800ab1c:	4b03      	ldr	r3, [pc, #12]	@ (800ab2c <prvResetNextTaskUnblockTime+0x38>)
 800ab1e:	601a      	str	r2, [r3, #0]
}
 800ab20:	46c0      	nop			@ (mov r8, r8)
 800ab22:	46bd      	mov	sp, r7
 800ab24:	b002      	add	sp, #8
 800ab26:	bd80      	pop	{r7, pc}
 800ab28:	20000f7c 	.word	0x20000f7c
 800ab2c:	20000fe4 	.word	0x20000fe4

0800ab30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ab36:	4b0a      	ldr	r3, [pc, #40]	@ (800ab60 <xTaskGetSchedulerState+0x30>)
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d102      	bne.n	800ab44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ab3e:	2301      	movs	r3, #1
 800ab40:	607b      	str	r3, [r7, #4]
 800ab42:	e008      	b.n	800ab56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab44:	4b07      	ldr	r3, [pc, #28]	@ (800ab64 <xTaskGetSchedulerState+0x34>)
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d102      	bne.n	800ab52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ab4c:	2302      	movs	r3, #2
 800ab4e:	607b      	str	r3, [r7, #4]
 800ab50:	e001      	b.n	800ab56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ab52:	2300      	movs	r3, #0
 800ab54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ab56:	687b      	ldr	r3, [r7, #4]
	}
 800ab58:	0018      	movs	r0, r3
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	b002      	add	sp, #8
 800ab5e:	bd80      	pop	{r7, pc}
 800ab60:	20000fd0 	.word	0x20000fd0
 800ab64:	20000fec 	.word	0x20000fec

0800ab68 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b084      	sub	sp, #16
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ab74:	2300      	movs	r3, #0
 800ab76:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d051      	beq.n	800ac22 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ab7e:	68bb      	ldr	r3, [r7, #8]
 800ab80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab82:	4b2a      	ldr	r3, [pc, #168]	@ (800ac2c <xTaskPriorityInherit+0xc4>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab88:	429a      	cmp	r2, r3
 800ab8a:	d241      	bcs.n	800ac10 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	699b      	ldr	r3, [r3, #24]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	db06      	blt.n	800aba2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab94:	4b25      	ldr	r3, [pc, #148]	@ (800ac2c <xTaskPriorityInherit+0xc4>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab9a:	2238      	movs	r2, #56	@ 0x38
 800ab9c:	1ad2      	subs	r2, r2, r3
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800aba2:	68bb      	ldr	r3, [r7, #8]
 800aba4:	6959      	ldr	r1, [r3, #20]
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abaa:	0013      	movs	r3, r2
 800abac:	009b      	lsls	r3, r3, #2
 800abae:	189b      	adds	r3, r3, r2
 800abb0:	009b      	lsls	r3, r3, #2
 800abb2:	4a1f      	ldr	r2, [pc, #124]	@ (800ac30 <xTaskPriorityInherit+0xc8>)
 800abb4:	189b      	adds	r3, r3, r2
 800abb6:	4299      	cmp	r1, r3
 800abb8:	d122      	bne.n	800ac00 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800abba:	68bb      	ldr	r3, [r7, #8]
 800abbc:	3304      	adds	r3, #4
 800abbe:	0018      	movs	r0, r3
 800abc0:	f7fe fb3d 	bl	800923e <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800abc4:	4b19      	ldr	r3, [pc, #100]	@ (800ac2c <xTaskPriorityInherit+0xc4>)
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abd2:	4b18      	ldr	r3, [pc, #96]	@ (800ac34 <xTaskPriorityInherit+0xcc>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d903      	bls.n	800abe2 <xTaskPriorityInherit+0x7a>
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abde:	4b15      	ldr	r3, [pc, #84]	@ (800ac34 <xTaskPriorityInherit+0xcc>)
 800abe0:	601a      	str	r2, [r3, #0]
 800abe2:	68bb      	ldr	r3, [r7, #8]
 800abe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abe6:	0013      	movs	r3, r2
 800abe8:	009b      	lsls	r3, r3, #2
 800abea:	189b      	adds	r3, r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4a10      	ldr	r2, [pc, #64]	@ (800ac30 <xTaskPriorityInherit+0xc8>)
 800abf0:	189a      	adds	r2, r3, r2
 800abf2:	68bb      	ldr	r3, [r7, #8]
 800abf4:	3304      	adds	r3, #4
 800abf6:	0019      	movs	r1, r3
 800abf8:	0010      	movs	r0, r2
 800abfa:	f7fe fac8 	bl	800918e <vListInsertEnd>
 800abfe:	e004      	b.n	800ac0a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ac00:	4b0a      	ldr	r3, [pc, #40]	@ (800ac2c <xTaskPriorityInherit+0xc4>)
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800ac0a:	2301      	movs	r3, #1
 800ac0c:	60fb      	str	r3, [r7, #12]
 800ac0e:	e008      	b.n	800ac22 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ac14:	4b05      	ldr	r3, [pc, #20]	@ (800ac2c <xTaskPriorityInherit+0xc4>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac1a:	429a      	cmp	r2, r3
 800ac1c:	d201      	bcs.n	800ac22 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ac1e:	2301      	movs	r3, #1
 800ac20:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ac22:	68fb      	ldr	r3, [r7, #12]
	}
 800ac24:	0018      	movs	r0, r3
 800ac26:	46bd      	mov	sp, r7
 800ac28:	b004      	add	sp, #16
 800ac2a:	bd80      	pop	{r7, pc}
 800ac2c:	20000af0 	.word	0x20000af0
 800ac30:	20000af4 	.word	0x20000af4
 800ac34:	20000fcc 	.word	0x20000fcc

0800ac38 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b084      	sub	sp, #16
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ac44:	2300      	movs	r3, #0
 800ac46:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d046      	beq.n	800acdc <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ac4e:	4b26      	ldr	r3, [pc, #152]	@ (800ace8 <xTaskPriorityDisinherit+0xb0>)
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	68ba      	ldr	r2, [r7, #8]
 800ac54:	429a      	cmp	r2, r3
 800ac56:	d002      	beq.n	800ac5e <xTaskPriorityDisinherit+0x26>
 800ac58:	b672      	cpsid	i
 800ac5a:	46c0      	nop			@ (mov r8, r8)
 800ac5c:	e7fd      	b.n	800ac5a <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800ac5e:	68bb      	ldr	r3, [r7, #8]
 800ac60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d102      	bne.n	800ac6c <xTaskPriorityDisinherit+0x34>
 800ac66:	b672      	cpsid	i
 800ac68:	46c0      	nop			@ (mov r8, r8)
 800ac6a:	e7fd      	b.n	800ac68 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac70:	1e5a      	subs	r2, r3, #1
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	d02c      	beq.n	800acdc <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d128      	bne.n	800acdc <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac8a:	68bb      	ldr	r3, [r7, #8]
 800ac8c:	3304      	adds	r3, #4
 800ac8e:	0018      	movs	r0, r3
 800ac90:	f7fe fad5 	bl	800923e <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ac98:	68bb      	ldr	r3, [r7, #8]
 800ac9a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aca0:	2238      	movs	r2, #56	@ 0x38
 800aca2:	1ad2      	subs	r2, r2, r3
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aca8:	68bb      	ldr	r3, [r7, #8]
 800acaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acac:	4b0f      	ldr	r3, [pc, #60]	@ (800acec <xTaskPriorityDisinherit+0xb4>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d903      	bls.n	800acbc <xTaskPriorityDisinherit+0x84>
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acb8:	4b0c      	ldr	r3, [pc, #48]	@ (800acec <xTaskPriorityDisinherit+0xb4>)
 800acba:	601a      	str	r2, [r3, #0]
 800acbc:	68bb      	ldr	r3, [r7, #8]
 800acbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acc0:	0013      	movs	r3, r2
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	189b      	adds	r3, r3, r2
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	4a09      	ldr	r2, [pc, #36]	@ (800acf0 <xTaskPriorityDisinherit+0xb8>)
 800acca:	189a      	adds	r2, r3, r2
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	3304      	adds	r3, #4
 800acd0:	0019      	movs	r1, r3
 800acd2:	0010      	movs	r0, r2
 800acd4:	f7fe fa5b 	bl	800918e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800acd8:	2301      	movs	r3, #1
 800acda:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800acdc:	68fb      	ldr	r3, [r7, #12]
	}
 800acde:	0018      	movs	r0, r3
 800ace0:	46bd      	mov	sp, r7
 800ace2:	b004      	add	sp, #16
 800ace4:	bd80      	pop	{r7, pc}
 800ace6:	46c0      	nop			@ (mov r8, r8)
 800ace8:	20000af0 	.word	0x20000af0
 800acec:	20000fcc 	.word	0x20000fcc
 800acf0:	20000af4 	.word	0x20000af4

0800acf4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b086      	sub	sp, #24
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800ad02:	2301      	movs	r3, #1
 800ad04:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d05a      	beq.n	800adc2 <vTaskPriorityDisinheritAfterTimeout+0xce>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d102      	bne.n	800ad1a <vTaskPriorityDisinheritAfterTimeout+0x26>
 800ad14:	b672      	cpsid	i
 800ad16:	46c0      	nop			@ (mov r8, r8)
 800ad18:	e7fd      	b.n	800ad16 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad1e:	683a      	ldr	r2, [r7, #0]
 800ad20:	429a      	cmp	r2, r3
 800ad22:	d902      	bls.n	800ad2a <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	617b      	str	r3, [r7, #20]
 800ad28:	e002      	b.n	800ad30 <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ad2a:	693b      	ldr	r3, [r7, #16]
 800ad2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad2e:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad34:	697a      	ldr	r2, [r7, #20]
 800ad36:	429a      	cmp	r2, r3
 800ad38:	d043      	beq.n	800adc2 <vTaskPriorityDisinheritAfterTimeout+0xce>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad3e:	68fa      	ldr	r2, [r7, #12]
 800ad40:	429a      	cmp	r2, r3
 800ad42:	d13e      	bne.n	800adc2 <vTaskPriorityDisinheritAfterTimeout+0xce>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ad44:	4b21      	ldr	r3, [pc, #132]	@ (800adcc <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	693a      	ldr	r2, [r7, #16]
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d102      	bne.n	800ad54 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800ad4e:	b672      	cpsid	i
 800ad50:	46c0      	nop			@ (mov r8, r8)
 800ad52:	e7fd      	b.n	800ad50 <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ad54:	693b      	ldr	r3, [r7, #16]
 800ad56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad58:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	697a      	ldr	r2, [r7, #20]
 800ad5e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ad60:	693b      	ldr	r3, [r7, #16]
 800ad62:	699b      	ldr	r3, [r3, #24]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	db04      	blt.n	800ad72 <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad68:	697b      	ldr	r3, [r7, #20]
 800ad6a:	2238      	movs	r2, #56	@ 0x38
 800ad6c:	1ad2      	subs	r2, r2, r3
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ad72:	693b      	ldr	r3, [r7, #16]
 800ad74:	6959      	ldr	r1, [r3, #20]
 800ad76:	68ba      	ldr	r2, [r7, #8]
 800ad78:	0013      	movs	r3, r2
 800ad7a:	009b      	lsls	r3, r3, #2
 800ad7c:	189b      	adds	r3, r3, r2
 800ad7e:	009b      	lsls	r3, r3, #2
 800ad80:	4a13      	ldr	r2, [pc, #76]	@ (800add0 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800ad82:	189b      	adds	r3, r3, r2
 800ad84:	4299      	cmp	r1, r3
 800ad86:	d11c      	bne.n	800adc2 <vTaskPriorityDisinheritAfterTimeout+0xce>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad88:	693b      	ldr	r3, [r7, #16]
 800ad8a:	3304      	adds	r3, #4
 800ad8c:	0018      	movs	r0, r3
 800ad8e:	f7fe fa56 	bl	800923e <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad96:	4b0f      	ldr	r3, [pc, #60]	@ (800add4 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d903      	bls.n	800ada6 <vTaskPriorityDisinheritAfterTimeout+0xb2>
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ada2:	4b0c      	ldr	r3, [pc, #48]	@ (800add4 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800ada4:	601a      	str	r2, [r3, #0]
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adaa:	0013      	movs	r3, r2
 800adac:	009b      	lsls	r3, r3, #2
 800adae:	189b      	adds	r3, r3, r2
 800adb0:	009b      	lsls	r3, r3, #2
 800adb2:	4a07      	ldr	r2, [pc, #28]	@ (800add0 <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800adb4:	189a      	adds	r2, r3, r2
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	3304      	adds	r3, #4
 800adba:	0019      	movs	r1, r3
 800adbc:	0010      	movs	r0, r2
 800adbe:	f7fe f9e6 	bl	800918e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800adc2:	46c0      	nop			@ (mov r8, r8)
 800adc4:	46bd      	mov	sp, r7
 800adc6:	b006      	add	sp, #24
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	46c0      	nop			@ (mov r8, r8)
 800adcc:	20000af0 	.word	0x20000af0
 800add0:	20000af4 	.word	0x20000af4
 800add4:	20000fcc 	.word	0x20000fcc

0800add8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800add8:	b580      	push	{r7, lr}
 800adda:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800addc:	4b06      	ldr	r3, [pc, #24]	@ (800adf8 <pvTaskIncrementMutexHeldCount+0x20>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d004      	beq.n	800adee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ade4:	4b04      	ldr	r3, [pc, #16]	@ (800adf8 <pvTaskIncrementMutexHeldCount+0x20>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800adea:	3201      	adds	r2, #1
 800adec:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800adee:	4b02      	ldr	r3, [pc, #8]	@ (800adf8 <pvTaskIncrementMutexHeldCount+0x20>)
 800adf0:	681b      	ldr	r3, [r3, #0]
	}
 800adf2:	0018      	movs	r0, r3
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}
 800adf8:	20000af0 	.word	0x20000af0

0800adfc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ae06:	4b21      	ldr	r3, [pc, #132]	@ (800ae8c <prvAddCurrentTaskToDelayedList+0x90>)
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae0c:	4b20      	ldr	r3, [pc, #128]	@ (800ae90 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	3304      	adds	r3, #4
 800ae12:	0018      	movs	r0, r3
 800ae14:	f7fe fa13 	bl	800923e <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	d10b      	bne.n	800ae36 <prvAddCurrentTaskToDelayedList+0x3a>
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d008      	beq.n	800ae36 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae24:	4b1a      	ldr	r3, [pc, #104]	@ (800ae90 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	1d1a      	adds	r2, r3, #4
 800ae2a:	4b1a      	ldr	r3, [pc, #104]	@ (800ae94 <prvAddCurrentTaskToDelayedList+0x98>)
 800ae2c:	0011      	movs	r1, r2
 800ae2e:	0018      	movs	r0, r3
 800ae30:	f7fe f9ad 	bl	800918e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ae34:	e026      	b.n	800ae84 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ae36:	68fa      	ldr	r2, [r7, #12]
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	18d3      	adds	r3, r2, r3
 800ae3c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ae3e:	4b14      	ldr	r3, [pc, #80]	@ (800ae90 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	68ba      	ldr	r2, [r7, #8]
 800ae44:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ae46:	68ba      	ldr	r2, [r7, #8]
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	429a      	cmp	r2, r3
 800ae4c:	d209      	bcs.n	800ae62 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae4e:	4b12      	ldr	r3, [pc, #72]	@ (800ae98 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ae50:	681a      	ldr	r2, [r3, #0]
 800ae52:	4b0f      	ldr	r3, [pc, #60]	@ (800ae90 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	3304      	adds	r3, #4
 800ae58:	0019      	movs	r1, r3
 800ae5a:	0010      	movs	r0, r2
 800ae5c:	f7fe f9b9 	bl	80091d2 <vListInsert>
}
 800ae60:	e010      	b.n	800ae84 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae62:	4b0e      	ldr	r3, [pc, #56]	@ (800ae9c <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae64:	681a      	ldr	r2, [r3, #0]
 800ae66:	4b0a      	ldr	r3, [pc, #40]	@ (800ae90 <prvAddCurrentTaskToDelayedList+0x94>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	3304      	adds	r3, #4
 800ae6c:	0019      	movs	r1, r3
 800ae6e:	0010      	movs	r0, r2
 800ae70:	f7fe f9af 	bl	80091d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ae74:	4b0a      	ldr	r3, [pc, #40]	@ (800aea0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	68ba      	ldr	r2, [r7, #8]
 800ae7a:	429a      	cmp	r2, r3
 800ae7c:	d202      	bcs.n	800ae84 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800ae7e:	4b08      	ldr	r3, [pc, #32]	@ (800aea0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ae80:	68ba      	ldr	r2, [r7, #8]
 800ae82:	601a      	str	r2, [r3, #0]
}
 800ae84:	46c0      	nop			@ (mov r8, r8)
 800ae86:	46bd      	mov	sp, r7
 800ae88:	b004      	add	sp, #16
 800ae8a:	bd80      	pop	{r7, pc}
 800ae8c:	20000fc8 	.word	0x20000fc8
 800ae90:	20000af0 	.word	0x20000af0
 800ae94:	20000fb0 	.word	0x20000fb0
 800ae98:	20000f80 	.word	0x20000f80
 800ae9c:	20000f7c 	.word	0x20000f7c
 800aea0:	20000fe4 	.word	0x20000fe4

0800aea4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aea4:	b590      	push	{r4, r7, lr}
 800aea6:	b089      	sub	sp, #36	@ 0x24
 800aea8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aeaa:	2300      	movs	r3, #0
 800aeac:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aeae:	f000 fad5 	bl	800b45c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aeb2:	4b18      	ldr	r3, [pc, #96]	@ (800af14 <xTimerCreateTimerTask+0x70>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	2b00      	cmp	r3, #0
 800aeb8:	d020      	beq.n	800aefc <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aeba:	2300      	movs	r3, #0
 800aebc:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aebe:	2300      	movs	r3, #0
 800aec0:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aec2:	003a      	movs	r2, r7
 800aec4:	1d39      	adds	r1, r7, #4
 800aec6:	2308      	movs	r3, #8
 800aec8:	18fb      	adds	r3, r7, r3
 800aeca:	0018      	movs	r0, r3
 800aecc:	f7fe f91e 	bl	800910c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800aed0:	683c      	ldr	r4, [r7, #0]
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	68ba      	ldr	r2, [r7, #8]
 800aed6:	4910      	ldr	r1, [pc, #64]	@ (800af18 <xTimerCreateTimerTask+0x74>)
 800aed8:	4810      	ldr	r0, [pc, #64]	@ (800af1c <xTimerCreateTimerTask+0x78>)
 800aeda:	9202      	str	r2, [sp, #8]
 800aedc:	9301      	str	r3, [sp, #4]
 800aede:	2302      	movs	r3, #2
 800aee0:	9300      	str	r3, [sp, #0]
 800aee2:	2300      	movs	r3, #0
 800aee4:	0022      	movs	r2, r4
 800aee6:	f7ff f89a 	bl	800a01e <xTaskCreateStatic>
 800aeea:	0002      	movs	r2, r0
 800aeec:	4b0c      	ldr	r3, [pc, #48]	@ (800af20 <xTimerCreateTimerTask+0x7c>)
 800aeee:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800aef0:	4b0b      	ldr	r3, [pc, #44]	@ (800af20 <xTimerCreateTimerTask+0x7c>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d001      	beq.n	800aefc <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800aef8:	2301      	movs	r3, #1
 800aefa:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d102      	bne.n	800af08 <xTimerCreateTimerTask+0x64>
 800af02:	b672      	cpsid	i
 800af04:	46c0      	nop			@ (mov r8, r8)
 800af06:	e7fd      	b.n	800af04 <xTimerCreateTimerTask+0x60>
	return xReturn;
 800af08:	68fb      	ldr	r3, [r7, #12]
}
 800af0a:	0018      	movs	r0, r3
 800af0c:	46bd      	mov	sp, r7
 800af0e:	b005      	add	sp, #20
 800af10:	bd90      	pop	{r4, r7, pc}
 800af12:	46c0      	nop			@ (mov r8, r8)
 800af14:	20001020 	.word	0x20001020
 800af18:	0800e57c 	.word	0x0800e57c
 800af1c:	0800b049 	.word	0x0800b049
 800af20:	20001024 	.word	0x20001024

0800af24 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800af24:	b590      	push	{r4, r7, lr}
 800af26:	b08b      	sub	sp, #44	@ 0x2c
 800af28:	af00      	add	r7, sp, #0
 800af2a:	60f8      	str	r0, [r7, #12]
 800af2c:	60b9      	str	r1, [r7, #8]
 800af2e:	607a      	str	r2, [r7, #4]
 800af30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800af32:	2300      	movs	r3, #0
 800af34:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d102      	bne.n	800af42 <xTimerGenericCommand+0x1e>
 800af3c:	b672      	cpsid	i
 800af3e:	46c0      	nop			@ (mov r8, r8)
 800af40:	e7fd      	b.n	800af3e <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800af42:	4b1d      	ldr	r3, [pc, #116]	@ (800afb8 <xTimerGenericCommand+0x94>)
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	2b00      	cmp	r3, #0
 800af48:	d030      	beq.n	800afac <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800af4a:	2414      	movs	r4, #20
 800af4c:	193b      	adds	r3, r7, r4
 800af4e:	68ba      	ldr	r2, [r7, #8]
 800af50:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800af52:	193b      	adds	r3, r7, r4
 800af54:	687a      	ldr	r2, [r7, #4]
 800af56:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800af58:	193b      	adds	r3, r7, r4
 800af5a:	68fa      	ldr	r2, [r7, #12]
 800af5c:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	2b05      	cmp	r3, #5
 800af62:	dc19      	bgt.n	800af98 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800af64:	f7ff fde4 	bl	800ab30 <xTaskGetSchedulerState>
 800af68:	0003      	movs	r3, r0
 800af6a:	2b02      	cmp	r3, #2
 800af6c:	d109      	bne.n	800af82 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800af6e:	4b12      	ldr	r3, [pc, #72]	@ (800afb8 <xTimerGenericCommand+0x94>)
 800af70:	6818      	ldr	r0, [r3, #0]
 800af72:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800af74:	1939      	adds	r1, r7, r4
 800af76:	2300      	movs	r3, #0
 800af78:	f7fe fadc 	bl	8009534 <xQueueGenericSend>
 800af7c:	0003      	movs	r3, r0
 800af7e:	627b      	str	r3, [r7, #36]	@ 0x24
 800af80:	e014      	b.n	800afac <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800af82:	4b0d      	ldr	r3, [pc, #52]	@ (800afb8 <xTimerGenericCommand+0x94>)
 800af84:	6818      	ldr	r0, [r3, #0]
 800af86:	2314      	movs	r3, #20
 800af88:	18f9      	adds	r1, r7, r3
 800af8a:	2300      	movs	r3, #0
 800af8c:	2200      	movs	r2, #0
 800af8e:	f7fe fad1 	bl	8009534 <xQueueGenericSend>
 800af92:	0003      	movs	r3, r0
 800af94:	627b      	str	r3, [r7, #36]	@ 0x24
 800af96:	e009      	b.n	800afac <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800af98:	4b07      	ldr	r3, [pc, #28]	@ (800afb8 <xTimerGenericCommand+0x94>)
 800af9a:	6818      	ldr	r0, [r3, #0]
 800af9c:	683a      	ldr	r2, [r7, #0]
 800af9e:	2314      	movs	r3, #20
 800afa0:	18f9      	adds	r1, r7, r3
 800afa2:	2300      	movs	r3, #0
 800afa4:	f7fe fb8e 	bl	80096c4 <xQueueGenericSendFromISR>
 800afa8:	0003      	movs	r3, r0
 800afaa:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800afac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800afae:	0018      	movs	r0, r3
 800afb0:	46bd      	mov	sp, r7
 800afb2:	b00b      	add	sp, #44	@ 0x2c
 800afb4:	bd90      	pop	{r4, r7, pc}
 800afb6:	46c0      	nop			@ (mov r8, r8)
 800afb8:	20001020 	.word	0x20001020

0800afbc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800afbc:	b580      	push	{r7, lr}
 800afbe:	b086      	sub	sp, #24
 800afc0:	af02      	add	r7, sp, #8
 800afc2:	6078      	str	r0, [r7, #4]
 800afc4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afc6:	4b1f      	ldr	r3, [pc, #124]	@ (800b044 <prvProcessExpiredTimer+0x88>)
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	68db      	ldr	r3, [r3, #12]
 800afcc:	68db      	ldr	r3, [r3, #12]
 800afce:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	3304      	adds	r3, #4
 800afd4:	0018      	movs	r0, r3
 800afd6:	f7fe f932 	bl	800923e <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	2228      	movs	r2, #40	@ 0x28
 800afde:	5c9b      	ldrb	r3, [r3, r2]
 800afe0:	001a      	movs	r2, r3
 800afe2:	2304      	movs	r3, #4
 800afe4:	4013      	ands	r3, r2
 800afe6:	d01a      	beq.n	800b01e <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	699a      	ldr	r2, [r3, #24]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	18d1      	adds	r1, r2, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	683a      	ldr	r2, [r7, #0]
 800aff4:	68f8      	ldr	r0, [r7, #12]
 800aff6:	f000 f8c7 	bl	800b188 <prvInsertTimerInActiveList>
 800affa:	1e03      	subs	r3, r0, #0
 800affc:	d018      	beq.n	800b030 <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800affe:	687a      	ldr	r2, [r7, #4]
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	2300      	movs	r3, #0
 800b004:	9300      	str	r3, [sp, #0]
 800b006:	2300      	movs	r3, #0
 800b008:	2100      	movs	r1, #0
 800b00a:	f7ff ff8b 	bl	800af24 <xTimerGenericCommand>
 800b00e:	0003      	movs	r3, r0
 800b010:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d10b      	bne.n	800b030 <prvProcessExpiredTimer+0x74>
 800b018:	b672      	cpsid	i
 800b01a:	46c0      	nop			@ (mov r8, r8)
 800b01c:	e7fd      	b.n	800b01a <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2228      	movs	r2, #40	@ 0x28
 800b022:	5c9b      	ldrb	r3, [r3, r2]
 800b024:	2201      	movs	r2, #1
 800b026:	4393      	bics	r3, r2
 800b028:	b2d9      	uxtb	r1, r3
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	2228      	movs	r2, #40	@ 0x28
 800b02e:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	6a1b      	ldr	r3, [r3, #32]
 800b034:	68fa      	ldr	r2, [r7, #12]
 800b036:	0010      	movs	r0, r2
 800b038:	4798      	blx	r3
}
 800b03a:	46c0      	nop			@ (mov r8, r8)
 800b03c:	46bd      	mov	sp, r7
 800b03e:	b004      	add	sp, #16
 800b040:	bd80      	pop	{r7, pc}
 800b042:	46c0      	nop			@ (mov r8, r8)
 800b044:	20001018 	.word	0x20001018

0800b048 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b084      	sub	sp, #16
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b050:	2308      	movs	r3, #8
 800b052:	18fb      	adds	r3, r7, r3
 800b054:	0018      	movs	r0, r3
 800b056:	f000 f855 	bl	800b104 <prvGetNextExpireTime>
 800b05a:	0003      	movs	r3, r0
 800b05c:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b05e:	68ba      	ldr	r2, [r7, #8]
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	0011      	movs	r1, r2
 800b064:	0018      	movs	r0, r3
 800b066:	f000 f805 	bl	800b074 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b06a:	f000 f8cf 	bl	800b20c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b06e:	46c0      	nop			@ (mov r8, r8)
 800b070:	e7ee      	b.n	800b050 <prvTimerTask+0x8>
	...

0800b074 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b084      	sub	sp, #16
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b07e:	f7ff f9cf 	bl	800a420 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b082:	2308      	movs	r3, #8
 800b084:	18fb      	adds	r3, r7, r3
 800b086:	0018      	movs	r0, r3
 800b088:	f000 f85e 	bl	800b148 <prvSampleTimeNow>
 800b08c:	0003      	movs	r3, r0
 800b08e:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d12b      	bne.n	800b0ee <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d10c      	bne.n	800b0b6 <prvProcessTimerOrBlockTask+0x42>
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	429a      	cmp	r2, r3
 800b0a2:	d808      	bhi.n	800b0b6 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800b0a4:	f7ff f9c8 	bl	800a438 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b0a8:	68fa      	ldr	r2, [r7, #12]
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	0011      	movs	r1, r2
 800b0ae:	0018      	movs	r0, r3
 800b0b0:	f7ff ff84 	bl	800afbc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b0b4:	e01d      	b.n	800b0f2 <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d008      	beq.n	800b0ce <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b0bc:	4b0f      	ldr	r3, [pc, #60]	@ (800b0fc <prvProcessTimerOrBlockTask+0x88>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d101      	bne.n	800b0ca <prvProcessTimerOrBlockTask+0x56>
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	e000      	b.n	800b0cc <prvProcessTimerOrBlockTask+0x58>
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b0ce:	4b0c      	ldr	r3, [pc, #48]	@ (800b100 <prvProcessTimerOrBlockTask+0x8c>)
 800b0d0:	6818      	ldr	r0, [r3, #0]
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	1ad3      	subs	r3, r2, r3
 800b0d8:	683a      	ldr	r2, [r7, #0]
 800b0da:	0019      	movs	r1, r3
 800b0dc:	f7fe ff6c 	bl	8009fb8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b0e0:	f7ff f9aa 	bl	800a438 <xTaskResumeAll>
 800b0e4:	1e03      	subs	r3, r0, #0
 800b0e6:	d104      	bne.n	800b0f2 <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 800b0e8:	f000 fa82 	bl	800b5f0 <vPortYield>
}
 800b0ec:	e001      	b.n	800b0f2 <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 800b0ee:	f7ff f9a3 	bl	800a438 <xTaskResumeAll>
}
 800b0f2:	46c0      	nop			@ (mov r8, r8)
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	b004      	add	sp, #16
 800b0f8:	bd80      	pop	{r7, pc}
 800b0fa:	46c0      	nop			@ (mov r8, r8)
 800b0fc:	2000101c 	.word	0x2000101c
 800b100:	20001020 	.word	0x20001020

0800b104 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b084      	sub	sp, #16
 800b108:	af00      	add	r7, sp, #0
 800b10a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b10c:	4b0d      	ldr	r3, [pc, #52]	@ (800b144 <prvGetNextExpireTime+0x40>)
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d101      	bne.n	800b11a <prvGetNextExpireTime+0x16>
 800b116:	2201      	movs	r2, #1
 800b118:	e000      	b.n	800b11c <prvGetNextExpireTime+0x18>
 800b11a:	2200      	movs	r2, #0
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d105      	bne.n	800b134 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b128:	4b06      	ldr	r3, [pc, #24]	@ (800b144 <prvGetNextExpireTime+0x40>)
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	68db      	ldr	r3, [r3, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	60fb      	str	r3, [r7, #12]
 800b132:	e001      	b.n	800b138 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b134:	2300      	movs	r3, #0
 800b136:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b138:	68fb      	ldr	r3, [r7, #12]
}
 800b13a:	0018      	movs	r0, r3
 800b13c:	46bd      	mov	sp, r7
 800b13e:	b004      	add	sp, #16
 800b140:	bd80      	pop	{r7, pc}
 800b142:	46c0      	nop			@ (mov r8, r8)
 800b144:	20001018 	.word	0x20001018

0800b148 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b150:	f7ff f9fe 	bl	800a550 <xTaskGetTickCount>
 800b154:	0003      	movs	r3, r0
 800b156:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800b158:	4b0a      	ldr	r3, [pc, #40]	@ (800b184 <prvSampleTimeNow+0x3c>)
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	68fa      	ldr	r2, [r7, #12]
 800b15e:	429a      	cmp	r2, r3
 800b160:	d205      	bcs.n	800b16e <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800b162:	f000 f91d 	bl	800b3a0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2201      	movs	r2, #1
 800b16a:	601a      	str	r2, [r3, #0]
 800b16c:	e002      	b.n	800b174 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	2200      	movs	r2, #0
 800b172:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b174:	4b03      	ldr	r3, [pc, #12]	@ (800b184 <prvSampleTimeNow+0x3c>)
 800b176:	68fa      	ldr	r2, [r7, #12]
 800b178:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800b17a:	68fb      	ldr	r3, [r7, #12]
}
 800b17c:	0018      	movs	r0, r3
 800b17e:	46bd      	mov	sp, r7
 800b180:	b004      	add	sp, #16
 800b182:	bd80      	pop	{r7, pc}
 800b184:	20001028 	.word	0x20001028

0800b188 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b086      	sub	sp, #24
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	60f8      	str	r0, [r7, #12]
 800b190:	60b9      	str	r1, [r7, #8]
 800b192:	607a      	str	r2, [r7, #4]
 800b194:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b196:	2300      	movs	r3, #0
 800b198:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	68ba      	ldr	r2, [r7, #8]
 800b19e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	68fa      	ldr	r2, [r7, #12]
 800b1a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b1a6:	68ba      	ldr	r2, [r7, #8]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	429a      	cmp	r2, r3
 800b1ac:	d812      	bhi.n	800b1d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	1ad2      	subs	r2, r2, r3
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	699b      	ldr	r3, [r3, #24]
 800b1b8:	429a      	cmp	r2, r3
 800b1ba:	d302      	bcc.n	800b1c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b1bc:	2301      	movs	r3, #1
 800b1be:	617b      	str	r3, [r7, #20]
 800b1c0:	e01b      	b.n	800b1fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b1c2:	4b10      	ldr	r3, [pc, #64]	@ (800b204 <prvInsertTimerInActiveList+0x7c>)
 800b1c4:	681a      	ldr	r2, [r3, #0]
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	3304      	adds	r3, #4
 800b1ca:	0019      	movs	r1, r3
 800b1cc:	0010      	movs	r0, r2
 800b1ce:	f7fe f800 	bl	80091d2 <vListInsert>
 800b1d2:	e012      	b.n	800b1fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b1d4:	687a      	ldr	r2, [r7, #4]
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	429a      	cmp	r2, r3
 800b1da:	d206      	bcs.n	800b1ea <prvInsertTimerInActiveList+0x62>
 800b1dc:	68ba      	ldr	r2, [r7, #8]
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	429a      	cmp	r2, r3
 800b1e2:	d302      	bcc.n	800b1ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	617b      	str	r3, [r7, #20]
 800b1e8:	e007      	b.n	800b1fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b1ea:	4b07      	ldr	r3, [pc, #28]	@ (800b208 <prvInsertTimerInActiveList+0x80>)
 800b1ec:	681a      	ldr	r2, [r3, #0]
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	3304      	adds	r3, #4
 800b1f2:	0019      	movs	r1, r3
 800b1f4:	0010      	movs	r0, r2
 800b1f6:	f7fd ffec 	bl	80091d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b1fa:	697b      	ldr	r3, [r7, #20]
}
 800b1fc:	0018      	movs	r0, r3
 800b1fe:	46bd      	mov	sp, r7
 800b200:	b006      	add	sp, #24
 800b202:	bd80      	pop	{r7, pc}
 800b204:	2000101c 	.word	0x2000101c
 800b208:	20001018 	.word	0x20001018

0800b20c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b20c:	b590      	push	{r4, r7, lr}
 800b20e:	b08d      	sub	sp, #52	@ 0x34
 800b210:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b212:	e0b1      	b.n	800b378 <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b214:	2208      	movs	r2, #8
 800b216:	18bb      	adds	r3, r7, r2
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	da10      	bge.n	800b240 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b21e:	18bb      	adds	r3, r7, r2
 800b220:	3304      	adds	r3, #4
 800b222:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b226:	2b00      	cmp	r3, #0
 800b228:	d102      	bne.n	800b230 <prvProcessReceivedCommands+0x24>
 800b22a:	b672      	cpsid	i
 800b22c:	46c0      	nop			@ (mov r8, r8)
 800b22e:	e7fd      	b.n	800b22c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b232:	681a      	ldr	r2, [r3, #0]
 800b234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b236:	6858      	ldr	r0, [r3, #4]
 800b238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b23a:	689b      	ldr	r3, [r3, #8]
 800b23c:	0019      	movs	r1, r3
 800b23e:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b240:	2208      	movs	r2, #8
 800b242:	18bb      	adds	r3, r7, r2
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	2b00      	cmp	r3, #0
 800b248:	da00      	bge.n	800b24c <prvProcessReceivedCommands+0x40>
 800b24a:	e095      	b.n	800b378 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b24c:	18bb      	adds	r3, r7, r2
 800b24e:	689b      	ldr	r3, [r3, #8]
 800b250:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b252:	6a3b      	ldr	r3, [r7, #32]
 800b254:	695b      	ldr	r3, [r3, #20]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d004      	beq.n	800b264 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b25a:	6a3b      	ldr	r3, [r7, #32]
 800b25c:	3304      	adds	r3, #4
 800b25e:	0018      	movs	r0, r3
 800b260:	f7fd ffed 	bl	800923e <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b264:	1d3b      	adds	r3, r7, #4
 800b266:	0018      	movs	r0, r3
 800b268:	f7ff ff6e 	bl	800b148 <prvSampleTimeNow>
 800b26c:	0003      	movs	r3, r0
 800b26e:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800b270:	2308      	movs	r3, #8
 800b272:	18fb      	adds	r3, r7, r3
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	2b09      	cmp	r3, #9
 800b278:	d900      	bls.n	800b27c <prvProcessReceivedCommands+0x70>
 800b27a:	e07a      	b.n	800b372 <prvProcessReceivedCommands+0x166>
 800b27c:	009a      	lsls	r2, r3, #2
 800b27e:	4b46      	ldr	r3, [pc, #280]	@ (800b398 <prvProcessReceivedCommands+0x18c>)
 800b280:	18d3      	adds	r3, r2, r3
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b286:	6a3b      	ldr	r3, [r7, #32]
 800b288:	2228      	movs	r2, #40	@ 0x28
 800b28a:	5c9b      	ldrb	r3, [r3, r2]
 800b28c:	2201      	movs	r2, #1
 800b28e:	4313      	orrs	r3, r2
 800b290:	b2d9      	uxtb	r1, r3
 800b292:	6a3b      	ldr	r3, [r7, #32]
 800b294:	2228      	movs	r2, #40	@ 0x28
 800b296:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b298:	2408      	movs	r4, #8
 800b29a:	193b      	adds	r3, r7, r4
 800b29c:	685a      	ldr	r2, [r3, #4]
 800b29e:	6a3b      	ldr	r3, [r7, #32]
 800b2a0:	699b      	ldr	r3, [r3, #24]
 800b2a2:	18d1      	adds	r1, r2, r3
 800b2a4:	193b      	adds	r3, r7, r4
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	69fa      	ldr	r2, [r7, #28]
 800b2aa:	6a38      	ldr	r0, [r7, #32]
 800b2ac:	f7ff ff6c 	bl	800b188 <prvInsertTimerInActiveList>
 800b2b0:	1e03      	subs	r3, r0, #0
 800b2b2:	d060      	beq.n	800b376 <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b2b4:	6a3b      	ldr	r3, [r7, #32]
 800b2b6:	6a1b      	ldr	r3, [r3, #32]
 800b2b8:	6a3a      	ldr	r2, [r7, #32]
 800b2ba:	0010      	movs	r0, r2
 800b2bc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b2be:	6a3b      	ldr	r3, [r7, #32]
 800b2c0:	2228      	movs	r2, #40	@ 0x28
 800b2c2:	5c9b      	ldrb	r3, [r3, r2]
 800b2c4:	001a      	movs	r2, r3
 800b2c6:	2304      	movs	r3, #4
 800b2c8:	4013      	ands	r3, r2
 800b2ca:	d054      	beq.n	800b376 <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b2cc:	193b      	adds	r3, r7, r4
 800b2ce:	685a      	ldr	r2, [r3, #4]
 800b2d0:	6a3b      	ldr	r3, [r7, #32]
 800b2d2:	699b      	ldr	r3, [r3, #24]
 800b2d4:	18d2      	adds	r2, r2, r3
 800b2d6:	6a38      	ldr	r0, [r7, #32]
 800b2d8:	2300      	movs	r3, #0
 800b2da:	9300      	str	r3, [sp, #0]
 800b2dc:	2300      	movs	r3, #0
 800b2de:	2100      	movs	r1, #0
 800b2e0:	f7ff fe20 	bl	800af24 <xTimerGenericCommand>
 800b2e4:	0003      	movs	r3, r0
 800b2e6:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800b2e8:	69bb      	ldr	r3, [r7, #24]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d143      	bne.n	800b376 <prvProcessReceivedCommands+0x16a>
 800b2ee:	b672      	cpsid	i
 800b2f0:	46c0      	nop			@ (mov r8, r8)
 800b2f2:	e7fd      	b.n	800b2f0 <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b2f4:	6a3b      	ldr	r3, [r7, #32]
 800b2f6:	2228      	movs	r2, #40	@ 0x28
 800b2f8:	5c9b      	ldrb	r3, [r3, r2]
 800b2fa:	2201      	movs	r2, #1
 800b2fc:	4393      	bics	r3, r2
 800b2fe:	b2d9      	uxtb	r1, r3
 800b300:	6a3b      	ldr	r3, [r7, #32]
 800b302:	2228      	movs	r2, #40	@ 0x28
 800b304:	5499      	strb	r1, [r3, r2]
					break;
 800b306:	e037      	b.n	800b378 <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b308:	6a3b      	ldr	r3, [r7, #32]
 800b30a:	2228      	movs	r2, #40	@ 0x28
 800b30c:	5c9b      	ldrb	r3, [r3, r2]
 800b30e:	2201      	movs	r2, #1
 800b310:	4313      	orrs	r3, r2
 800b312:	b2d9      	uxtb	r1, r3
 800b314:	6a3b      	ldr	r3, [r7, #32]
 800b316:	2228      	movs	r2, #40	@ 0x28
 800b318:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b31a:	2308      	movs	r3, #8
 800b31c:	18fb      	adds	r3, r7, r3
 800b31e:	685a      	ldr	r2, [r3, #4]
 800b320:	6a3b      	ldr	r3, [r7, #32]
 800b322:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b324:	6a3b      	ldr	r3, [r7, #32]
 800b326:	699b      	ldr	r3, [r3, #24]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d102      	bne.n	800b332 <prvProcessReceivedCommands+0x126>
 800b32c:	b672      	cpsid	i
 800b32e:	46c0      	nop			@ (mov r8, r8)
 800b330:	e7fd      	b.n	800b32e <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b332:	6a3b      	ldr	r3, [r7, #32]
 800b334:	699a      	ldr	r2, [r3, #24]
 800b336:	69fb      	ldr	r3, [r7, #28]
 800b338:	18d1      	adds	r1, r2, r3
 800b33a:	69fb      	ldr	r3, [r7, #28]
 800b33c:	69fa      	ldr	r2, [r7, #28]
 800b33e:	6a38      	ldr	r0, [r7, #32]
 800b340:	f7ff ff22 	bl	800b188 <prvInsertTimerInActiveList>
					break;
 800b344:	e018      	b.n	800b378 <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b346:	6a3b      	ldr	r3, [r7, #32]
 800b348:	2228      	movs	r2, #40	@ 0x28
 800b34a:	5c9b      	ldrb	r3, [r3, r2]
 800b34c:	001a      	movs	r2, r3
 800b34e:	2302      	movs	r3, #2
 800b350:	4013      	ands	r3, r2
 800b352:	d104      	bne.n	800b35e <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 800b354:	6a3b      	ldr	r3, [r7, #32]
 800b356:	0018      	movs	r0, r3
 800b358:	f000 fa9a 	bl	800b890 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b35c:	e00c      	b.n	800b378 <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b35e:	6a3b      	ldr	r3, [r7, #32]
 800b360:	2228      	movs	r2, #40	@ 0x28
 800b362:	5c9b      	ldrb	r3, [r3, r2]
 800b364:	2201      	movs	r2, #1
 800b366:	4393      	bics	r3, r2
 800b368:	b2d9      	uxtb	r1, r3
 800b36a:	6a3b      	ldr	r3, [r7, #32]
 800b36c:	2228      	movs	r2, #40	@ 0x28
 800b36e:	5499      	strb	r1, [r3, r2]
					break;
 800b370:	e002      	b.n	800b378 <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 800b372:	46c0      	nop			@ (mov r8, r8)
 800b374:	e000      	b.n	800b378 <prvProcessReceivedCommands+0x16c>
					break;
 800b376:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b378:	4b08      	ldr	r3, [pc, #32]	@ (800b39c <prvProcessReceivedCommands+0x190>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	2208      	movs	r2, #8
 800b37e:	18b9      	adds	r1, r7, r2
 800b380:	2200      	movs	r2, #0
 800b382:	0018      	movs	r0, r3
 800b384:	f7fe fa7a 	bl	800987c <xQueueReceive>
 800b388:	1e03      	subs	r3, r0, #0
 800b38a:	d000      	beq.n	800b38e <prvProcessReceivedCommands+0x182>
 800b38c:	e742      	b.n	800b214 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b38e:	46c0      	nop			@ (mov r8, r8)
 800b390:	46c0      	nop			@ (mov r8, r8)
 800b392:	46bd      	mov	sp, r7
 800b394:	b00b      	add	sp, #44	@ 0x2c
 800b396:	bd90      	pop	{r4, r7, pc}
 800b398:	0800e6a0 	.word	0x0800e6a0
 800b39c:	20001020 	.word	0x20001020

0800b3a0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b088      	sub	sp, #32
 800b3a4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b3a6:	e042      	b.n	800b42e <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b3a8:	4b2a      	ldr	r3, [pc, #168]	@ (800b454 <prvSwitchTimerLists+0xb4>)
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	68db      	ldr	r3, [r3, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b3b2:	4b28      	ldr	r3, [pc, #160]	@ (800b454 <prvSwitchTimerLists+0xb4>)
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	68db      	ldr	r3, [r3, #12]
 800b3b8:	68db      	ldr	r3, [r3, #12]
 800b3ba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	3304      	adds	r3, #4
 800b3c0:	0018      	movs	r0, r3
 800b3c2:	f7fd ff3c 	bl	800923e <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	6a1b      	ldr	r3, [r3, #32]
 800b3ca:	68fa      	ldr	r2, [r7, #12]
 800b3cc:	0010      	movs	r0, r2
 800b3ce:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	2228      	movs	r2, #40	@ 0x28
 800b3d4:	5c9b      	ldrb	r3, [r3, r2]
 800b3d6:	001a      	movs	r2, r3
 800b3d8:	2304      	movs	r3, #4
 800b3da:	4013      	ands	r3, r2
 800b3dc:	d027      	beq.n	800b42e <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	699b      	ldr	r3, [r3, #24]
 800b3e2:	693a      	ldr	r2, [r7, #16]
 800b3e4:	18d3      	adds	r3, r2, r3
 800b3e6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b3e8:	68ba      	ldr	r2, [r7, #8]
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d90e      	bls.n	800b40e <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	68ba      	ldr	r2, [r7, #8]
 800b3f4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	68fa      	ldr	r2, [r7, #12]
 800b3fa:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b3fc:	4b15      	ldr	r3, [pc, #84]	@ (800b454 <prvSwitchTimerLists+0xb4>)
 800b3fe:	681a      	ldr	r2, [r3, #0]
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	3304      	adds	r3, #4
 800b404:	0019      	movs	r1, r3
 800b406:	0010      	movs	r0, r2
 800b408:	f7fd fee3 	bl	80091d2 <vListInsert>
 800b40c:	e00f      	b.n	800b42e <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b40e:	693a      	ldr	r2, [r7, #16]
 800b410:	68f8      	ldr	r0, [r7, #12]
 800b412:	2300      	movs	r3, #0
 800b414:	9300      	str	r3, [sp, #0]
 800b416:	2300      	movs	r3, #0
 800b418:	2100      	movs	r1, #0
 800b41a:	f7ff fd83 	bl	800af24 <xTimerGenericCommand>
 800b41e:	0003      	movs	r3, r0
 800b420:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d102      	bne.n	800b42e <prvSwitchTimerLists+0x8e>
 800b428:	b672      	cpsid	i
 800b42a:	46c0      	nop			@ (mov r8, r8)
 800b42c:	e7fd      	b.n	800b42a <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b42e:	4b09      	ldr	r3, [pc, #36]	@ (800b454 <prvSwitchTimerLists+0xb4>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d1b7      	bne.n	800b3a8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b438:	4b06      	ldr	r3, [pc, #24]	@ (800b454 <prvSwitchTimerLists+0xb4>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b43e:	4b06      	ldr	r3, [pc, #24]	@ (800b458 <prvSwitchTimerLists+0xb8>)
 800b440:	681a      	ldr	r2, [r3, #0]
 800b442:	4b04      	ldr	r3, [pc, #16]	@ (800b454 <prvSwitchTimerLists+0xb4>)
 800b444:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800b446:	4b04      	ldr	r3, [pc, #16]	@ (800b458 <prvSwitchTimerLists+0xb8>)
 800b448:	697a      	ldr	r2, [r7, #20]
 800b44a:	601a      	str	r2, [r3, #0]
}
 800b44c:	46c0      	nop			@ (mov r8, r8)
 800b44e:	46bd      	mov	sp, r7
 800b450:	b006      	add	sp, #24
 800b452:	bd80      	pop	{r7, pc}
 800b454:	20001018 	.word	0x20001018
 800b458:	2000101c 	.word	0x2000101c

0800b45c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b082      	sub	sp, #8
 800b460:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b462:	f000 f8d5 	bl	800b610 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b466:	4b16      	ldr	r3, [pc, #88]	@ (800b4c0 <prvCheckForValidListAndQueue+0x64>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d123      	bne.n	800b4b6 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800b46e:	4b15      	ldr	r3, [pc, #84]	@ (800b4c4 <prvCheckForValidListAndQueue+0x68>)
 800b470:	0018      	movs	r0, r3
 800b472:	f7fd fe63 	bl	800913c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b476:	4b14      	ldr	r3, [pc, #80]	@ (800b4c8 <prvCheckForValidListAndQueue+0x6c>)
 800b478:	0018      	movs	r0, r3
 800b47a:	f7fd fe5f 	bl	800913c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b47e:	4b13      	ldr	r3, [pc, #76]	@ (800b4cc <prvCheckForValidListAndQueue+0x70>)
 800b480:	4a10      	ldr	r2, [pc, #64]	@ (800b4c4 <prvCheckForValidListAndQueue+0x68>)
 800b482:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b484:	4b12      	ldr	r3, [pc, #72]	@ (800b4d0 <prvCheckForValidListAndQueue+0x74>)
 800b486:	4a10      	ldr	r2, [pc, #64]	@ (800b4c8 <prvCheckForValidListAndQueue+0x6c>)
 800b488:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b48a:	4b12      	ldr	r3, [pc, #72]	@ (800b4d4 <prvCheckForValidListAndQueue+0x78>)
 800b48c:	4a12      	ldr	r2, [pc, #72]	@ (800b4d8 <prvCheckForValidListAndQueue+0x7c>)
 800b48e:	2100      	movs	r1, #0
 800b490:	9100      	str	r1, [sp, #0]
 800b492:	2110      	movs	r1, #16
 800b494:	200a      	movs	r0, #10
 800b496:	f7fd ff4f 	bl	8009338 <xQueueGenericCreateStatic>
 800b49a:	0002      	movs	r2, r0
 800b49c:	4b08      	ldr	r3, [pc, #32]	@ (800b4c0 <prvCheckForValidListAndQueue+0x64>)
 800b49e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b4a0:	4b07      	ldr	r3, [pc, #28]	@ (800b4c0 <prvCheckForValidListAndQueue+0x64>)
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d006      	beq.n	800b4b6 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b4a8:	4b05      	ldr	r3, [pc, #20]	@ (800b4c0 <prvCheckForValidListAndQueue+0x64>)
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	4a0b      	ldr	r2, [pc, #44]	@ (800b4dc <prvCheckForValidListAndQueue+0x80>)
 800b4ae:	0011      	movs	r1, r2
 800b4b0:	0018      	movs	r0, r3
 800b4b2:	f7fe fd2f 	bl	8009f14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b4b6:	f000 f8bd 	bl	800b634 <vPortExitCritical>
}
 800b4ba:	46c0      	nop			@ (mov r8, r8)
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}
 800b4c0:	20001020 	.word	0x20001020
 800b4c4:	20000ff0 	.word	0x20000ff0
 800b4c8:	20001004 	.word	0x20001004
 800b4cc:	20001018 	.word	0x20001018
 800b4d0:	2000101c 	.word	0x2000101c
 800b4d4:	200010cc 	.word	0x200010cc
 800b4d8:	2000102c 	.word	0x2000102c
 800b4dc:	0800e584 	.word	0x0800e584

0800b4e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b084      	sub	sp, #16
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	60f8      	str	r0, [r7, #12]
 800b4e8:	60b9      	str	r1, [r7, #8]
 800b4ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	3b04      	subs	r3, #4
 800b4f0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	2280      	movs	r2, #128	@ 0x80
 800b4f6:	0452      	lsls	r2, r2, #17
 800b4f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	3b04      	subs	r3, #4
 800b4fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800b500:	68ba      	ldr	r2, [r7, #8]
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	3b04      	subs	r3, #4
 800b50a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b50c:	4a08      	ldr	r2, [pc, #32]	@ (800b530 <pxPortInitialiseStack+0x50>)
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	3b14      	subs	r3, #20
 800b516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b518:	687a      	ldr	r2, [r7, #4]
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	3b20      	subs	r3, #32
 800b522:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b524:	68fb      	ldr	r3, [r7, #12]
}
 800b526:	0018      	movs	r0, r3
 800b528:	46bd      	mov	sp, r7
 800b52a:	b004      	add	sp, #16
 800b52c:	bd80      	pop	{r7, pc}
 800b52e:	46c0      	nop			@ (mov r8, r8)
 800b530:	0800b535 	.word	0x0800b535

0800b534 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b534:	b580      	push	{r7, lr}
 800b536:	b082      	sub	sp, #8
 800b538:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b53a:	2300      	movs	r3, #0
 800b53c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b53e:	4b08      	ldr	r3, [pc, #32]	@ (800b560 <prvTaskExitError+0x2c>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	3301      	adds	r3, #1
 800b544:	d002      	beq.n	800b54c <prvTaskExitError+0x18>
 800b546:	b672      	cpsid	i
 800b548:	46c0      	nop			@ (mov r8, r8)
 800b54a:	e7fd      	b.n	800b548 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800b54c:	b672      	cpsid	i
	while( ulDummy == 0 )
 800b54e:	46c0      	nop			@ (mov r8, r8)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d0fc      	beq.n	800b550 <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b556:	46c0      	nop			@ (mov r8, r8)
 800b558:	46c0      	nop			@ (mov r8, r8)
 800b55a:	46bd      	mov	sp, r7
 800b55c:	b002      	add	sp, #8
 800b55e:	bd80      	pop	{r7, pc}
 800b560:	2000000c 	.word	0x2000000c

0800b564 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800b564:	b580      	push	{r7, lr}
 800b566:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800b568:	46c0      	nop			@ (mov r8, r8)
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}
	...

0800b570 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800b570:	4a0b      	ldr	r2, [pc, #44]	@ (800b5a0 <pxCurrentTCBConst2>)
 800b572:	6813      	ldr	r3, [r2, #0]
 800b574:	6818      	ldr	r0, [r3, #0]
 800b576:	3020      	adds	r0, #32
 800b578:	f380 8809 	msr	PSP, r0
 800b57c:	2002      	movs	r0, #2
 800b57e:	f380 8814 	msr	CONTROL, r0
 800b582:	f3bf 8f6f 	isb	sy
 800b586:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800b588:	46ae      	mov	lr, r5
 800b58a:	bc08      	pop	{r3}
 800b58c:	bc04      	pop	{r2}
 800b58e:	b662      	cpsie	i
 800b590:	4718      	bx	r3
 800b592:	46c0      	nop			@ (mov r8, r8)
 800b594:	46c0      	nop			@ (mov r8, r8)
 800b596:	46c0      	nop			@ (mov r8, r8)
 800b598:	46c0      	nop			@ (mov r8, r8)
 800b59a:	46c0      	nop			@ (mov r8, r8)
 800b59c:	46c0      	nop			@ (mov r8, r8)
 800b59e:	46c0      	nop			@ (mov r8, r8)

0800b5a0 <pxCurrentTCBConst2>:
 800b5a0:	20000af0 	.word	0x20000af0
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800b5a4:	46c0      	nop			@ (mov r8, r8)
 800b5a6:	46c0      	nop			@ (mov r8, r8)

0800b5a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 800b5ac:	4b0e      	ldr	r3, [pc, #56]	@ (800b5e8 <xPortStartScheduler+0x40>)
 800b5ae:	681a      	ldr	r2, [r3, #0]
 800b5b0:	4b0d      	ldr	r3, [pc, #52]	@ (800b5e8 <xPortStartScheduler+0x40>)
 800b5b2:	21ff      	movs	r1, #255	@ 0xff
 800b5b4:	0409      	lsls	r1, r1, #16
 800b5b6:	430a      	orrs	r2, r1
 800b5b8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 800b5ba:	4b0b      	ldr	r3, [pc, #44]	@ (800b5e8 <xPortStartScheduler+0x40>)
 800b5bc:	681a      	ldr	r2, [r3, #0]
 800b5be:	4b0a      	ldr	r3, [pc, #40]	@ (800b5e8 <xPortStartScheduler+0x40>)
 800b5c0:	21ff      	movs	r1, #255	@ 0xff
 800b5c2:	0609      	lsls	r1, r1, #24
 800b5c4:	430a      	orrs	r2, r1
 800b5c6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 800b5c8:	f000 f898 	bl	800b6fc <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b5cc:	4b07      	ldr	r3, [pc, #28]	@ (800b5ec <xPortStartScheduler+0x44>)
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800b5d2:	f7ff ffcd 	bl	800b570 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b5d6:	f7ff f879 	bl	800a6cc <vTaskSwitchContext>
	prvTaskExitError();
 800b5da:	f7ff ffab 	bl	800b534 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b5de:	2300      	movs	r3, #0
}
 800b5e0:	0018      	movs	r0, r3
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}
 800b5e6:	46c0      	nop			@ (mov r8, r8)
 800b5e8:	e000ed20 	.word	0xe000ed20
 800b5ec:	2000000c 	.word	0x2000000c

0800b5f0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 800b5f4:	4b05      	ldr	r3, [pc, #20]	@ (800b60c <vPortYield+0x1c>)
 800b5f6:	2280      	movs	r2, #128	@ 0x80
 800b5f8:	0552      	lsls	r2, r2, #21
 800b5fa:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800b5fc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800b600:	f3bf 8f6f 	isb	sy
}
 800b604:	46c0      	nop			@ (mov r8, r8)
 800b606:	46bd      	mov	sp, r7
 800b608:	bd80      	pop	{r7, pc}
 800b60a:	46c0      	nop			@ (mov r8, r8)
 800b60c:	e000ed04 	.word	0xe000ed04

0800b610 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b610:	b580      	push	{r7, lr}
 800b612:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 800b614:	b672      	cpsid	i
    uxCriticalNesting++;
 800b616:	4b06      	ldr	r3, [pc, #24]	@ (800b630 <vPortEnterCritical+0x20>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	1c5a      	adds	r2, r3, #1
 800b61c:	4b04      	ldr	r3, [pc, #16]	@ (800b630 <vPortEnterCritical+0x20>)
 800b61e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800b620:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800b624:	f3bf 8f6f 	isb	sy
}
 800b628:	46c0      	nop			@ (mov r8, r8)
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}
 800b62e:	46c0      	nop			@ (mov r8, r8)
 800b630:	2000000c 	.word	0x2000000c

0800b634 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b634:	b580      	push	{r7, lr}
 800b636:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b638:	4b09      	ldr	r3, [pc, #36]	@ (800b660 <vPortExitCritical+0x2c>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d102      	bne.n	800b646 <vPortExitCritical+0x12>
 800b640:	b672      	cpsid	i
 800b642:	46c0      	nop			@ (mov r8, r8)
 800b644:	e7fd      	b.n	800b642 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 800b646:	4b06      	ldr	r3, [pc, #24]	@ (800b660 <vPortExitCritical+0x2c>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	1e5a      	subs	r2, r3, #1
 800b64c:	4b04      	ldr	r3, [pc, #16]	@ (800b660 <vPortExitCritical+0x2c>)
 800b64e:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 800b650:	4b03      	ldr	r3, [pc, #12]	@ (800b660 <vPortExitCritical+0x2c>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d100      	bne.n	800b65a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 800b658:	b662      	cpsie	i
    }
}
 800b65a:	46c0      	nop			@ (mov r8, r8)
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}
 800b660:	2000000c 	.word	0x2000000c

0800b664 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800b664:	f3ef 8010 	mrs	r0, PRIMASK
 800b668:	b672      	cpsid	i
 800b66a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 800b66c:	46c0      	nop			@ (mov r8, r8)
 800b66e:	0018      	movs	r0, r3

0800b670 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800b670:	f380 8810 	msr	PRIMASK, r0
 800b674:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 800b676:	46c0      	nop			@ (mov r8, r8)
	...

0800b680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b680:	f3ef 8009 	mrs	r0, PSP
 800b684:	4b0e      	ldr	r3, [pc, #56]	@ (800b6c0 <pxCurrentTCBConst>)
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	3820      	subs	r0, #32
 800b68a:	6010      	str	r0, [r2, #0]
 800b68c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800b68e:	4644      	mov	r4, r8
 800b690:	464d      	mov	r5, r9
 800b692:	4656      	mov	r6, sl
 800b694:	465f      	mov	r7, fp
 800b696:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800b698:	b508      	push	{r3, lr}
 800b69a:	b672      	cpsid	i
 800b69c:	f7ff f816 	bl	800a6cc <vTaskSwitchContext>
 800b6a0:	b662      	cpsie	i
 800b6a2:	bc0c      	pop	{r2, r3}
 800b6a4:	6811      	ldr	r1, [r2, #0]
 800b6a6:	6808      	ldr	r0, [r1, #0]
 800b6a8:	3010      	adds	r0, #16
 800b6aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800b6ac:	46a0      	mov	r8, r4
 800b6ae:	46a9      	mov	r9, r5
 800b6b0:	46b2      	mov	sl, r6
 800b6b2:	46bb      	mov	fp, r7
 800b6b4:	f380 8809 	msr	PSP, r0
 800b6b8:	3820      	subs	r0, #32
 800b6ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800b6bc:	4718      	bx	r3
 800b6be:	46c0      	nop			@ (mov r8, r8)

0800b6c0 <pxCurrentTCBConst>:
 800b6c0:	20000af0 	.word	0x20000af0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800b6c4:	46c0      	nop			@ (mov r8, r8)
 800b6c6:	46c0      	nop			@ (mov r8, r8)

0800b6c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b082      	sub	sp, #8
 800b6cc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800b6ce:	f7ff ffc9 	bl	800b664 <ulSetInterruptMaskFromISR>
 800b6d2:	0003      	movs	r3, r0
 800b6d4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b6d6:	f7fe ff49 	bl	800a56c <xTaskIncrementTick>
 800b6da:	1e03      	subs	r3, r0, #0
 800b6dc:	d003      	beq.n	800b6e6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 800b6de:	4b06      	ldr	r3, [pc, #24]	@ (800b6f8 <SysTick_Handler+0x30>)
 800b6e0:	2280      	movs	r2, #128	@ 0x80
 800b6e2:	0552      	lsls	r2, r2, #21
 800b6e4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	0018      	movs	r0, r3
 800b6ea:	f7ff ffc1 	bl	800b670 <vClearInterruptMaskFromISR>
}
 800b6ee:	46c0      	nop			@ (mov r8, r8)
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	b002      	add	sp, #8
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	46c0      	nop			@ (mov r8, r8)
 800b6f8:	e000ed04 	.word	0xe000ed04

0800b6fc <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 800b700:	4b0b      	ldr	r3, [pc, #44]	@ (800b730 <prvSetupTimerInterrupt+0x34>)
 800b702:	2200      	movs	r2, #0
 800b704:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 800b706:	4b0b      	ldr	r3, [pc, #44]	@ (800b734 <prvSetupTimerInterrupt+0x38>)
 800b708:	2200      	movs	r2, #0
 800b70a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b70c:	4b0a      	ldr	r3, [pc, #40]	@ (800b738 <prvSetupTimerInterrupt+0x3c>)
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	22fa      	movs	r2, #250	@ 0xfa
 800b712:	0091      	lsls	r1, r2, #2
 800b714:	0018      	movs	r0, r3
 800b716:	f7f4 fd13 	bl	8000140 <__udivsi3>
 800b71a:	0003      	movs	r3, r0
 800b71c:	001a      	movs	r2, r3
 800b71e:	4b07      	ldr	r3, [pc, #28]	@ (800b73c <prvSetupTimerInterrupt+0x40>)
 800b720:	3a01      	subs	r2, #1
 800b722:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 800b724:	4b02      	ldr	r3, [pc, #8]	@ (800b730 <prvSetupTimerInterrupt+0x34>)
 800b726:	2207      	movs	r2, #7
 800b728:	601a      	str	r2, [r3, #0]
}
 800b72a:	46c0      	nop			@ (mov r8, r8)
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bd80      	pop	{r7, pc}
 800b730:	e000e010 	.word	0xe000e010
 800b734:	e000e018 	.word	0xe000e018
 800b738:	20000000 	.word	0x20000000
 800b73c:	e000e014 	.word	0xe000e014

0800b740 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b086      	sub	sp, #24
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b748:	2300      	movs	r3, #0
 800b74a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800b74c:	f7fe fe68 	bl	800a420 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b750:	4b4a      	ldr	r3, [pc, #296]	@ (800b87c <pvPortMalloc+0x13c>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d101      	bne.n	800b75c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b758:	f000 f8e4 	bl	800b924 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b75c:	4b48      	ldr	r3, [pc, #288]	@ (800b880 <pvPortMalloc+0x140>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	687a      	ldr	r2, [r7, #4]
 800b762:	4013      	ands	r3, r2
 800b764:	d000      	beq.n	800b768 <pvPortMalloc+0x28>
 800b766:	e07b      	b.n	800b860 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d013      	beq.n	800b796 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800b76e:	2208      	movs	r2, #8
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	189b      	adds	r3, r3, r2
 800b774:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	2207      	movs	r2, #7
 800b77a:	4013      	ands	r3, r2
 800b77c:	d00b      	beq.n	800b796 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	2207      	movs	r2, #7
 800b782:	4393      	bics	r3, r2
 800b784:	3308      	adds	r3, #8
 800b786:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2207      	movs	r2, #7
 800b78c:	4013      	ands	r3, r2
 800b78e:	d002      	beq.n	800b796 <pvPortMalloc+0x56>
 800b790:	b672      	cpsid	i
 800b792:	46c0      	nop			@ (mov r8, r8)
 800b794:	e7fd      	b.n	800b792 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d061      	beq.n	800b860 <pvPortMalloc+0x120>
 800b79c:	4b39      	ldr	r3, [pc, #228]	@ (800b884 <pvPortMalloc+0x144>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	687a      	ldr	r2, [r7, #4]
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d85c      	bhi.n	800b860 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b7a6:	4b38      	ldr	r3, [pc, #224]	@ (800b888 <pvPortMalloc+0x148>)
 800b7a8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800b7aa:	4b37      	ldr	r3, [pc, #220]	@ (800b888 <pvPortMalloc+0x148>)
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b7b0:	e004      	b.n	800b7bc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 800b7b2:	697b      	ldr	r3, [r7, #20]
 800b7b4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b7bc:	697b      	ldr	r3, [r7, #20]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	687a      	ldr	r2, [r7, #4]
 800b7c2:	429a      	cmp	r2, r3
 800b7c4:	d903      	bls.n	800b7ce <pvPortMalloc+0x8e>
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d1f1      	bne.n	800b7b2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b7ce:	4b2b      	ldr	r3, [pc, #172]	@ (800b87c <pvPortMalloc+0x13c>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	697a      	ldr	r2, [r7, #20]
 800b7d4:	429a      	cmp	r2, r3
 800b7d6:	d043      	beq.n	800b860 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	2208      	movs	r2, #8
 800b7de:	189b      	adds	r3, r3, r2
 800b7e0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b7e2:	697b      	ldr	r3, [r7, #20]
 800b7e4:	681a      	ldr	r2, [r3, #0]
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	685a      	ldr	r2, [r3, #4]
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	1ad2      	subs	r2, r2, r3
 800b7f2:	2308      	movs	r3, #8
 800b7f4:	005b      	lsls	r3, r3, #1
 800b7f6:	429a      	cmp	r2, r3
 800b7f8:	d917      	bls.n	800b82a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b7fa:	697a      	ldr	r2, [r7, #20]
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	18d3      	adds	r3, r2, r3
 800b800:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	2207      	movs	r2, #7
 800b806:	4013      	ands	r3, r2
 800b808:	d002      	beq.n	800b810 <pvPortMalloc+0xd0>
 800b80a:	b672      	cpsid	i
 800b80c:	46c0      	nop			@ (mov r8, r8)
 800b80e:	e7fd      	b.n	800b80c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	685a      	ldr	r2, [r3, #4]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	1ad2      	subs	r2, r2, r3
 800b818:	68bb      	ldr	r3, [r7, #8]
 800b81a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	687a      	ldr	r2, [r7, #4]
 800b820:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b822:	68bb      	ldr	r3, [r7, #8]
 800b824:	0018      	movs	r0, r3
 800b826:	f000 f8dd 	bl	800b9e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b82a:	4b16      	ldr	r3, [pc, #88]	@ (800b884 <pvPortMalloc+0x144>)
 800b82c:	681a      	ldr	r2, [r3, #0]
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	1ad2      	subs	r2, r2, r3
 800b834:	4b13      	ldr	r3, [pc, #76]	@ (800b884 <pvPortMalloc+0x144>)
 800b836:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b838:	4b12      	ldr	r3, [pc, #72]	@ (800b884 <pvPortMalloc+0x144>)
 800b83a:	681a      	ldr	r2, [r3, #0]
 800b83c:	4b13      	ldr	r3, [pc, #76]	@ (800b88c <pvPortMalloc+0x14c>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	429a      	cmp	r2, r3
 800b842:	d203      	bcs.n	800b84c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b844:	4b0f      	ldr	r3, [pc, #60]	@ (800b884 <pvPortMalloc+0x144>)
 800b846:	681a      	ldr	r2, [r3, #0]
 800b848:	4b10      	ldr	r3, [pc, #64]	@ (800b88c <pvPortMalloc+0x14c>)
 800b84a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	685a      	ldr	r2, [r3, #4]
 800b850:	4b0b      	ldr	r3, [pc, #44]	@ (800b880 <pvPortMalloc+0x140>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	431a      	orrs	r2, r3
 800b856:	697b      	ldr	r3, [r7, #20]
 800b858:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	2200      	movs	r2, #0
 800b85e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b860:	f7fe fdea 	bl	800a438 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	2207      	movs	r2, #7
 800b868:	4013      	ands	r3, r2
 800b86a:	d002      	beq.n	800b872 <pvPortMalloc+0x132>
 800b86c:	b672      	cpsid	i
 800b86e:	46c0      	nop			@ (mov r8, r8)
 800b870:	e7fd      	b.n	800b86e <pvPortMalloc+0x12e>
	return pvReturn;
 800b872:	68fb      	ldr	r3, [r7, #12]
}
 800b874:	0018      	movs	r0, r3
 800b876:	46bd      	mov	sp, r7
 800b878:	b006      	add	sp, #24
 800b87a:	bd80      	pop	{r7, pc}
 800b87c:	20001d24 	.word	0x20001d24
 800b880:	20001d30 	.word	0x20001d30
 800b884:	20001d28 	.word	0x20001d28
 800b888:	20001d1c 	.word	0x20001d1c
 800b88c:	20001d2c 	.word	0x20001d2c

0800b890 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d037      	beq.n	800b912 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b8a2:	2308      	movs	r3, #8
 800b8a4:	425b      	negs	r3, r3
 800b8a6:	68fa      	ldr	r2, [r7, #12]
 800b8a8:	18d3      	adds	r3, r2, r3
 800b8aa:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	685a      	ldr	r2, [r3, #4]
 800b8b4:	4b19      	ldr	r3, [pc, #100]	@ (800b91c <vPortFree+0x8c>)
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	4013      	ands	r3, r2
 800b8ba:	d102      	bne.n	800b8c2 <vPortFree+0x32>
 800b8bc:	b672      	cpsid	i
 800b8be:	46c0      	nop			@ (mov r8, r8)
 800b8c0:	e7fd      	b.n	800b8be <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b8c2:	68bb      	ldr	r3, [r7, #8]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d002      	beq.n	800b8d0 <vPortFree+0x40>
 800b8ca:	b672      	cpsid	i
 800b8cc:	46c0      	nop			@ (mov r8, r8)
 800b8ce:	e7fd      	b.n	800b8cc <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	685a      	ldr	r2, [r3, #4]
 800b8d4:	4b11      	ldr	r3, [pc, #68]	@ (800b91c <vPortFree+0x8c>)
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	4013      	ands	r3, r2
 800b8da:	d01a      	beq.n	800b912 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d116      	bne.n	800b912 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	685a      	ldr	r2, [r3, #4]
 800b8e8:	4b0c      	ldr	r3, [pc, #48]	@ (800b91c <vPortFree+0x8c>)
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	43db      	mvns	r3, r3
 800b8ee:	401a      	ands	r2, r3
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b8f4:	f7fe fd94 	bl	800a420 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	685a      	ldr	r2, [r3, #4]
 800b8fc:	4b08      	ldr	r3, [pc, #32]	@ (800b920 <vPortFree+0x90>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	18d2      	adds	r2, r2, r3
 800b902:	4b07      	ldr	r3, [pc, #28]	@ (800b920 <vPortFree+0x90>)
 800b904:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	0018      	movs	r0, r3
 800b90a:	f000 f86b 	bl	800b9e4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b90e:	f7fe fd93 	bl	800a438 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b912:	46c0      	nop			@ (mov r8, r8)
 800b914:	46bd      	mov	sp, r7
 800b916:	b004      	add	sp, #16
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	46c0      	nop			@ (mov r8, r8)
 800b91c:	20001d30 	.word	0x20001d30
 800b920:	20001d28 	.word	0x20001d28

0800b924 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b084      	sub	sp, #16
 800b928:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b92a:	23c0      	movs	r3, #192	@ 0xc0
 800b92c:	011b      	lsls	r3, r3, #4
 800b92e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b930:	4b26      	ldr	r3, [pc, #152]	@ (800b9cc <prvHeapInit+0xa8>)
 800b932:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	2207      	movs	r2, #7
 800b938:	4013      	ands	r3, r2
 800b93a:	d00c      	beq.n	800b956 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	3307      	adds	r3, #7
 800b940:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	2207      	movs	r2, #7
 800b946:	4393      	bics	r3, r2
 800b948:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b94a:	68ba      	ldr	r2, [r7, #8]
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	1ad2      	subs	r2, r2, r3
 800b950:	4b1e      	ldr	r3, [pc, #120]	@ (800b9cc <prvHeapInit+0xa8>)
 800b952:	18d3      	adds	r3, r2, r3
 800b954:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b95a:	4b1d      	ldr	r3, [pc, #116]	@ (800b9d0 <prvHeapInit+0xac>)
 800b95c:	687a      	ldr	r2, [r7, #4]
 800b95e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b960:	4b1b      	ldr	r3, [pc, #108]	@ (800b9d0 <prvHeapInit+0xac>)
 800b962:	2200      	movs	r2, #0
 800b964:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	68ba      	ldr	r2, [r7, #8]
 800b96a:	18d3      	adds	r3, r2, r3
 800b96c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b96e:	2208      	movs	r2, #8
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	1a9b      	subs	r3, r3, r2
 800b974:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	2207      	movs	r2, #7
 800b97a:	4393      	bics	r3, r2
 800b97c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b97e:	68fa      	ldr	r2, [r7, #12]
 800b980:	4b14      	ldr	r3, [pc, #80]	@ (800b9d4 <prvHeapInit+0xb0>)
 800b982:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800b984:	4b13      	ldr	r3, [pc, #76]	@ (800b9d4 <prvHeapInit+0xb0>)
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	2200      	movs	r2, #0
 800b98a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b98c:	4b11      	ldr	r3, [pc, #68]	@ (800b9d4 <prvHeapInit+0xb0>)
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	2200      	movs	r2, #0
 800b992:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	68fa      	ldr	r2, [r7, #12]
 800b99c:	1ad2      	subs	r2, r2, r3
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b9a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b9d4 <prvHeapInit+0xb0>)
 800b9a4:	681a      	ldr	r2, [r3, #0]
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b9aa:	683b      	ldr	r3, [r7, #0]
 800b9ac:	685a      	ldr	r2, [r3, #4]
 800b9ae:	4b0a      	ldr	r3, [pc, #40]	@ (800b9d8 <prvHeapInit+0xb4>)
 800b9b0:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	685a      	ldr	r2, [r3, #4]
 800b9b6:	4b09      	ldr	r3, [pc, #36]	@ (800b9dc <prvHeapInit+0xb8>)
 800b9b8:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b9ba:	4b09      	ldr	r3, [pc, #36]	@ (800b9e0 <prvHeapInit+0xbc>)
 800b9bc:	2280      	movs	r2, #128	@ 0x80
 800b9be:	0612      	lsls	r2, r2, #24
 800b9c0:	601a      	str	r2, [r3, #0]
}
 800b9c2:	46c0      	nop			@ (mov r8, r8)
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	b004      	add	sp, #16
 800b9c8:	bd80      	pop	{r7, pc}
 800b9ca:	46c0      	nop			@ (mov r8, r8)
 800b9cc:	2000111c 	.word	0x2000111c
 800b9d0:	20001d1c 	.word	0x20001d1c
 800b9d4:	20001d24 	.word	0x20001d24
 800b9d8:	20001d2c 	.word	0x20001d2c
 800b9dc:	20001d28 	.word	0x20001d28
 800b9e0:	20001d30 	.word	0x20001d30

0800b9e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b084      	sub	sp, #16
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b9ec:	4b27      	ldr	r3, [pc, #156]	@ (800ba8c <prvInsertBlockIntoFreeList+0xa8>)
 800b9ee:	60fb      	str	r3, [r7, #12]
 800b9f0:	e002      	b.n	800b9f8 <prvInsertBlockIntoFreeList+0x14>
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	60fb      	str	r3, [r7, #12]
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	687a      	ldr	r2, [r7, #4]
 800b9fe:	429a      	cmp	r2, r3
 800ba00:	d8f7      	bhi.n	800b9f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	685b      	ldr	r3, [r3, #4]
 800ba0a:	68ba      	ldr	r2, [r7, #8]
 800ba0c:	18d3      	adds	r3, r2, r3
 800ba0e:	687a      	ldr	r2, [r7, #4]
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d108      	bne.n	800ba26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	685a      	ldr	r2, [r3, #4]
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	685b      	ldr	r3, [r3, #4]
 800ba1c:	18d2      	adds	r2, r2, r3
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	68ba      	ldr	r2, [r7, #8]
 800ba30:	18d2      	adds	r2, r2, r3
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	429a      	cmp	r2, r3
 800ba38:	d118      	bne.n	800ba6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	681a      	ldr	r2, [r3, #0]
 800ba3e:	4b14      	ldr	r3, [pc, #80]	@ (800ba90 <prvInsertBlockIntoFreeList+0xac>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	429a      	cmp	r2, r3
 800ba44:	d00d      	beq.n	800ba62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	685a      	ldr	r2, [r3, #4]
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	685b      	ldr	r3, [r3, #4]
 800ba50:	18d2      	adds	r2, r2, r3
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	681a      	ldr	r2, [r3, #0]
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	601a      	str	r2, [r3, #0]
 800ba60:	e008      	b.n	800ba74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ba62:	4b0b      	ldr	r3, [pc, #44]	@ (800ba90 <prvInsertBlockIntoFreeList+0xac>)
 800ba64:	681a      	ldr	r2, [r3, #0]
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	601a      	str	r2, [r3, #0]
 800ba6a:	e003      	b.n	800ba74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	681a      	ldr	r2, [r3, #0]
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ba74:	68fa      	ldr	r2, [r7, #12]
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	429a      	cmp	r2, r3
 800ba7a:	d002      	beq.n	800ba82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	687a      	ldr	r2, [r7, #4]
 800ba80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ba82:	46c0      	nop			@ (mov r8, r8)
 800ba84:	46bd      	mov	sp, r7
 800ba86:	b004      	add	sp, #16
 800ba88:	bd80      	pop	{r7, pc}
 800ba8a:	46c0      	nop			@ (mov r8, r8)
 800ba8c:	20001d1c 	.word	0x20001d1c
 800ba90:	20001d24 	.word	0x20001d24

0800ba94 <__cvt>:
 800ba94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba96:	001f      	movs	r7, r3
 800ba98:	2300      	movs	r3, #0
 800ba9a:	0016      	movs	r6, r2
 800ba9c:	b08b      	sub	sp, #44	@ 0x2c
 800ba9e:	429f      	cmp	r7, r3
 800baa0:	da04      	bge.n	800baac <__cvt+0x18>
 800baa2:	2180      	movs	r1, #128	@ 0x80
 800baa4:	0609      	lsls	r1, r1, #24
 800baa6:	187b      	adds	r3, r7, r1
 800baa8:	001f      	movs	r7, r3
 800baaa:	232d      	movs	r3, #45	@ 0x2d
 800baac:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800baae:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800bab0:	7013      	strb	r3, [r2, #0]
 800bab2:	2320      	movs	r3, #32
 800bab4:	2203      	movs	r2, #3
 800bab6:	439d      	bics	r5, r3
 800bab8:	2d46      	cmp	r5, #70	@ 0x46
 800baba:	d007      	beq.n	800bacc <__cvt+0x38>
 800babc:	002b      	movs	r3, r5
 800babe:	3b45      	subs	r3, #69	@ 0x45
 800bac0:	4259      	negs	r1, r3
 800bac2:	414b      	adcs	r3, r1
 800bac4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800bac6:	3a01      	subs	r2, #1
 800bac8:	18cb      	adds	r3, r1, r3
 800baca:	9310      	str	r3, [sp, #64]	@ 0x40
 800bacc:	ab09      	add	r3, sp, #36	@ 0x24
 800bace:	9304      	str	r3, [sp, #16]
 800bad0:	ab08      	add	r3, sp, #32
 800bad2:	9303      	str	r3, [sp, #12]
 800bad4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bad6:	9200      	str	r2, [sp, #0]
 800bad8:	9302      	str	r3, [sp, #8]
 800bada:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800badc:	0032      	movs	r2, r6
 800bade:	9301      	str	r3, [sp, #4]
 800bae0:	003b      	movs	r3, r7
 800bae2:	f000 fe77 	bl	800c7d4 <_dtoa_r>
 800bae6:	0004      	movs	r4, r0
 800bae8:	2d47      	cmp	r5, #71	@ 0x47
 800baea:	d11b      	bne.n	800bb24 <__cvt+0x90>
 800baec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800baee:	07db      	lsls	r3, r3, #31
 800baf0:	d511      	bpl.n	800bb16 <__cvt+0x82>
 800baf2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800baf4:	18c3      	adds	r3, r0, r3
 800baf6:	9307      	str	r3, [sp, #28]
 800baf8:	2200      	movs	r2, #0
 800bafa:	2300      	movs	r3, #0
 800bafc:	0030      	movs	r0, r6
 800bafe:	0039      	movs	r1, r7
 800bb00:	f7f4 fca4 	bl	800044c <__aeabi_dcmpeq>
 800bb04:	2800      	cmp	r0, #0
 800bb06:	d001      	beq.n	800bb0c <__cvt+0x78>
 800bb08:	9b07      	ldr	r3, [sp, #28]
 800bb0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb0c:	2230      	movs	r2, #48	@ 0x30
 800bb0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb10:	9907      	ldr	r1, [sp, #28]
 800bb12:	428b      	cmp	r3, r1
 800bb14:	d320      	bcc.n	800bb58 <__cvt+0xc4>
 800bb16:	0020      	movs	r0, r4
 800bb18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb1a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800bb1c:	1b1b      	subs	r3, r3, r4
 800bb1e:	6013      	str	r3, [r2, #0]
 800bb20:	b00b      	add	sp, #44	@ 0x2c
 800bb22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bb26:	18c3      	adds	r3, r0, r3
 800bb28:	9307      	str	r3, [sp, #28]
 800bb2a:	2d46      	cmp	r5, #70	@ 0x46
 800bb2c:	d1e4      	bne.n	800baf8 <__cvt+0x64>
 800bb2e:	7803      	ldrb	r3, [r0, #0]
 800bb30:	2b30      	cmp	r3, #48	@ 0x30
 800bb32:	d10c      	bne.n	800bb4e <__cvt+0xba>
 800bb34:	2200      	movs	r2, #0
 800bb36:	2300      	movs	r3, #0
 800bb38:	0030      	movs	r0, r6
 800bb3a:	0039      	movs	r1, r7
 800bb3c:	f7f4 fc86 	bl	800044c <__aeabi_dcmpeq>
 800bb40:	2800      	cmp	r0, #0
 800bb42:	d104      	bne.n	800bb4e <__cvt+0xba>
 800bb44:	2301      	movs	r3, #1
 800bb46:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800bb48:	1a9b      	subs	r3, r3, r2
 800bb4a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bb4c:	6013      	str	r3, [r2, #0]
 800bb4e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bb50:	9a07      	ldr	r2, [sp, #28]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	18d3      	adds	r3, r2, r3
 800bb56:	e7ce      	b.n	800baf6 <__cvt+0x62>
 800bb58:	1c59      	adds	r1, r3, #1
 800bb5a:	9109      	str	r1, [sp, #36]	@ 0x24
 800bb5c:	701a      	strb	r2, [r3, #0]
 800bb5e:	e7d6      	b.n	800bb0e <__cvt+0x7a>

0800bb60 <__exponent>:
 800bb60:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb62:	232b      	movs	r3, #43	@ 0x2b
 800bb64:	b085      	sub	sp, #20
 800bb66:	0005      	movs	r5, r0
 800bb68:	1e0c      	subs	r4, r1, #0
 800bb6a:	7002      	strb	r2, [r0, #0]
 800bb6c:	da01      	bge.n	800bb72 <__exponent+0x12>
 800bb6e:	424c      	negs	r4, r1
 800bb70:	3302      	adds	r3, #2
 800bb72:	706b      	strb	r3, [r5, #1]
 800bb74:	2c09      	cmp	r4, #9
 800bb76:	dd2c      	ble.n	800bbd2 <__exponent+0x72>
 800bb78:	ab02      	add	r3, sp, #8
 800bb7a:	1dde      	adds	r6, r3, #7
 800bb7c:	0020      	movs	r0, r4
 800bb7e:	210a      	movs	r1, #10
 800bb80:	f7f4 fc4e 	bl	8000420 <__aeabi_idivmod>
 800bb84:	0037      	movs	r7, r6
 800bb86:	3130      	adds	r1, #48	@ 0x30
 800bb88:	3e01      	subs	r6, #1
 800bb8a:	0020      	movs	r0, r4
 800bb8c:	7031      	strb	r1, [r6, #0]
 800bb8e:	210a      	movs	r1, #10
 800bb90:	9401      	str	r4, [sp, #4]
 800bb92:	f7f4 fb5f 	bl	8000254 <__divsi3>
 800bb96:	9b01      	ldr	r3, [sp, #4]
 800bb98:	0004      	movs	r4, r0
 800bb9a:	2b63      	cmp	r3, #99	@ 0x63
 800bb9c:	dcee      	bgt.n	800bb7c <__exponent+0x1c>
 800bb9e:	1eba      	subs	r2, r7, #2
 800bba0:	1ca8      	adds	r0, r5, #2
 800bba2:	0001      	movs	r1, r0
 800bba4:	0013      	movs	r3, r2
 800bba6:	3430      	adds	r4, #48	@ 0x30
 800bba8:	7014      	strb	r4, [r2, #0]
 800bbaa:	ac02      	add	r4, sp, #8
 800bbac:	3407      	adds	r4, #7
 800bbae:	429c      	cmp	r4, r3
 800bbb0:	d80a      	bhi.n	800bbc8 <__exponent+0x68>
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	4294      	cmp	r4, r2
 800bbb6:	d303      	bcc.n	800bbc0 <__exponent+0x60>
 800bbb8:	3309      	adds	r3, #9
 800bbba:	aa02      	add	r2, sp, #8
 800bbbc:	189b      	adds	r3, r3, r2
 800bbbe:	1bdb      	subs	r3, r3, r7
 800bbc0:	18c0      	adds	r0, r0, r3
 800bbc2:	1b40      	subs	r0, r0, r5
 800bbc4:	b005      	add	sp, #20
 800bbc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbc8:	781c      	ldrb	r4, [r3, #0]
 800bbca:	3301      	adds	r3, #1
 800bbcc:	700c      	strb	r4, [r1, #0]
 800bbce:	3101      	adds	r1, #1
 800bbd0:	e7eb      	b.n	800bbaa <__exponent+0x4a>
 800bbd2:	2330      	movs	r3, #48	@ 0x30
 800bbd4:	18e4      	adds	r4, r4, r3
 800bbd6:	70ab      	strb	r3, [r5, #2]
 800bbd8:	1d28      	adds	r0, r5, #4
 800bbda:	70ec      	strb	r4, [r5, #3]
 800bbdc:	e7f1      	b.n	800bbc2 <__exponent+0x62>
	...

0800bbe0 <_printf_float>:
 800bbe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbe2:	b097      	sub	sp, #92	@ 0x5c
 800bbe4:	000d      	movs	r5, r1
 800bbe6:	920a      	str	r2, [sp, #40]	@ 0x28
 800bbe8:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800bbea:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bbec:	9009      	str	r0, [sp, #36]	@ 0x24
 800bbee:	f000 fcd9 	bl	800c5a4 <_localeconv_r>
 800bbf2:	6803      	ldr	r3, [r0, #0]
 800bbf4:	0018      	movs	r0, r3
 800bbf6:	930d      	str	r3, [sp, #52]	@ 0x34
 800bbf8:	f7f4 fa86 	bl	8000108 <strlen>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	900f      	str	r0, [sp, #60]	@ 0x3c
 800bc00:	9314      	str	r3, [sp, #80]	@ 0x50
 800bc02:	7e2b      	ldrb	r3, [r5, #24]
 800bc04:	2207      	movs	r2, #7
 800bc06:	930c      	str	r3, [sp, #48]	@ 0x30
 800bc08:	682b      	ldr	r3, [r5, #0]
 800bc0a:	930e      	str	r3, [sp, #56]	@ 0x38
 800bc0c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800bc0e:	6823      	ldr	r3, [r4, #0]
 800bc10:	05c9      	lsls	r1, r1, #23
 800bc12:	d545      	bpl.n	800bca0 <_printf_float+0xc0>
 800bc14:	189b      	adds	r3, r3, r2
 800bc16:	4393      	bics	r3, r2
 800bc18:	001a      	movs	r2, r3
 800bc1a:	3208      	adds	r2, #8
 800bc1c:	6022      	str	r2, [r4, #0]
 800bc1e:	2201      	movs	r2, #1
 800bc20:	681e      	ldr	r6, [r3, #0]
 800bc22:	685f      	ldr	r7, [r3, #4]
 800bc24:	007b      	lsls	r3, r7, #1
 800bc26:	085b      	lsrs	r3, r3, #1
 800bc28:	9311      	str	r3, [sp, #68]	@ 0x44
 800bc2a:	9610      	str	r6, [sp, #64]	@ 0x40
 800bc2c:	64ae      	str	r6, [r5, #72]	@ 0x48
 800bc2e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800bc30:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800bc32:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800bc34:	4ba7      	ldr	r3, [pc, #668]	@ (800bed4 <_printf_float+0x2f4>)
 800bc36:	4252      	negs	r2, r2
 800bc38:	f7f6 fc12 	bl	8002460 <__aeabi_dcmpun>
 800bc3c:	2800      	cmp	r0, #0
 800bc3e:	d131      	bne.n	800bca4 <_printf_float+0xc4>
 800bc40:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800bc42:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800bc44:	2201      	movs	r2, #1
 800bc46:	4ba3      	ldr	r3, [pc, #652]	@ (800bed4 <_printf_float+0x2f4>)
 800bc48:	4252      	negs	r2, r2
 800bc4a:	f7f4 fc0f 	bl	800046c <__aeabi_dcmple>
 800bc4e:	2800      	cmp	r0, #0
 800bc50:	d128      	bne.n	800bca4 <_printf_float+0xc4>
 800bc52:	2200      	movs	r2, #0
 800bc54:	2300      	movs	r3, #0
 800bc56:	0030      	movs	r0, r6
 800bc58:	0039      	movs	r1, r7
 800bc5a:	f7f4 fbfd 	bl	8000458 <__aeabi_dcmplt>
 800bc5e:	2800      	cmp	r0, #0
 800bc60:	d003      	beq.n	800bc6a <_printf_float+0x8a>
 800bc62:	002b      	movs	r3, r5
 800bc64:	222d      	movs	r2, #45	@ 0x2d
 800bc66:	3343      	adds	r3, #67	@ 0x43
 800bc68:	701a      	strb	r2, [r3, #0]
 800bc6a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc6c:	4f9a      	ldr	r7, [pc, #616]	@ (800bed8 <_printf_float+0x2f8>)
 800bc6e:	2b47      	cmp	r3, #71	@ 0x47
 800bc70:	d800      	bhi.n	800bc74 <_printf_float+0x94>
 800bc72:	4f9a      	ldr	r7, [pc, #616]	@ (800bedc <_printf_float+0x2fc>)
 800bc74:	2303      	movs	r3, #3
 800bc76:	2400      	movs	r4, #0
 800bc78:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bc7a:	612b      	str	r3, [r5, #16]
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	439a      	bics	r2, r3
 800bc80:	602a      	str	r2, [r5, #0]
 800bc82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc84:	0029      	movs	r1, r5
 800bc86:	9300      	str	r3, [sp, #0]
 800bc88:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bc8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc8c:	aa15      	add	r2, sp, #84	@ 0x54
 800bc8e:	f000 f9e5 	bl	800c05c <_printf_common>
 800bc92:	3001      	adds	r0, #1
 800bc94:	d000      	beq.n	800bc98 <_printf_float+0xb8>
 800bc96:	e09e      	b.n	800bdd6 <_printf_float+0x1f6>
 800bc98:	2001      	movs	r0, #1
 800bc9a:	4240      	negs	r0, r0
 800bc9c:	b017      	add	sp, #92	@ 0x5c
 800bc9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bca0:	3307      	adds	r3, #7
 800bca2:	e7b8      	b.n	800bc16 <_printf_float+0x36>
 800bca4:	0032      	movs	r2, r6
 800bca6:	003b      	movs	r3, r7
 800bca8:	0030      	movs	r0, r6
 800bcaa:	0039      	movs	r1, r7
 800bcac:	f7f6 fbd8 	bl	8002460 <__aeabi_dcmpun>
 800bcb0:	2800      	cmp	r0, #0
 800bcb2:	d00b      	beq.n	800bccc <_printf_float+0xec>
 800bcb4:	2f00      	cmp	r7, #0
 800bcb6:	da03      	bge.n	800bcc0 <_printf_float+0xe0>
 800bcb8:	002b      	movs	r3, r5
 800bcba:	222d      	movs	r2, #45	@ 0x2d
 800bcbc:	3343      	adds	r3, #67	@ 0x43
 800bcbe:	701a      	strb	r2, [r3, #0]
 800bcc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcc2:	4f87      	ldr	r7, [pc, #540]	@ (800bee0 <_printf_float+0x300>)
 800bcc4:	2b47      	cmp	r3, #71	@ 0x47
 800bcc6:	d8d5      	bhi.n	800bc74 <_printf_float+0x94>
 800bcc8:	4f86      	ldr	r7, [pc, #536]	@ (800bee4 <_printf_float+0x304>)
 800bcca:	e7d3      	b.n	800bc74 <_printf_float+0x94>
 800bccc:	2220      	movs	r2, #32
 800bcce:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800bcd0:	686b      	ldr	r3, [r5, #4]
 800bcd2:	4394      	bics	r4, r2
 800bcd4:	1c5a      	adds	r2, r3, #1
 800bcd6:	d146      	bne.n	800bd66 <_printf_float+0x186>
 800bcd8:	3307      	adds	r3, #7
 800bcda:	606b      	str	r3, [r5, #4]
 800bcdc:	2380      	movs	r3, #128	@ 0x80
 800bcde:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bce0:	00db      	lsls	r3, r3, #3
 800bce2:	4313      	orrs	r3, r2
 800bce4:	2200      	movs	r2, #0
 800bce6:	602b      	str	r3, [r5, #0]
 800bce8:	9206      	str	r2, [sp, #24]
 800bcea:	aa14      	add	r2, sp, #80	@ 0x50
 800bcec:	9205      	str	r2, [sp, #20]
 800bcee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bcf0:	a90a      	add	r1, sp, #40	@ 0x28
 800bcf2:	9204      	str	r2, [sp, #16]
 800bcf4:	aa13      	add	r2, sp, #76	@ 0x4c
 800bcf6:	9203      	str	r2, [sp, #12]
 800bcf8:	2223      	movs	r2, #35	@ 0x23
 800bcfa:	1852      	adds	r2, r2, r1
 800bcfc:	9202      	str	r2, [sp, #8]
 800bcfe:	9301      	str	r3, [sp, #4]
 800bd00:	686b      	ldr	r3, [r5, #4]
 800bd02:	0032      	movs	r2, r6
 800bd04:	9300      	str	r3, [sp, #0]
 800bd06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd08:	003b      	movs	r3, r7
 800bd0a:	f7ff fec3 	bl	800ba94 <__cvt>
 800bd0e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800bd10:	0007      	movs	r7, r0
 800bd12:	2c47      	cmp	r4, #71	@ 0x47
 800bd14:	d12d      	bne.n	800bd72 <_printf_float+0x192>
 800bd16:	1cd3      	adds	r3, r2, #3
 800bd18:	db02      	blt.n	800bd20 <_printf_float+0x140>
 800bd1a:	686b      	ldr	r3, [r5, #4]
 800bd1c:	429a      	cmp	r2, r3
 800bd1e:	dd47      	ble.n	800bdb0 <_printf_float+0x1d0>
 800bd20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd22:	3b02      	subs	r3, #2
 800bd24:	b2db      	uxtb	r3, r3
 800bd26:	930c      	str	r3, [sp, #48]	@ 0x30
 800bd28:	0028      	movs	r0, r5
 800bd2a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bd2c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bd2e:	3901      	subs	r1, #1
 800bd30:	3050      	adds	r0, #80	@ 0x50
 800bd32:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bd34:	f7ff ff14 	bl	800bb60 <__exponent>
 800bd38:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bd3a:	0004      	movs	r4, r0
 800bd3c:	1813      	adds	r3, r2, r0
 800bd3e:	612b      	str	r3, [r5, #16]
 800bd40:	2a01      	cmp	r2, #1
 800bd42:	dc02      	bgt.n	800bd4a <_printf_float+0x16a>
 800bd44:	682a      	ldr	r2, [r5, #0]
 800bd46:	07d2      	lsls	r2, r2, #31
 800bd48:	d501      	bpl.n	800bd4e <_printf_float+0x16e>
 800bd4a:	3301      	adds	r3, #1
 800bd4c:	612b      	str	r3, [r5, #16]
 800bd4e:	2323      	movs	r3, #35	@ 0x23
 800bd50:	aa0a      	add	r2, sp, #40	@ 0x28
 800bd52:	189b      	adds	r3, r3, r2
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d100      	bne.n	800bd5c <_printf_float+0x17c>
 800bd5a:	e792      	b.n	800bc82 <_printf_float+0xa2>
 800bd5c:	002b      	movs	r3, r5
 800bd5e:	222d      	movs	r2, #45	@ 0x2d
 800bd60:	3343      	adds	r3, #67	@ 0x43
 800bd62:	701a      	strb	r2, [r3, #0]
 800bd64:	e78d      	b.n	800bc82 <_printf_float+0xa2>
 800bd66:	2c47      	cmp	r4, #71	@ 0x47
 800bd68:	d1b8      	bne.n	800bcdc <_printf_float+0xfc>
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d1b6      	bne.n	800bcdc <_printf_float+0xfc>
 800bd6e:	3301      	adds	r3, #1
 800bd70:	e7b3      	b.n	800bcda <_printf_float+0xfa>
 800bd72:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd74:	2b65      	cmp	r3, #101	@ 0x65
 800bd76:	d9d7      	bls.n	800bd28 <_printf_float+0x148>
 800bd78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd7a:	2b66      	cmp	r3, #102	@ 0x66
 800bd7c:	d11a      	bne.n	800bdb4 <_printf_float+0x1d4>
 800bd7e:	686b      	ldr	r3, [r5, #4]
 800bd80:	2a00      	cmp	r2, #0
 800bd82:	dd09      	ble.n	800bd98 <_printf_float+0x1b8>
 800bd84:	612a      	str	r2, [r5, #16]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d102      	bne.n	800bd90 <_printf_float+0x1b0>
 800bd8a:	6829      	ldr	r1, [r5, #0]
 800bd8c:	07c9      	lsls	r1, r1, #31
 800bd8e:	d50b      	bpl.n	800bda8 <_printf_float+0x1c8>
 800bd90:	3301      	adds	r3, #1
 800bd92:	189b      	adds	r3, r3, r2
 800bd94:	612b      	str	r3, [r5, #16]
 800bd96:	e007      	b.n	800bda8 <_printf_float+0x1c8>
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d103      	bne.n	800bda4 <_printf_float+0x1c4>
 800bd9c:	2201      	movs	r2, #1
 800bd9e:	6829      	ldr	r1, [r5, #0]
 800bda0:	4211      	tst	r1, r2
 800bda2:	d000      	beq.n	800bda6 <_printf_float+0x1c6>
 800bda4:	1c9a      	adds	r2, r3, #2
 800bda6:	612a      	str	r2, [r5, #16]
 800bda8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bdaa:	2400      	movs	r4, #0
 800bdac:	65ab      	str	r3, [r5, #88]	@ 0x58
 800bdae:	e7ce      	b.n	800bd4e <_printf_float+0x16e>
 800bdb0:	2367      	movs	r3, #103	@ 0x67
 800bdb2:	930c      	str	r3, [sp, #48]	@ 0x30
 800bdb4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800bdb6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bdb8:	4299      	cmp	r1, r3
 800bdba:	db06      	blt.n	800bdca <_printf_float+0x1ea>
 800bdbc:	682b      	ldr	r3, [r5, #0]
 800bdbe:	6129      	str	r1, [r5, #16]
 800bdc0:	07db      	lsls	r3, r3, #31
 800bdc2:	d5f1      	bpl.n	800bda8 <_printf_float+0x1c8>
 800bdc4:	3101      	adds	r1, #1
 800bdc6:	6129      	str	r1, [r5, #16]
 800bdc8:	e7ee      	b.n	800bda8 <_printf_float+0x1c8>
 800bdca:	2201      	movs	r2, #1
 800bdcc:	2900      	cmp	r1, #0
 800bdce:	dce0      	bgt.n	800bd92 <_printf_float+0x1b2>
 800bdd0:	1892      	adds	r2, r2, r2
 800bdd2:	1a52      	subs	r2, r2, r1
 800bdd4:	e7dd      	b.n	800bd92 <_printf_float+0x1b2>
 800bdd6:	682a      	ldr	r2, [r5, #0]
 800bdd8:	0553      	lsls	r3, r2, #21
 800bdda:	d408      	bmi.n	800bdee <_printf_float+0x20e>
 800bddc:	692b      	ldr	r3, [r5, #16]
 800bdde:	003a      	movs	r2, r7
 800bde0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bde2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bde4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800bde6:	47a0      	blx	r4
 800bde8:	3001      	adds	r0, #1
 800bdea:	d129      	bne.n	800be40 <_printf_float+0x260>
 800bdec:	e754      	b.n	800bc98 <_printf_float+0xb8>
 800bdee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bdf0:	2b65      	cmp	r3, #101	@ 0x65
 800bdf2:	d800      	bhi.n	800bdf6 <_printf_float+0x216>
 800bdf4:	e0db      	b.n	800bfae <_printf_float+0x3ce>
 800bdf6:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800bdf8:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	f7f4 fb25 	bl	800044c <__aeabi_dcmpeq>
 800be02:	2800      	cmp	r0, #0
 800be04:	d033      	beq.n	800be6e <_printf_float+0x28e>
 800be06:	2301      	movs	r3, #1
 800be08:	4a37      	ldr	r2, [pc, #220]	@ (800bee8 <_printf_float+0x308>)
 800be0a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be0c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be0e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800be10:	47a0      	blx	r4
 800be12:	3001      	adds	r0, #1
 800be14:	d100      	bne.n	800be18 <_printf_float+0x238>
 800be16:	e73f      	b.n	800bc98 <_printf_float+0xb8>
 800be18:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800be1a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800be1c:	42b3      	cmp	r3, r6
 800be1e:	db02      	blt.n	800be26 <_printf_float+0x246>
 800be20:	682b      	ldr	r3, [r5, #0]
 800be22:	07db      	lsls	r3, r3, #31
 800be24:	d50c      	bpl.n	800be40 <_printf_float+0x260>
 800be26:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800be28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be2a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800be2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be30:	47a0      	blx	r4
 800be32:	2400      	movs	r4, #0
 800be34:	3001      	adds	r0, #1
 800be36:	d100      	bne.n	800be3a <_printf_float+0x25a>
 800be38:	e72e      	b.n	800bc98 <_printf_float+0xb8>
 800be3a:	1e73      	subs	r3, r6, #1
 800be3c:	42a3      	cmp	r3, r4
 800be3e:	dc0a      	bgt.n	800be56 <_printf_float+0x276>
 800be40:	682b      	ldr	r3, [r5, #0]
 800be42:	079b      	lsls	r3, r3, #30
 800be44:	d500      	bpl.n	800be48 <_printf_float+0x268>
 800be46:	e106      	b.n	800c056 <_printf_float+0x476>
 800be48:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800be4a:	68e8      	ldr	r0, [r5, #12]
 800be4c:	4298      	cmp	r0, r3
 800be4e:	db00      	blt.n	800be52 <_printf_float+0x272>
 800be50:	e724      	b.n	800bc9c <_printf_float+0xbc>
 800be52:	0018      	movs	r0, r3
 800be54:	e722      	b.n	800bc9c <_printf_float+0xbc>
 800be56:	002a      	movs	r2, r5
 800be58:	2301      	movs	r3, #1
 800be5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be5c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be5e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800be60:	321a      	adds	r2, #26
 800be62:	47b8      	blx	r7
 800be64:	3001      	adds	r0, #1
 800be66:	d100      	bne.n	800be6a <_printf_float+0x28a>
 800be68:	e716      	b.n	800bc98 <_printf_float+0xb8>
 800be6a:	3401      	adds	r4, #1
 800be6c:	e7e5      	b.n	800be3a <_printf_float+0x25a>
 800be6e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800be70:	2b00      	cmp	r3, #0
 800be72:	dc3b      	bgt.n	800beec <_printf_float+0x30c>
 800be74:	2301      	movs	r3, #1
 800be76:	4a1c      	ldr	r2, [pc, #112]	@ (800bee8 <_printf_float+0x308>)
 800be78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be7c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800be7e:	47a0      	blx	r4
 800be80:	3001      	adds	r0, #1
 800be82:	d100      	bne.n	800be86 <_printf_float+0x2a6>
 800be84:	e708      	b.n	800bc98 <_printf_float+0xb8>
 800be86:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800be88:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800be8a:	4333      	orrs	r3, r6
 800be8c:	d102      	bne.n	800be94 <_printf_float+0x2b4>
 800be8e:	682b      	ldr	r3, [r5, #0]
 800be90:	07db      	lsls	r3, r3, #31
 800be92:	d5d5      	bpl.n	800be40 <_printf_float+0x260>
 800be94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be96:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800be98:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800be9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be9c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800be9e:	47a0      	blx	r4
 800bea0:	2300      	movs	r3, #0
 800bea2:	3001      	adds	r0, #1
 800bea4:	d100      	bne.n	800bea8 <_printf_float+0x2c8>
 800bea6:	e6f7      	b.n	800bc98 <_printf_float+0xb8>
 800bea8:	930c      	str	r3, [sp, #48]	@ 0x30
 800beaa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800beac:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800beae:	425b      	negs	r3, r3
 800beb0:	4293      	cmp	r3, r2
 800beb2:	dc01      	bgt.n	800beb8 <_printf_float+0x2d8>
 800beb4:	0033      	movs	r3, r6
 800beb6:	e792      	b.n	800bdde <_printf_float+0x1fe>
 800beb8:	002a      	movs	r2, r5
 800beba:	2301      	movs	r3, #1
 800bebc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bebe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bec0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800bec2:	321a      	adds	r2, #26
 800bec4:	47a0      	blx	r4
 800bec6:	3001      	adds	r0, #1
 800bec8:	d100      	bne.n	800becc <_printf_float+0x2ec>
 800beca:	e6e5      	b.n	800bc98 <_printf_float+0xb8>
 800becc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bece:	3301      	adds	r3, #1
 800bed0:	e7ea      	b.n	800bea8 <_printf_float+0x2c8>
 800bed2:	46c0      	nop			@ (mov r8, r8)
 800bed4:	7fefffff 	.word	0x7fefffff
 800bed8:	0800e6cc 	.word	0x0800e6cc
 800bedc:	0800e6c8 	.word	0x0800e6c8
 800bee0:	0800e6d4 	.word	0x0800e6d4
 800bee4:	0800e6d0 	.word	0x0800e6d0
 800bee8:	0800e6d8 	.word	0x0800e6d8
 800beec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800beee:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800bef0:	930c      	str	r3, [sp, #48]	@ 0x30
 800bef2:	429e      	cmp	r6, r3
 800bef4:	dd00      	ble.n	800bef8 <_printf_float+0x318>
 800bef6:	001e      	movs	r6, r3
 800bef8:	2e00      	cmp	r6, #0
 800befa:	dc31      	bgt.n	800bf60 <_printf_float+0x380>
 800befc:	43f3      	mvns	r3, r6
 800befe:	2400      	movs	r4, #0
 800bf00:	17db      	asrs	r3, r3, #31
 800bf02:	4033      	ands	r3, r6
 800bf04:	930e      	str	r3, [sp, #56]	@ 0x38
 800bf06:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800bf08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bf0a:	1af3      	subs	r3, r6, r3
 800bf0c:	42a3      	cmp	r3, r4
 800bf0e:	dc30      	bgt.n	800bf72 <_printf_float+0x392>
 800bf10:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bf12:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bf14:	429a      	cmp	r2, r3
 800bf16:	dc38      	bgt.n	800bf8a <_printf_float+0x3aa>
 800bf18:	682b      	ldr	r3, [r5, #0]
 800bf1a:	07db      	lsls	r3, r3, #31
 800bf1c:	d435      	bmi.n	800bf8a <_printf_float+0x3aa>
 800bf1e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800bf20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf22:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bf24:	1b9b      	subs	r3, r3, r6
 800bf26:	1b14      	subs	r4, r2, r4
 800bf28:	429c      	cmp	r4, r3
 800bf2a:	dd00      	ble.n	800bf2e <_printf_float+0x34e>
 800bf2c:	001c      	movs	r4, r3
 800bf2e:	2c00      	cmp	r4, #0
 800bf30:	dc34      	bgt.n	800bf9c <_printf_float+0x3bc>
 800bf32:	43e3      	mvns	r3, r4
 800bf34:	2600      	movs	r6, #0
 800bf36:	17db      	asrs	r3, r3, #31
 800bf38:	401c      	ands	r4, r3
 800bf3a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bf3c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bf3e:	1ad3      	subs	r3, r2, r3
 800bf40:	1b1b      	subs	r3, r3, r4
 800bf42:	42b3      	cmp	r3, r6
 800bf44:	dc00      	bgt.n	800bf48 <_printf_float+0x368>
 800bf46:	e77b      	b.n	800be40 <_printf_float+0x260>
 800bf48:	002a      	movs	r2, r5
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bf4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf50:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800bf52:	321a      	adds	r2, #26
 800bf54:	47b8      	blx	r7
 800bf56:	3001      	adds	r0, #1
 800bf58:	d100      	bne.n	800bf5c <_printf_float+0x37c>
 800bf5a:	e69d      	b.n	800bc98 <_printf_float+0xb8>
 800bf5c:	3601      	adds	r6, #1
 800bf5e:	e7ec      	b.n	800bf3a <_printf_float+0x35a>
 800bf60:	0033      	movs	r3, r6
 800bf62:	003a      	movs	r2, r7
 800bf64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bf66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf68:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800bf6a:	47a0      	blx	r4
 800bf6c:	3001      	adds	r0, #1
 800bf6e:	d1c5      	bne.n	800befc <_printf_float+0x31c>
 800bf70:	e692      	b.n	800bc98 <_printf_float+0xb8>
 800bf72:	002a      	movs	r2, r5
 800bf74:	2301      	movs	r3, #1
 800bf76:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bf78:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf7a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bf7c:	321a      	adds	r2, #26
 800bf7e:	47b0      	blx	r6
 800bf80:	3001      	adds	r0, #1
 800bf82:	d100      	bne.n	800bf86 <_printf_float+0x3a6>
 800bf84:	e688      	b.n	800bc98 <_printf_float+0xb8>
 800bf86:	3401      	adds	r4, #1
 800bf88:	e7bd      	b.n	800bf06 <_printf_float+0x326>
 800bf8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bf8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bf90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf92:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800bf94:	47a0      	blx	r4
 800bf96:	3001      	adds	r0, #1
 800bf98:	d1c1      	bne.n	800bf1e <_printf_float+0x33e>
 800bf9a:	e67d      	b.n	800bc98 <_printf_float+0xb8>
 800bf9c:	19ba      	adds	r2, r7, r6
 800bf9e:	0023      	movs	r3, r4
 800bfa0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bfa2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bfa4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bfa6:	47b0      	blx	r6
 800bfa8:	3001      	adds	r0, #1
 800bfaa:	d1c2      	bne.n	800bf32 <_printf_float+0x352>
 800bfac:	e674      	b.n	800bc98 <_printf_float+0xb8>
 800bfae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bfb0:	930c      	str	r3, [sp, #48]	@ 0x30
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	dc02      	bgt.n	800bfbc <_printf_float+0x3dc>
 800bfb6:	2301      	movs	r3, #1
 800bfb8:	421a      	tst	r2, r3
 800bfba:	d039      	beq.n	800c030 <_printf_float+0x450>
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	003a      	movs	r2, r7
 800bfc0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bfc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bfc4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bfc6:	47b0      	blx	r6
 800bfc8:	3001      	adds	r0, #1
 800bfca:	d100      	bne.n	800bfce <_printf_float+0x3ee>
 800bfcc:	e664      	b.n	800bc98 <_printf_float+0xb8>
 800bfce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfd0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bfd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bfd4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bfd6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800bfd8:	47b0      	blx	r6
 800bfda:	3001      	adds	r0, #1
 800bfdc:	d100      	bne.n	800bfe0 <_printf_float+0x400>
 800bfde:	e65b      	b.n	800bc98 <_printf_float+0xb8>
 800bfe0:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800bfe2:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800bfe4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	3b01      	subs	r3, #1
 800bfea:	930c      	str	r3, [sp, #48]	@ 0x30
 800bfec:	2300      	movs	r3, #0
 800bfee:	f7f4 fa2d 	bl	800044c <__aeabi_dcmpeq>
 800bff2:	2800      	cmp	r0, #0
 800bff4:	d11a      	bne.n	800c02c <_printf_float+0x44c>
 800bff6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bff8:	1c7a      	adds	r2, r7, #1
 800bffa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bffc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bffe:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c000:	47b0      	blx	r6
 800c002:	3001      	adds	r0, #1
 800c004:	d10e      	bne.n	800c024 <_printf_float+0x444>
 800c006:	e647      	b.n	800bc98 <_printf_float+0xb8>
 800c008:	002a      	movs	r2, r5
 800c00a:	2301      	movs	r3, #1
 800c00c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c00e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c010:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c012:	321a      	adds	r2, #26
 800c014:	47b8      	blx	r7
 800c016:	3001      	adds	r0, #1
 800c018:	d100      	bne.n	800c01c <_printf_float+0x43c>
 800c01a:	e63d      	b.n	800bc98 <_printf_float+0xb8>
 800c01c:	3601      	adds	r6, #1
 800c01e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c020:	429e      	cmp	r6, r3
 800c022:	dbf1      	blt.n	800c008 <_printf_float+0x428>
 800c024:	002a      	movs	r2, r5
 800c026:	0023      	movs	r3, r4
 800c028:	3250      	adds	r2, #80	@ 0x50
 800c02a:	e6d9      	b.n	800bde0 <_printf_float+0x200>
 800c02c:	2600      	movs	r6, #0
 800c02e:	e7f6      	b.n	800c01e <_printf_float+0x43e>
 800c030:	003a      	movs	r2, r7
 800c032:	e7e2      	b.n	800bffa <_printf_float+0x41a>
 800c034:	002a      	movs	r2, r5
 800c036:	2301      	movs	r3, #1
 800c038:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c03a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c03c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c03e:	3219      	adds	r2, #25
 800c040:	47b0      	blx	r6
 800c042:	3001      	adds	r0, #1
 800c044:	d100      	bne.n	800c048 <_printf_float+0x468>
 800c046:	e627      	b.n	800bc98 <_printf_float+0xb8>
 800c048:	3401      	adds	r4, #1
 800c04a:	68eb      	ldr	r3, [r5, #12]
 800c04c:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c04e:	1a9b      	subs	r3, r3, r2
 800c050:	42a3      	cmp	r3, r4
 800c052:	dcef      	bgt.n	800c034 <_printf_float+0x454>
 800c054:	e6f8      	b.n	800be48 <_printf_float+0x268>
 800c056:	2400      	movs	r4, #0
 800c058:	e7f7      	b.n	800c04a <_printf_float+0x46a>
 800c05a:	46c0      	nop			@ (mov r8, r8)

0800c05c <_printf_common>:
 800c05c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c05e:	0016      	movs	r6, r2
 800c060:	9301      	str	r3, [sp, #4]
 800c062:	688a      	ldr	r2, [r1, #8]
 800c064:	690b      	ldr	r3, [r1, #16]
 800c066:	000c      	movs	r4, r1
 800c068:	9000      	str	r0, [sp, #0]
 800c06a:	4293      	cmp	r3, r2
 800c06c:	da00      	bge.n	800c070 <_printf_common+0x14>
 800c06e:	0013      	movs	r3, r2
 800c070:	0022      	movs	r2, r4
 800c072:	6033      	str	r3, [r6, #0]
 800c074:	3243      	adds	r2, #67	@ 0x43
 800c076:	7812      	ldrb	r2, [r2, #0]
 800c078:	2a00      	cmp	r2, #0
 800c07a:	d001      	beq.n	800c080 <_printf_common+0x24>
 800c07c:	3301      	adds	r3, #1
 800c07e:	6033      	str	r3, [r6, #0]
 800c080:	6823      	ldr	r3, [r4, #0]
 800c082:	069b      	lsls	r3, r3, #26
 800c084:	d502      	bpl.n	800c08c <_printf_common+0x30>
 800c086:	6833      	ldr	r3, [r6, #0]
 800c088:	3302      	adds	r3, #2
 800c08a:	6033      	str	r3, [r6, #0]
 800c08c:	6822      	ldr	r2, [r4, #0]
 800c08e:	2306      	movs	r3, #6
 800c090:	0015      	movs	r5, r2
 800c092:	401d      	ands	r5, r3
 800c094:	421a      	tst	r2, r3
 800c096:	d027      	beq.n	800c0e8 <_printf_common+0x8c>
 800c098:	0023      	movs	r3, r4
 800c09a:	3343      	adds	r3, #67	@ 0x43
 800c09c:	781b      	ldrb	r3, [r3, #0]
 800c09e:	1e5a      	subs	r2, r3, #1
 800c0a0:	4193      	sbcs	r3, r2
 800c0a2:	6822      	ldr	r2, [r4, #0]
 800c0a4:	0692      	lsls	r2, r2, #26
 800c0a6:	d430      	bmi.n	800c10a <_printf_common+0xae>
 800c0a8:	0022      	movs	r2, r4
 800c0aa:	9901      	ldr	r1, [sp, #4]
 800c0ac:	9800      	ldr	r0, [sp, #0]
 800c0ae:	9d08      	ldr	r5, [sp, #32]
 800c0b0:	3243      	adds	r2, #67	@ 0x43
 800c0b2:	47a8      	blx	r5
 800c0b4:	3001      	adds	r0, #1
 800c0b6:	d025      	beq.n	800c104 <_printf_common+0xa8>
 800c0b8:	2206      	movs	r2, #6
 800c0ba:	6823      	ldr	r3, [r4, #0]
 800c0bc:	2500      	movs	r5, #0
 800c0be:	4013      	ands	r3, r2
 800c0c0:	2b04      	cmp	r3, #4
 800c0c2:	d105      	bne.n	800c0d0 <_printf_common+0x74>
 800c0c4:	6833      	ldr	r3, [r6, #0]
 800c0c6:	68e5      	ldr	r5, [r4, #12]
 800c0c8:	1aed      	subs	r5, r5, r3
 800c0ca:	43eb      	mvns	r3, r5
 800c0cc:	17db      	asrs	r3, r3, #31
 800c0ce:	401d      	ands	r5, r3
 800c0d0:	68a3      	ldr	r3, [r4, #8]
 800c0d2:	6922      	ldr	r2, [r4, #16]
 800c0d4:	4293      	cmp	r3, r2
 800c0d6:	dd01      	ble.n	800c0dc <_printf_common+0x80>
 800c0d8:	1a9b      	subs	r3, r3, r2
 800c0da:	18ed      	adds	r5, r5, r3
 800c0dc:	2600      	movs	r6, #0
 800c0de:	42b5      	cmp	r5, r6
 800c0e0:	d120      	bne.n	800c124 <_printf_common+0xc8>
 800c0e2:	2000      	movs	r0, #0
 800c0e4:	e010      	b.n	800c108 <_printf_common+0xac>
 800c0e6:	3501      	adds	r5, #1
 800c0e8:	68e3      	ldr	r3, [r4, #12]
 800c0ea:	6832      	ldr	r2, [r6, #0]
 800c0ec:	1a9b      	subs	r3, r3, r2
 800c0ee:	42ab      	cmp	r3, r5
 800c0f0:	ddd2      	ble.n	800c098 <_printf_common+0x3c>
 800c0f2:	0022      	movs	r2, r4
 800c0f4:	2301      	movs	r3, #1
 800c0f6:	9901      	ldr	r1, [sp, #4]
 800c0f8:	9800      	ldr	r0, [sp, #0]
 800c0fa:	9f08      	ldr	r7, [sp, #32]
 800c0fc:	3219      	adds	r2, #25
 800c0fe:	47b8      	blx	r7
 800c100:	3001      	adds	r0, #1
 800c102:	d1f0      	bne.n	800c0e6 <_printf_common+0x8a>
 800c104:	2001      	movs	r0, #1
 800c106:	4240      	negs	r0, r0
 800c108:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c10a:	2030      	movs	r0, #48	@ 0x30
 800c10c:	18e1      	adds	r1, r4, r3
 800c10e:	3143      	adds	r1, #67	@ 0x43
 800c110:	7008      	strb	r0, [r1, #0]
 800c112:	0021      	movs	r1, r4
 800c114:	1c5a      	adds	r2, r3, #1
 800c116:	3145      	adds	r1, #69	@ 0x45
 800c118:	7809      	ldrb	r1, [r1, #0]
 800c11a:	18a2      	adds	r2, r4, r2
 800c11c:	3243      	adds	r2, #67	@ 0x43
 800c11e:	3302      	adds	r3, #2
 800c120:	7011      	strb	r1, [r2, #0]
 800c122:	e7c1      	b.n	800c0a8 <_printf_common+0x4c>
 800c124:	0022      	movs	r2, r4
 800c126:	2301      	movs	r3, #1
 800c128:	9901      	ldr	r1, [sp, #4]
 800c12a:	9800      	ldr	r0, [sp, #0]
 800c12c:	9f08      	ldr	r7, [sp, #32]
 800c12e:	321a      	adds	r2, #26
 800c130:	47b8      	blx	r7
 800c132:	3001      	adds	r0, #1
 800c134:	d0e6      	beq.n	800c104 <_printf_common+0xa8>
 800c136:	3601      	adds	r6, #1
 800c138:	e7d1      	b.n	800c0de <_printf_common+0x82>
	...

0800c13c <_printf_i>:
 800c13c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c13e:	b08b      	sub	sp, #44	@ 0x2c
 800c140:	9206      	str	r2, [sp, #24]
 800c142:	000a      	movs	r2, r1
 800c144:	3243      	adds	r2, #67	@ 0x43
 800c146:	9307      	str	r3, [sp, #28]
 800c148:	9005      	str	r0, [sp, #20]
 800c14a:	9203      	str	r2, [sp, #12]
 800c14c:	7e0a      	ldrb	r2, [r1, #24]
 800c14e:	000c      	movs	r4, r1
 800c150:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c152:	2a78      	cmp	r2, #120	@ 0x78
 800c154:	d809      	bhi.n	800c16a <_printf_i+0x2e>
 800c156:	2a62      	cmp	r2, #98	@ 0x62
 800c158:	d80b      	bhi.n	800c172 <_printf_i+0x36>
 800c15a:	2a00      	cmp	r2, #0
 800c15c:	d100      	bne.n	800c160 <_printf_i+0x24>
 800c15e:	e0ba      	b.n	800c2d6 <_printf_i+0x19a>
 800c160:	497a      	ldr	r1, [pc, #488]	@ (800c34c <_printf_i+0x210>)
 800c162:	9104      	str	r1, [sp, #16]
 800c164:	2a58      	cmp	r2, #88	@ 0x58
 800c166:	d100      	bne.n	800c16a <_printf_i+0x2e>
 800c168:	e08e      	b.n	800c288 <_printf_i+0x14c>
 800c16a:	0025      	movs	r5, r4
 800c16c:	3542      	adds	r5, #66	@ 0x42
 800c16e:	702a      	strb	r2, [r5, #0]
 800c170:	e022      	b.n	800c1b8 <_printf_i+0x7c>
 800c172:	0010      	movs	r0, r2
 800c174:	3863      	subs	r0, #99	@ 0x63
 800c176:	2815      	cmp	r0, #21
 800c178:	d8f7      	bhi.n	800c16a <_printf_i+0x2e>
 800c17a:	f7f3 ffd7 	bl	800012c <__gnu_thumb1_case_shi>
 800c17e:	0016      	.short	0x0016
 800c180:	fff6001f 	.word	0xfff6001f
 800c184:	fff6fff6 	.word	0xfff6fff6
 800c188:	001ffff6 	.word	0x001ffff6
 800c18c:	fff6fff6 	.word	0xfff6fff6
 800c190:	fff6fff6 	.word	0xfff6fff6
 800c194:	0036009f 	.word	0x0036009f
 800c198:	fff6007e 	.word	0xfff6007e
 800c19c:	00b0fff6 	.word	0x00b0fff6
 800c1a0:	0036fff6 	.word	0x0036fff6
 800c1a4:	fff6fff6 	.word	0xfff6fff6
 800c1a8:	0082      	.short	0x0082
 800c1aa:	0025      	movs	r5, r4
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	3542      	adds	r5, #66	@ 0x42
 800c1b0:	1d11      	adds	r1, r2, #4
 800c1b2:	6019      	str	r1, [r3, #0]
 800c1b4:	6813      	ldr	r3, [r2, #0]
 800c1b6:	702b      	strb	r3, [r5, #0]
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	e09e      	b.n	800c2fa <_printf_i+0x1be>
 800c1bc:	6818      	ldr	r0, [r3, #0]
 800c1be:	6809      	ldr	r1, [r1, #0]
 800c1c0:	1d02      	adds	r2, r0, #4
 800c1c2:	060d      	lsls	r5, r1, #24
 800c1c4:	d50b      	bpl.n	800c1de <_printf_i+0xa2>
 800c1c6:	6806      	ldr	r6, [r0, #0]
 800c1c8:	601a      	str	r2, [r3, #0]
 800c1ca:	2e00      	cmp	r6, #0
 800c1cc:	da03      	bge.n	800c1d6 <_printf_i+0x9a>
 800c1ce:	232d      	movs	r3, #45	@ 0x2d
 800c1d0:	9a03      	ldr	r2, [sp, #12]
 800c1d2:	4276      	negs	r6, r6
 800c1d4:	7013      	strb	r3, [r2, #0]
 800c1d6:	4b5d      	ldr	r3, [pc, #372]	@ (800c34c <_printf_i+0x210>)
 800c1d8:	270a      	movs	r7, #10
 800c1da:	9304      	str	r3, [sp, #16]
 800c1dc:	e018      	b.n	800c210 <_printf_i+0xd4>
 800c1de:	6806      	ldr	r6, [r0, #0]
 800c1e0:	601a      	str	r2, [r3, #0]
 800c1e2:	0649      	lsls	r1, r1, #25
 800c1e4:	d5f1      	bpl.n	800c1ca <_printf_i+0x8e>
 800c1e6:	b236      	sxth	r6, r6
 800c1e8:	e7ef      	b.n	800c1ca <_printf_i+0x8e>
 800c1ea:	6808      	ldr	r0, [r1, #0]
 800c1ec:	6819      	ldr	r1, [r3, #0]
 800c1ee:	c940      	ldmia	r1!, {r6}
 800c1f0:	0605      	lsls	r5, r0, #24
 800c1f2:	d402      	bmi.n	800c1fa <_printf_i+0xbe>
 800c1f4:	0640      	lsls	r0, r0, #25
 800c1f6:	d500      	bpl.n	800c1fa <_printf_i+0xbe>
 800c1f8:	b2b6      	uxth	r6, r6
 800c1fa:	6019      	str	r1, [r3, #0]
 800c1fc:	4b53      	ldr	r3, [pc, #332]	@ (800c34c <_printf_i+0x210>)
 800c1fe:	270a      	movs	r7, #10
 800c200:	9304      	str	r3, [sp, #16]
 800c202:	2a6f      	cmp	r2, #111	@ 0x6f
 800c204:	d100      	bne.n	800c208 <_printf_i+0xcc>
 800c206:	3f02      	subs	r7, #2
 800c208:	0023      	movs	r3, r4
 800c20a:	2200      	movs	r2, #0
 800c20c:	3343      	adds	r3, #67	@ 0x43
 800c20e:	701a      	strb	r2, [r3, #0]
 800c210:	6863      	ldr	r3, [r4, #4]
 800c212:	60a3      	str	r3, [r4, #8]
 800c214:	2b00      	cmp	r3, #0
 800c216:	db06      	blt.n	800c226 <_printf_i+0xea>
 800c218:	2104      	movs	r1, #4
 800c21a:	6822      	ldr	r2, [r4, #0]
 800c21c:	9d03      	ldr	r5, [sp, #12]
 800c21e:	438a      	bics	r2, r1
 800c220:	6022      	str	r2, [r4, #0]
 800c222:	4333      	orrs	r3, r6
 800c224:	d00c      	beq.n	800c240 <_printf_i+0x104>
 800c226:	9d03      	ldr	r5, [sp, #12]
 800c228:	0030      	movs	r0, r6
 800c22a:	0039      	movs	r1, r7
 800c22c:	f7f4 f80e 	bl	800024c <__aeabi_uidivmod>
 800c230:	9b04      	ldr	r3, [sp, #16]
 800c232:	3d01      	subs	r5, #1
 800c234:	5c5b      	ldrb	r3, [r3, r1]
 800c236:	702b      	strb	r3, [r5, #0]
 800c238:	0033      	movs	r3, r6
 800c23a:	0006      	movs	r6, r0
 800c23c:	429f      	cmp	r7, r3
 800c23e:	d9f3      	bls.n	800c228 <_printf_i+0xec>
 800c240:	2f08      	cmp	r7, #8
 800c242:	d109      	bne.n	800c258 <_printf_i+0x11c>
 800c244:	6823      	ldr	r3, [r4, #0]
 800c246:	07db      	lsls	r3, r3, #31
 800c248:	d506      	bpl.n	800c258 <_printf_i+0x11c>
 800c24a:	6862      	ldr	r2, [r4, #4]
 800c24c:	6923      	ldr	r3, [r4, #16]
 800c24e:	429a      	cmp	r2, r3
 800c250:	dc02      	bgt.n	800c258 <_printf_i+0x11c>
 800c252:	2330      	movs	r3, #48	@ 0x30
 800c254:	3d01      	subs	r5, #1
 800c256:	702b      	strb	r3, [r5, #0]
 800c258:	9b03      	ldr	r3, [sp, #12]
 800c25a:	1b5b      	subs	r3, r3, r5
 800c25c:	6123      	str	r3, [r4, #16]
 800c25e:	9b07      	ldr	r3, [sp, #28]
 800c260:	0021      	movs	r1, r4
 800c262:	9300      	str	r3, [sp, #0]
 800c264:	9805      	ldr	r0, [sp, #20]
 800c266:	9b06      	ldr	r3, [sp, #24]
 800c268:	aa09      	add	r2, sp, #36	@ 0x24
 800c26a:	f7ff fef7 	bl	800c05c <_printf_common>
 800c26e:	3001      	adds	r0, #1
 800c270:	d148      	bne.n	800c304 <_printf_i+0x1c8>
 800c272:	2001      	movs	r0, #1
 800c274:	4240      	negs	r0, r0
 800c276:	b00b      	add	sp, #44	@ 0x2c
 800c278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c27a:	2220      	movs	r2, #32
 800c27c:	6809      	ldr	r1, [r1, #0]
 800c27e:	430a      	orrs	r2, r1
 800c280:	6022      	str	r2, [r4, #0]
 800c282:	2278      	movs	r2, #120	@ 0x78
 800c284:	4932      	ldr	r1, [pc, #200]	@ (800c350 <_printf_i+0x214>)
 800c286:	9104      	str	r1, [sp, #16]
 800c288:	0021      	movs	r1, r4
 800c28a:	3145      	adds	r1, #69	@ 0x45
 800c28c:	700a      	strb	r2, [r1, #0]
 800c28e:	6819      	ldr	r1, [r3, #0]
 800c290:	6822      	ldr	r2, [r4, #0]
 800c292:	c940      	ldmia	r1!, {r6}
 800c294:	0610      	lsls	r0, r2, #24
 800c296:	d402      	bmi.n	800c29e <_printf_i+0x162>
 800c298:	0650      	lsls	r0, r2, #25
 800c29a:	d500      	bpl.n	800c29e <_printf_i+0x162>
 800c29c:	b2b6      	uxth	r6, r6
 800c29e:	6019      	str	r1, [r3, #0]
 800c2a0:	07d3      	lsls	r3, r2, #31
 800c2a2:	d502      	bpl.n	800c2aa <_printf_i+0x16e>
 800c2a4:	2320      	movs	r3, #32
 800c2a6:	4313      	orrs	r3, r2
 800c2a8:	6023      	str	r3, [r4, #0]
 800c2aa:	2e00      	cmp	r6, #0
 800c2ac:	d001      	beq.n	800c2b2 <_printf_i+0x176>
 800c2ae:	2710      	movs	r7, #16
 800c2b0:	e7aa      	b.n	800c208 <_printf_i+0xcc>
 800c2b2:	2220      	movs	r2, #32
 800c2b4:	6823      	ldr	r3, [r4, #0]
 800c2b6:	4393      	bics	r3, r2
 800c2b8:	6023      	str	r3, [r4, #0]
 800c2ba:	e7f8      	b.n	800c2ae <_printf_i+0x172>
 800c2bc:	681a      	ldr	r2, [r3, #0]
 800c2be:	680d      	ldr	r5, [r1, #0]
 800c2c0:	1d10      	adds	r0, r2, #4
 800c2c2:	6949      	ldr	r1, [r1, #20]
 800c2c4:	6018      	str	r0, [r3, #0]
 800c2c6:	6813      	ldr	r3, [r2, #0]
 800c2c8:	062e      	lsls	r6, r5, #24
 800c2ca:	d501      	bpl.n	800c2d0 <_printf_i+0x194>
 800c2cc:	6019      	str	r1, [r3, #0]
 800c2ce:	e002      	b.n	800c2d6 <_printf_i+0x19a>
 800c2d0:	066d      	lsls	r5, r5, #25
 800c2d2:	d5fb      	bpl.n	800c2cc <_printf_i+0x190>
 800c2d4:	8019      	strh	r1, [r3, #0]
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	9d03      	ldr	r5, [sp, #12]
 800c2da:	6123      	str	r3, [r4, #16]
 800c2dc:	e7bf      	b.n	800c25e <_printf_i+0x122>
 800c2de:	681a      	ldr	r2, [r3, #0]
 800c2e0:	1d11      	adds	r1, r2, #4
 800c2e2:	6019      	str	r1, [r3, #0]
 800c2e4:	6815      	ldr	r5, [r2, #0]
 800c2e6:	2100      	movs	r1, #0
 800c2e8:	0028      	movs	r0, r5
 800c2ea:	6862      	ldr	r2, [r4, #4]
 800c2ec:	f000 f9d9 	bl	800c6a2 <memchr>
 800c2f0:	2800      	cmp	r0, #0
 800c2f2:	d001      	beq.n	800c2f8 <_printf_i+0x1bc>
 800c2f4:	1b40      	subs	r0, r0, r5
 800c2f6:	6060      	str	r0, [r4, #4]
 800c2f8:	6863      	ldr	r3, [r4, #4]
 800c2fa:	6123      	str	r3, [r4, #16]
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	9a03      	ldr	r2, [sp, #12]
 800c300:	7013      	strb	r3, [r2, #0]
 800c302:	e7ac      	b.n	800c25e <_printf_i+0x122>
 800c304:	002a      	movs	r2, r5
 800c306:	6923      	ldr	r3, [r4, #16]
 800c308:	9906      	ldr	r1, [sp, #24]
 800c30a:	9805      	ldr	r0, [sp, #20]
 800c30c:	9d07      	ldr	r5, [sp, #28]
 800c30e:	47a8      	blx	r5
 800c310:	3001      	adds	r0, #1
 800c312:	d0ae      	beq.n	800c272 <_printf_i+0x136>
 800c314:	6823      	ldr	r3, [r4, #0]
 800c316:	079b      	lsls	r3, r3, #30
 800c318:	d415      	bmi.n	800c346 <_printf_i+0x20a>
 800c31a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c31c:	68e0      	ldr	r0, [r4, #12]
 800c31e:	4298      	cmp	r0, r3
 800c320:	daa9      	bge.n	800c276 <_printf_i+0x13a>
 800c322:	0018      	movs	r0, r3
 800c324:	e7a7      	b.n	800c276 <_printf_i+0x13a>
 800c326:	0022      	movs	r2, r4
 800c328:	2301      	movs	r3, #1
 800c32a:	9906      	ldr	r1, [sp, #24]
 800c32c:	9805      	ldr	r0, [sp, #20]
 800c32e:	9e07      	ldr	r6, [sp, #28]
 800c330:	3219      	adds	r2, #25
 800c332:	47b0      	blx	r6
 800c334:	3001      	adds	r0, #1
 800c336:	d09c      	beq.n	800c272 <_printf_i+0x136>
 800c338:	3501      	adds	r5, #1
 800c33a:	68e3      	ldr	r3, [r4, #12]
 800c33c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c33e:	1a9b      	subs	r3, r3, r2
 800c340:	42ab      	cmp	r3, r5
 800c342:	dcf0      	bgt.n	800c326 <_printf_i+0x1ea>
 800c344:	e7e9      	b.n	800c31a <_printf_i+0x1de>
 800c346:	2500      	movs	r5, #0
 800c348:	e7f7      	b.n	800c33a <_printf_i+0x1fe>
 800c34a:	46c0      	nop			@ (mov r8, r8)
 800c34c:	0800e6da 	.word	0x0800e6da
 800c350:	0800e6eb 	.word	0x0800e6eb

0800c354 <std>:
 800c354:	2300      	movs	r3, #0
 800c356:	b510      	push	{r4, lr}
 800c358:	0004      	movs	r4, r0
 800c35a:	6003      	str	r3, [r0, #0]
 800c35c:	6043      	str	r3, [r0, #4]
 800c35e:	6083      	str	r3, [r0, #8]
 800c360:	8181      	strh	r1, [r0, #12]
 800c362:	6643      	str	r3, [r0, #100]	@ 0x64
 800c364:	81c2      	strh	r2, [r0, #14]
 800c366:	6103      	str	r3, [r0, #16]
 800c368:	6143      	str	r3, [r0, #20]
 800c36a:	6183      	str	r3, [r0, #24]
 800c36c:	0019      	movs	r1, r3
 800c36e:	2208      	movs	r2, #8
 800c370:	305c      	adds	r0, #92	@ 0x5c
 800c372:	f000 f90f 	bl	800c594 <memset>
 800c376:	4b0b      	ldr	r3, [pc, #44]	@ (800c3a4 <std+0x50>)
 800c378:	6224      	str	r4, [r4, #32]
 800c37a:	6263      	str	r3, [r4, #36]	@ 0x24
 800c37c:	4b0a      	ldr	r3, [pc, #40]	@ (800c3a8 <std+0x54>)
 800c37e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c380:	4b0a      	ldr	r3, [pc, #40]	@ (800c3ac <std+0x58>)
 800c382:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c384:	4b0a      	ldr	r3, [pc, #40]	@ (800c3b0 <std+0x5c>)
 800c386:	6323      	str	r3, [r4, #48]	@ 0x30
 800c388:	4b0a      	ldr	r3, [pc, #40]	@ (800c3b4 <std+0x60>)
 800c38a:	429c      	cmp	r4, r3
 800c38c:	d005      	beq.n	800c39a <std+0x46>
 800c38e:	4b0a      	ldr	r3, [pc, #40]	@ (800c3b8 <std+0x64>)
 800c390:	429c      	cmp	r4, r3
 800c392:	d002      	beq.n	800c39a <std+0x46>
 800c394:	4b09      	ldr	r3, [pc, #36]	@ (800c3bc <std+0x68>)
 800c396:	429c      	cmp	r4, r3
 800c398:	d103      	bne.n	800c3a2 <std+0x4e>
 800c39a:	0020      	movs	r0, r4
 800c39c:	3058      	adds	r0, #88	@ 0x58
 800c39e:	f000 f97d 	bl	800c69c <__retarget_lock_init_recursive>
 800c3a2:	bd10      	pop	{r4, pc}
 800c3a4:	0800c4fd 	.word	0x0800c4fd
 800c3a8:	0800c525 	.word	0x0800c525
 800c3ac:	0800c55d 	.word	0x0800c55d
 800c3b0:	0800c589 	.word	0x0800c589
 800c3b4:	20001d34 	.word	0x20001d34
 800c3b8:	20001d9c 	.word	0x20001d9c
 800c3bc:	20001e04 	.word	0x20001e04

0800c3c0 <stdio_exit_handler>:
 800c3c0:	b510      	push	{r4, lr}
 800c3c2:	4a03      	ldr	r2, [pc, #12]	@ (800c3d0 <stdio_exit_handler+0x10>)
 800c3c4:	4903      	ldr	r1, [pc, #12]	@ (800c3d4 <stdio_exit_handler+0x14>)
 800c3c6:	4804      	ldr	r0, [pc, #16]	@ (800c3d8 <stdio_exit_handler+0x18>)
 800c3c8:	f000 f86c 	bl	800c4a4 <_fwalk_sglue>
 800c3cc:	bd10      	pop	{r4, pc}
 800c3ce:	46c0      	nop			@ (mov r8, r8)
 800c3d0:	20000010 	.word	0x20000010
 800c3d4:	0800e08d 	.word	0x0800e08d
 800c3d8:	20000020 	.word	0x20000020

0800c3dc <cleanup_stdio>:
 800c3dc:	6841      	ldr	r1, [r0, #4]
 800c3de:	4b0b      	ldr	r3, [pc, #44]	@ (800c40c <cleanup_stdio+0x30>)
 800c3e0:	b510      	push	{r4, lr}
 800c3e2:	0004      	movs	r4, r0
 800c3e4:	4299      	cmp	r1, r3
 800c3e6:	d001      	beq.n	800c3ec <cleanup_stdio+0x10>
 800c3e8:	f001 fe50 	bl	800e08c <_fflush_r>
 800c3ec:	68a1      	ldr	r1, [r4, #8]
 800c3ee:	4b08      	ldr	r3, [pc, #32]	@ (800c410 <cleanup_stdio+0x34>)
 800c3f0:	4299      	cmp	r1, r3
 800c3f2:	d002      	beq.n	800c3fa <cleanup_stdio+0x1e>
 800c3f4:	0020      	movs	r0, r4
 800c3f6:	f001 fe49 	bl	800e08c <_fflush_r>
 800c3fa:	68e1      	ldr	r1, [r4, #12]
 800c3fc:	4b05      	ldr	r3, [pc, #20]	@ (800c414 <cleanup_stdio+0x38>)
 800c3fe:	4299      	cmp	r1, r3
 800c400:	d002      	beq.n	800c408 <cleanup_stdio+0x2c>
 800c402:	0020      	movs	r0, r4
 800c404:	f001 fe42 	bl	800e08c <_fflush_r>
 800c408:	bd10      	pop	{r4, pc}
 800c40a:	46c0      	nop			@ (mov r8, r8)
 800c40c:	20001d34 	.word	0x20001d34
 800c410:	20001d9c 	.word	0x20001d9c
 800c414:	20001e04 	.word	0x20001e04

0800c418 <global_stdio_init.part.0>:
 800c418:	b510      	push	{r4, lr}
 800c41a:	4b09      	ldr	r3, [pc, #36]	@ (800c440 <global_stdio_init.part.0+0x28>)
 800c41c:	4a09      	ldr	r2, [pc, #36]	@ (800c444 <global_stdio_init.part.0+0x2c>)
 800c41e:	2104      	movs	r1, #4
 800c420:	601a      	str	r2, [r3, #0]
 800c422:	4809      	ldr	r0, [pc, #36]	@ (800c448 <global_stdio_init.part.0+0x30>)
 800c424:	2200      	movs	r2, #0
 800c426:	f7ff ff95 	bl	800c354 <std>
 800c42a:	2201      	movs	r2, #1
 800c42c:	2109      	movs	r1, #9
 800c42e:	4807      	ldr	r0, [pc, #28]	@ (800c44c <global_stdio_init.part.0+0x34>)
 800c430:	f7ff ff90 	bl	800c354 <std>
 800c434:	2202      	movs	r2, #2
 800c436:	2112      	movs	r1, #18
 800c438:	4805      	ldr	r0, [pc, #20]	@ (800c450 <global_stdio_init.part.0+0x38>)
 800c43a:	f7ff ff8b 	bl	800c354 <std>
 800c43e:	bd10      	pop	{r4, pc}
 800c440:	20001e6c 	.word	0x20001e6c
 800c444:	0800c3c1 	.word	0x0800c3c1
 800c448:	20001d34 	.word	0x20001d34
 800c44c:	20001d9c 	.word	0x20001d9c
 800c450:	20001e04 	.word	0x20001e04

0800c454 <__sfp_lock_acquire>:
 800c454:	b510      	push	{r4, lr}
 800c456:	4802      	ldr	r0, [pc, #8]	@ (800c460 <__sfp_lock_acquire+0xc>)
 800c458:	f000 f921 	bl	800c69e <__retarget_lock_acquire_recursive>
 800c45c:	bd10      	pop	{r4, pc}
 800c45e:	46c0      	nop			@ (mov r8, r8)
 800c460:	20001e75 	.word	0x20001e75

0800c464 <__sfp_lock_release>:
 800c464:	b510      	push	{r4, lr}
 800c466:	4802      	ldr	r0, [pc, #8]	@ (800c470 <__sfp_lock_release+0xc>)
 800c468:	f000 f91a 	bl	800c6a0 <__retarget_lock_release_recursive>
 800c46c:	bd10      	pop	{r4, pc}
 800c46e:	46c0      	nop			@ (mov r8, r8)
 800c470:	20001e75 	.word	0x20001e75

0800c474 <__sinit>:
 800c474:	b510      	push	{r4, lr}
 800c476:	0004      	movs	r4, r0
 800c478:	f7ff ffec 	bl	800c454 <__sfp_lock_acquire>
 800c47c:	6a23      	ldr	r3, [r4, #32]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d002      	beq.n	800c488 <__sinit+0x14>
 800c482:	f7ff ffef 	bl	800c464 <__sfp_lock_release>
 800c486:	bd10      	pop	{r4, pc}
 800c488:	4b04      	ldr	r3, [pc, #16]	@ (800c49c <__sinit+0x28>)
 800c48a:	6223      	str	r3, [r4, #32]
 800c48c:	4b04      	ldr	r3, [pc, #16]	@ (800c4a0 <__sinit+0x2c>)
 800c48e:	681b      	ldr	r3, [r3, #0]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d1f6      	bne.n	800c482 <__sinit+0xe>
 800c494:	f7ff ffc0 	bl	800c418 <global_stdio_init.part.0>
 800c498:	e7f3      	b.n	800c482 <__sinit+0xe>
 800c49a:	46c0      	nop			@ (mov r8, r8)
 800c49c:	0800c3dd 	.word	0x0800c3dd
 800c4a0:	20001e6c 	.word	0x20001e6c

0800c4a4 <_fwalk_sglue>:
 800c4a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c4a6:	0014      	movs	r4, r2
 800c4a8:	2600      	movs	r6, #0
 800c4aa:	9000      	str	r0, [sp, #0]
 800c4ac:	9101      	str	r1, [sp, #4]
 800c4ae:	68a5      	ldr	r5, [r4, #8]
 800c4b0:	6867      	ldr	r7, [r4, #4]
 800c4b2:	3f01      	subs	r7, #1
 800c4b4:	d504      	bpl.n	800c4c0 <_fwalk_sglue+0x1c>
 800c4b6:	6824      	ldr	r4, [r4, #0]
 800c4b8:	2c00      	cmp	r4, #0
 800c4ba:	d1f8      	bne.n	800c4ae <_fwalk_sglue+0xa>
 800c4bc:	0030      	movs	r0, r6
 800c4be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c4c0:	89ab      	ldrh	r3, [r5, #12]
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d908      	bls.n	800c4d8 <_fwalk_sglue+0x34>
 800c4c6:	220e      	movs	r2, #14
 800c4c8:	5eab      	ldrsh	r3, [r5, r2]
 800c4ca:	3301      	adds	r3, #1
 800c4cc:	d004      	beq.n	800c4d8 <_fwalk_sglue+0x34>
 800c4ce:	0029      	movs	r1, r5
 800c4d0:	9800      	ldr	r0, [sp, #0]
 800c4d2:	9b01      	ldr	r3, [sp, #4]
 800c4d4:	4798      	blx	r3
 800c4d6:	4306      	orrs	r6, r0
 800c4d8:	3568      	adds	r5, #104	@ 0x68
 800c4da:	e7ea      	b.n	800c4b2 <_fwalk_sglue+0xe>

0800c4dc <iprintf>:
 800c4dc:	b40f      	push	{r0, r1, r2, r3}
 800c4de:	b507      	push	{r0, r1, r2, lr}
 800c4e0:	4905      	ldr	r1, [pc, #20]	@ (800c4f8 <iprintf+0x1c>)
 800c4e2:	ab04      	add	r3, sp, #16
 800c4e4:	6808      	ldr	r0, [r1, #0]
 800c4e6:	cb04      	ldmia	r3!, {r2}
 800c4e8:	6881      	ldr	r1, [r0, #8]
 800c4ea:	9301      	str	r3, [sp, #4]
 800c4ec:	f001 fc2c 	bl	800dd48 <_vfiprintf_r>
 800c4f0:	b003      	add	sp, #12
 800c4f2:	bc08      	pop	{r3}
 800c4f4:	b004      	add	sp, #16
 800c4f6:	4718      	bx	r3
 800c4f8:	2000001c 	.word	0x2000001c

0800c4fc <__sread>:
 800c4fc:	b570      	push	{r4, r5, r6, lr}
 800c4fe:	000c      	movs	r4, r1
 800c500:	250e      	movs	r5, #14
 800c502:	5f49      	ldrsh	r1, [r1, r5]
 800c504:	f000 f878 	bl	800c5f8 <_read_r>
 800c508:	2800      	cmp	r0, #0
 800c50a:	db03      	blt.n	800c514 <__sread+0x18>
 800c50c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800c50e:	181b      	adds	r3, r3, r0
 800c510:	6563      	str	r3, [r4, #84]	@ 0x54
 800c512:	bd70      	pop	{r4, r5, r6, pc}
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	4a02      	ldr	r2, [pc, #8]	@ (800c520 <__sread+0x24>)
 800c518:	4013      	ands	r3, r2
 800c51a:	81a3      	strh	r3, [r4, #12]
 800c51c:	e7f9      	b.n	800c512 <__sread+0x16>
 800c51e:	46c0      	nop			@ (mov r8, r8)
 800c520:	ffffefff 	.word	0xffffefff

0800c524 <__swrite>:
 800c524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c526:	001f      	movs	r7, r3
 800c528:	898b      	ldrh	r3, [r1, #12]
 800c52a:	0005      	movs	r5, r0
 800c52c:	000c      	movs	r4, r1
 800c52e:	0016      	movs	r6, r2
 800c530:	05db      	lsls	r3, r3, #23
 800c532:	d505      	bpl.n	800c540 <__swrite+0x1c>
 800c534:	230e      	movs	r3, #14
 800c536:	5ec9      	ldrsh	r1, [r1, r3]
 800c538:	2200      	movs	r2, #0
 800c53a:	2302      	movs	r3, #2
 800c53c:	f000 f848 	bl	800c5d0 <_lseek_r>
 800c540:	89a3      	ldrh	r3, [r4, #12]
 800c542:	4a05      	ldr	r2, [pc, #20]	@ (800c558 <__swrite+0x34>)
 800c544:	0028      	movs	r0, r5
 800c546:	4013      	ands	r3, r2
 800c548:	81a3      	strh	r3, [r4, #12]
 800c54a:	0032      	movs	r2, r6
 800c54c:	230e      	movs	r3, #14
 800c54e:	5ee1      	ldrsh	r1, [r4, r3]
 800c550:	003b      	movs	r3, r7
 800c552:	f000 f865 	bl	800c620 <_write_r>
 800c556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c558:	ffffefff 	.word	0xffffefff

0800c55c <__sseek>:
 800c55c:	b570      	push	{r4, r5, r6, lr}
 800c55e:	000c      	movs	r4, r1
 800c560:	250e      	movs	r5, #14
 800c562:	5f49      	ldrsh	r1, [r1, r5]
 800c564:	f000 f834 	bl	800c5d0 <_lseek_r>
 800c568:	89a3      	ldrh	r3, [r4, #12]
 800c56a:	1c42      	adds	r2, r0, #1
 800c56c:	d103      	bne.n	800c576 <__sseek+0x1a>
 800c56e:	4a05      	ldr	r2, [pc, #20]	@ (800c584 <__sseek+0x28>)
 800c570:	4013      	ands	r3, r2
 800c572:	81a3      	strh	r3, [r4, #12]
 800c574:	bd70      	pop	{r4, r5, r6, pc}
 800c576:	2280      	movs	r2, #128	@ 0x80
 800c578:	0152      	lsls	r2, r2, #5
 800c57a:	4313      	orrs	r3, r2
 800c57c:	81a3      	strh	r3, [r4, #12]
 800c57e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c580:	e7f8      	b.n	800c574 <__sseek+0x18>
 800c582:	46c0      	nop			@ (mov r8, r8)
 800c584:	ffffefff 	.word	0xffffefff

0800c588 <__sclose>:
 800c588:	b510      	push	{r4, lr}
 800c58a:	230e      	movs	r3, #14
 800c58c:	5ec9      	ldrsh	r1, [r1, r3]
 800c58e:	f000 f80d 	bl	800c5ac <_close_r>
 800c592:	bd10      	pop	{r4, pc}

0800c594 <memset>:
 800c594:	0003      	movs	r3, r0
 800c596:	1882      	adds	r2, r0, r2
 800c598:	4293      	cmp	r3, r2
 800c59a:	d100      	bne.n	800c59e <memset+0xa>
 800c59c:	4770      	bx	lr
 800c59e:	7019      	strb	r1, [r3, #0]
 800c5a0:	3301      	adds	r3, #1
 800c5a2:	e7f9      	b.n	800c598 <memset+0x4>

0800c5a4 <_localeconv_r>:
 800c5a4:	4800      	ldr	r0, [pc, #0]	@ (800c5a8 <_localeconv_r+0x4>)
 800c5a6:	4770      	bx	lr
 800c5a8:	2000015c 	.word	0x2000015c

0800c5ac <_close_r>:
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	b570      	push	{r4, r5, r6, lr}
 800c5b0:	4d06      	ldr	r5, [pc, #24]	@ (800c5cc <_close_r+0x20>)
 800c5b2:	0004      	movs	r4, r0
 800c5b4:	0008      	movs	r0, r1
 800c5b6:	602b      	str	r3, [r5, #0]
 800c5b8:	f7f6 ff8c 	bl	80034d4 <_close>
 800c5bc:	1c43      	adds	r3, r0, #1
 800c5be:	d103      	bne.n	800c5c8 <_close_r+0x1c>
 800c5c0:	682b      	ldr	r3, [r5, #0]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d000      	beq.n	800c5c8 <_close_r+0x1c>
 800c5c6:	6023      	str	r3, [r4, #0]
 800c5c8:	bd70      	pop	{r4, r5, r6, pc}
 800c5ca:	46c0      	nop			@ (mov r8, r8)
 800c5cc:	20001e70 	.word	0x20001e70

0800c5d0 <_lseek_r>:
 800c5d0:	b570      	push	{r4, r5, r6, lr}
 800c5d2:	0004      	movs	r4, r0
 800c5d4:	0008      	movs	r0, r1
 800c5d6:	0011      	movs	r1, r2
 800c5d8:	001a      	movs	r2, r3
 800c5da:	2300      	movs	r3, #0
 800c5dc:	4d05      	ldr	r5, [pc, #20]	@ (800c5f4 <_lseek_r+0x24>)
 800c5de:	602b      	str	r3, [r5, #0]
 800c5e0:	f7f6 ff99 	bl	8003516 <_lseek>
 800c5e4:	1c43      	adds	r3, r0, #1
 800c5e6:	d103      	bne.n	800c5f0 <_lseek_r+0x20>
 800c5e8:	682b      	ldr	r3, [r5, #0]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d000      	beq.n	800c5f0 <_lseek_r+0x20>
 800c5ee:	6023      	str	r3, [r4, #0]
 800c5f0:	bd70      	pop	{r4, r5, r6, pc}
 800c5f2:	46c0      	nop			@ (mov r8, r8)
 800c5f4:	20001e70 	.word	0x20001e70

0800c5f8 <_read_r>:
 800c5f8:	b570      	push	{r4, r5, r6, lr}
 800c5fa:	0004      	movs	r4, r0
 800c5fc:	0008      	movs	r0, r1
 800c5fe:	0011      	movs	r1, r2
 800c600:	001a      	movs	r2, r3
 800c602:	2300      	movs	r3, #0
 800c604:	4d05      	ldr	r5, [pc, #20]	@ (800c61c <_read_r+0x24>)
 800c606:	602b      	str	r3, [r5, #0]
 800c608:	f7f6 ff47 	bl	800349a <_read>
 800c60c:	1c43      	adds	r3, r0, #1
 800c60e:	d103      	bne.n	800c618 <_read_r+0x20>
 800c610:	682b      	ldr	r3, [r5, #0]
 800c612:	2b00      	cmp	r3, #0
 800c614:	d000      	beq.n	800c618 <_read_r+0x20>
 800c616:	6023      	str	r3, [r4, #0]
 800c618:	bd70      	pop	{r4, r5, r6, pc}
 800c61a:	46c0      	nop			@ (mov r8, r8)
 800c61c:	20001e70 	.word	0x20001e70

0800c620 <_write_r>:
 800c620:	b570      	push	{r4, r5, r6, lr}
 800c622:	0004      	movs	r4, r0
 800c624:	0008      	movs	r0, r1
 800c626:	0011      	movs	r1, r2
 800c628:	001a      	movs	r2, r3
 800c62a:	2300      	movs	r3, #0
 800c62c:	4d05      	ldr	r5, [pc, #20]	@ (800c644 <_write_r+0x24>)
 800c62e:	602b      	str	r3, [r5, #0]
 800c630:	f7f6 f8ba 	bl	80027a8 <_write>
 800c634:	1c43      	adds	r3, r0, #1
 800c636:	d103      	bne.n	800c640 <_write_r+0x20>
 800c638:	682b      	ldr	r3, [r5, #0]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d000      	beq.n	800c640 <_write_r+0x20>
 800c63e:	6023      	str	r3, [r4, #0]
 800c640:	bd70      	pop	{r4, r5, r6, pc}
 800c642:	46c0      	nop			@ (mov r8, r8)
 800c644:	20001e70 	.word	0x20001e70

0800c648 <__errno>:
 800c648:	4b01      	ldr	r3, [pc, #4]	@ (800c650 <__errno+0x8>)
 800c64a:	6818      	ldr	r0, [r3, #0]
 800c64c:	4770      	bx	lr
 800c64e:	46c0      	nop			@ (mov r8, r8)
 800c650:	2000001c 	.word	0x2000001c

0800c654 <__libc_init_array>:
 800c654:	b570      	push	{r4, r5, r6, lr}
 800c656:	2600      	movs	r6, #0
 800c658:	4c0c      	ldr	r4, [pc, #48]	@ (800c68c <__libc_init_array+0x38>)
 800c65a:	4d0d      	ldr	r5, [pc, #52]	@ (800c690 <__libc_init_array+0x3c>)
 800c65c:	1b64      	subs	r4, r4, r5
 800c65e:	10a4      	asrs	r4, r4, #2
 800c660:	42a6      	cmp	r6, r4
 800c662:	d109      	bne.n	800c678 <__libc_init_array+0x24>
 800c664:	2600      	movs	r6, #0
 800c666:	f001 ff49 	bl	800e4fc <_init>
 800c66a:	4c0a      	ldr	r4, [pc, #40]	@ (800c694 <__libc_init_array+0x40>)
 800c66c:	4d0a      	ldr	r5, [pc, #40]	@ (800c698 <__libc_init_array+0x44>)
 800c66e:	1b64      	subs	r4, r4, r5
 800c670:	10a4      	asrs	r4, r4, #2
 800c672:	42a6      	cmp	r6, r4
 800c674:	d105      	bne.n	800c682 <__libc_init_array+0x2e>
 800c676:	bd70      	pop	{r4, r5, r6, pc}
 800c678:	00b3      	lsls	r3, r6, #2
 800c67a:	58eb      	ldr	r3, [r5, r3]
 800c67c:	4798      	blx	r3
 800c67e:	3601      	adds	r6, #1
 800c680:	e7ee      	b.n	800c660 <__libc_init_array+0xc>
 800c682:	00b3      	lsls	r3, r6, #2
 800c684:	58eb      	ldr	r3, [r5, r3]
 800c686:	4798      	blx	r3
 800c688:	3601      	adds	r6, #1
 800c68a:	e7f2      	b.n	800c672 <__libc_init_array+0x1e>
 800c68c:	0800ea44 	.word	0x0800ea44
 800c690:	0800ea44 	.word	0x0800ea44
 800c694:	0800ea48 	.word	0x0800ea48
 800c698:	0800ea44 	.word	0x0800ea44

0800c69c <__retarget_lock_init_recursive>:
 800c69c:	4770      	bx	lr

0800c69e <__retarget_lock_acquire_recursive>:
 800c69e:	4770      	bx	lr

0800c6a0 <__retarget_lock_release_recursive>:
 800c6a0:	4770      	bx	lr

0800c6a2 <memchr>:
 800c6a2:	b2c9      	uxtb	r1, r1
 800c6a4:	1882      	adds	r2, r0, r2
 800c6a6:	4290      	cmp	r0, r2
 800c6a8:	d101      	bne.n	800c6ae <memchr+0xc>
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	4770      	bx	lr
 800c6ae:	7803      	ldrb	r3, [r0, #0]
 800c6b0:	428b      	cmp	r3, r1
 800c6b2:	d0fb      	beq.n	800c6ac <memchr+0xa>
 800c6b4:	3001      	adds	r0, #1
 800c6b6:	e7f6      	b.n	800c6a6 <memchr+0x4>

0800c6b8 <memcpy>:
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	b510      	push	{r4, lr}
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	d100      	bne.n	800c6c2 <memcpy+0xa>
 800c6c0:	bd10      	pop	{r4, pc}
 800c6c2:	5ccc      	ldrb	r4, [r1, r3]
 800c6c4:	54c4      	strb	r4, [r0, r3]
 800c6c6:	3301      	adds	r3, #1
 800c6c8:	e7f8      	b.n	800c6bc <memcpy+0x4>

0800c6ca <quorem>:
 800c6ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6cc:	6903      	ldr	r3, [r0, #16]
 800c6ce:	690c      	ldr	r4, [r1, #16]
 800c6d0:	b089      	sub	sp, #36	@ 0x24
 800c6d2:	9003      	str	r0, [sp, #12]
 800c6d4:	9106      	str	r1, [sp, #24]
 800c6d6:	2000      	movs	r0, #0
 800c6d8:	42a3      	cmp	r3, r4
 800c6da:	db63      	blt.n	800c7a4 <quorem+0xda>
 800c6dc:	000b      	movs	r3, r1
 800c6de:	3c01      	subs	r4, #1
 800c6e0:	3314      	adds	r3, #20
 800c6e2:	00a5      	lsls	r5, r4, #2
 800c6e4:	9304      	str	r3, [sp, #16]
 800c6e6:	195b      	adds	r3, r3, r5
 800c6e8:	9305      	str	r3, [sp, #20]
 800c6ea:	9b03      	ldr	r3, [sp, #12]
 800c6ec:	3314      	adds	r3, #20
 800c6ee:	9301      	str	r3, [sp, #4]
 800c6f0:	195d      	adds	r5, r3, r5
 800c6f2:	9b05      	ldr	r3, [sp, #20]
 800c6f4:	682f      	ldr	r7, [r5, #0]
 800c6f6:	681e      	ldr	r6, [r3, #0]
 800c6f8:	0038      	movs	r0, r7
 800c6fa:	3601      	adds	r6, #1
 800c6fc:	0031      	movs	r1, r6
 800c6fe:	f7f3 fd1f 	bl	8000140 <__udivsi3>
 800c702:	9002      	str	r0, [sp, #8]
 800c704:	42b7      	cmp	r7, r6
 800c706:	d327      	bcc.n	800c758 <quorem+0x8e>
 800c708:	9b04      	ldr	r3, [sp, #16]
 800c70a:	2700      	movs	r7, #0
 800c70c:	469c      	mov	ip, r3
 800c70e:	9e01      	ldr	r6, [sp, #4]
 800c710:	9707      	str	r7, [sp, #28]
 800c712:	4662      	mov	r2, ip
 800c714:	ca08      	ldmia	r2!, {r3}
 800c716:	6830      	ldr	r0, [r6, #0]
 800c718:	4694      	mov	ip, r2
 800c71a:	9a02      	ldr	r2, [sp, #8]
 800c71c:	b299      	uxth	r1, r3
 800c71e:	4351      	muls	r1, r2
 800c720:	0c1b      	lsrs	r3, r3, #16
 800c722:	4353      	muls	r3, r2
 800c724:	19c9      	adds	r1, r1, r7
 800c726:	0c0a      	lsrs	r2, r1, #16
 800c728:	189b      	adds	r3, r3, r2
 800c72a:	b289      	uxth	r1, r1
 800c72c:	b282      	uxth	r2, r0
 800c72e:	1a52      	subs	r2, r2, r1
 800c730:	9907      	ldr	r1, [sp, #28]
 800c732:	0c1f      	lsrs	r7, r3, #16
 800c734:	1852      	adds	r2, r2, r1
 800c736:	0c00      	lsrs	r0, r0, #16
 800c738:	b29b      	uxth	r3, r3
 800c73a:	1411      	asrs	r1, r2, #16
 800c73c:	1ac3      	subs	r3, r0, r3
 800c73e:	185b      	adds	r3, r3, r1
 800c740:	1419      	asrs	r1, r3, #16
 800c742:	b292      	uxth	r2, r2
 800c744:	041b      	lsls	r3, r3, #16
 800c746:	431a      	orrs	r2, r3
 800c748:	9b05      	ldr	r3, [sp, #20]
 800c74a:	9107      	str	r1, [sp, #28]
 800c74c:	c604      	stmia	r6!, {r2}
 800c74e:	4563      	cmp	r3, ip
 800c750:	d2df      	bcs.n	800c712 <quorem+0x48>
 800c752:	682b      	ldr	r3, [r5, #0]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d02b      	beq.n	800c7b0 <quorem+0xe6>
 800c758:	9906      	ldr	r1, [sp, #24]
 800c75a:	9803      	ldr	r0, [sp, #12]
 800c75c:	f001 f9b6 	bl	800dacc <__mcmp>
 800c760:	2800      	cmp	r0, #0
 800c762:	db1e      	blt.n	800c7a2 <quorem+0xd8>
 800c764:	2600      	movs	r6, #0
 800c766:	9d01      	ldr	r5, [sp, #4]
 800c768:	9904      	ldr	r1, [sp, #16]
 800c76a:	c901      	ldmia	r1!, {r0}
 800c76c:	682b      	ldr	r3, [r5, #0]
 800c76e:	b287      	uxth	r7, r0
 800c770:	b29a      	uxth	r2, r3
 800c772:	1bd2      	subs	r2, r2, r7
 800c774:	1992      	adds	r2, r2, r6
 800c776:	0c00      	lsrs	r0, r0, #16
 800c778:	0c1b      	lsrs	r3, r3, #16
 800c77a:	1a1b      	subs	r3, r3, r0
 800c77c:	1410      	asrs	r0, r2, #16
 800c77e:	181b      	adds	r3, r3, r0
 800c780:	141e      	asrs	r6, r3, #16
 800c782:	b292      	uxth	r2, r2
 800c784:	041b      	lsls	r3, r3, #16
 800c786:	431a      	orrs	r2, r3
 800c788:	9b05      	ldr	r3, [sp, #20]
 800c78a:	c504      	stmia	r5!, {r2}
 800c78c:	428b      	cmp	r3, r1
 800c78e:	d2ec      	bcs.n	800c76a <quorem+0xa0>
 800c790:	9a01      	ldr	r2, [sp, #4]
 800c792:	00a3      	lsls	r3, r4, #2
 800c794:	18d3      	adds	r3, r2, r3
 800c796:	681a      	ldr	r2, [r3, #0]
 800c798:	2a00      	cmp	r2, #0
 800c79a:	d014      	beq.n	800c7c6 <quorem+0xfc>
 800c79c:	9b02      	ldr	r3, [sp, #8]
 800c79e:	3301      	adds	r3, #1
 800c7a0:	9302      	str	r3, [sp, #8]
 800c7a2:	9802      	ldr	r0, [sp, #8]
 800c7a4:	b009      	add	sp, #36	@ 0x24
 800c7a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7a8:	682b      	ldr	r3, [r5, #0]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d104      	bne.n	800c7b8 <quorem+0xee>
 800c7ae:	3c01      	subs	r4, #1
 800c7b0:	9b01      	ldr	r3, [sp, #4]
 800c7b2:	3d04      	subs	r5, #4
 800c7b4:	42ab      	cmp	r3, r5
 800c7b6:	d3f7      	bcc.n	800c7a8 <quorem+0xde>
 800c7b8:	9b03      	ldr	r3, [sp, #12]
 800c7ba:	611c      	str	r4, [r3, #16]
 800c7bc:	e7cc      	b.n	800c758 <quorem+0x8e>
 800c7be:	681a      	ldr	r2, [r3, #0]
 800c7c0:	2a00      	cmp	r2, #0
 800c7c2:	d104      	bne.n	800c7ce <quorem+0x104>
 800c7c4:	3c01      	subs	r4, #1
 800c7c6:	9a01      	ldr	r2, [sp, #4]
 800c7c8:	3b04      	subs	r3, #4
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	d3f7      	bcc.n	800c7be <quorem+0xf4>
 800c7ce:	9b03      	ldr	r3, [sp, #12]
 800c7d0:	611c      	str	r4, [r3, #16]
 800c7d2:	e7e3      	b.n	800c79c <quorem+0xd2>

0800c7d4 <_dtoa_r>:
 800c7d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7d6:	0014      	movs	r4, r2
 800c7d8:	001d      	movs	r5, r3
 800c7da:	69c6      	ldr	r6, [r0, #28]
 800c7dc:	b09d      	sub	sp, #116	@ 0x74
 800c7de:	940a      	str	r4, [sp, #40]	@ 0x28
 800c7e0:	950b      	str	r5, [sp, #44]	@ 0x2c
 800c7e2:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800c7e4:	9003      	str	r0, [sp, #12]
 800c7e6:	2e00      	cmp	r6, #0
 800c7e8:	d10f      	bne.n	800c80a <_dtoa_r+0x36>
 800c7ea:	2010      	movs	r0, #16
 800c7ec:	f000 fe2c 	bl	800d448 <malloc>
 800c7f0:	9b03      	ldr	r3, [sp, #12]
 800c7f2:	1e02      	subs	r2, r0, #0
 800c7f4:	61d8      	str	r0, [r3, #28]
 800c7f6:	d104      	bne.n	800c802 <_dtoa_r+0x2e>
 800c7f8:	21ef      	movs	r1, #239	@ 0xef
 800c7fa:	4bc7      	ldr	r3, [pc, #796]	@ (800cb18 <_dtoa_r+0x344>)
 800c7fc:	48c7      	ldr	r0, [pc, #796]	@ (800cb1c <_dtoa_r+0x348>)
 800c7fe:	f001 fd23 	bl	800e248 <__assert_func>
 800c802:	6046      	str	r6, [r0, #4]
 800c804:	6086      	str	r6, [r0, #8]
 800c806:	6006      	str	r6, [r0, #0]
 800c808:	60c6      	str	r6, [r0, #12]
 800c80a:	9b03      	ldr	r3, [sp, #12]
 800c80c:	69db      	ldr	r3, [r3, #28]
 800c80e:	6819      	ldr	r1, [r3, #0]
 800c810:	2900      	cmp	r1, #0
 800c812:	d00b      	beq.n	800c82c <_dtoa_r+0x58>
 800c814:	685a      	ldr	r2, [r3, #4]
 800c816:	2301      	movs	r3, #1
 800c818:	4093      	lsls	r3, r2
 800c81a:	604a      	str	r2, [r1, #4]
 800c81c:	608b      	str	r3, [r1, #8]
 800c81e:	9803      	ldr	r0, [sp, #12]
 800c820:	f000 ff12 	bl	800d648 <_Bfree>
 800c824:	2200      	movs	r2, #0
 800c826:	9b03      	ldr	r3, [sp, #12]
 800c828:	69db      	ldr	r3, [r3, #28]
 800c82a:	601a      	str	r2, [r3, #0]
 800c82c:	2d00      	cmp	r5, #0
 800c82e:	da1e      	bge.n	800c86e <_dtoa_r+0x9a>
 800c830:	2301      	movs	r3, #1
 800c832:	603b      	str	r3, [r7, #0]
 800c834:	006b      	lsls	r3, r5, #1
 800c836:	085b      	lsrs	r3, r3, #1
 800c838:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c83a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800c83c:	4bb8      	ldr	r3, [pc, #736]	@ (800cb20 <_dtoa_r+0x34c>)
 800c83e:	4ab8      	ldr	r2, [pc, #736]	@ (800cb20 <_dtoa_r+0x34c>)
 800c840:	403b      	ands	r3, r7
 800c842:	4293      	cmp	r3, r2
 800c844:	d116      	bne.n	800c874 <_dtoa_r+0xa0>
 800c846:	4bb7      	ldr	r3, [pc, #732]	@ (800cb24 <_dtoa_r+0x350>)
 800c848:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c84a:	6013      	str	r3, [r2, #0]
 800c84c:	033b      	lsls	r3, r7, #12
 800c84e:	0b1b      	lsrs	r3, r3, #12
 800c850:	4323      	orrs	r3, r4
 800c852:	d101      	bne.n	800c858 <_dtoa_r+0x84>
 800c854:	f000 fd80 	bl	800d358 <_dtoa_r+0xb84>
 800c858:	4bb3      	ldr	r3, [pc, #716]	@ (800cb28 <_dtoa_r+0x354>)
 800c85a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c85c:	9308      	str	r3, [sp, #32]
 800c85e:	2a00      	cmp	r2, #0
 800c860:	d002      	beq.n	800c868 <_dtoa_r+0x94>
 800c862:	4bb2      	ldr	r3, [pc, #712]	@ (800cb2c <_dtoa_r+0x358>)
 800c864:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c866:	6013      	str	r3, [r2, #0]
 800c868:	9808      	ldr	r0, [sp, #32]
 800c86a:	b01d      	add	sp, #116	@ 0x74
 800c86c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c86e:	2300      	movs	r3, #0
 800c870:	603b      	str	r3, [r7, #0]
 800c872:	e7e2      	b.n	800c83a <_dtoa_r+0x66>
 800c874:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c878:	9212      	str	r2, [sp, #72]	@ 0x48
 800c87a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c87c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c87e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c880:	2200      	movs	r2, #0
 800c882:	2300      	movs	r3, #0
 800c884:	f7f3 fde2 	bl	800044c <__aeabi_dcmpeq>
 800c888:	1e06      	subs	r6, r0, #0
 800c88a:	d00b      	beq.n	800c8a4 <_dtoa_r+0xd0>
 800c88c:	2301      	movs	r3, #1
 800c88e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c890:	6013      	str	r3, [r2, #0]
 800c892:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800c894:	2b00      	cmp	r3, #0
 800c896:	d002      	beq.n	800c89e <_dtoa_r+0xca>
 800c898:	4ba5      	ldr	r3, [pc, #660]	@ (800cb30 <_dtoa_r+0x35c>)
 800c89a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800c89c:	6013      	str	r3, [r2, #0]
 800c89e:	4ba5      	ldr	r3, [pc, #660]	@ (800cb34 <_dtoa_r+0x360>)
 800c8a0:	9308      	str	r3, [sp, #32]
 800c8a2:	e7e1      	b.n	800c868 <_dtoa_r+0x94>
 800c8a4:	ab1a      	add	r3, sp, #104	@ 0x68
 800c8a6:	9301      	str	r3, [sp, #4]
 800c8a8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c8aa:	9300      	str	r3, [sp, #0]
 800c8ac:	9803      	ldr	r0, [sp, #12]
 800c8ae:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c8b0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c8b2:	f001 f9c1 	bl	800dc38 <__d2b>
 800c8b6:	007a      	lsls	r2, r7, #1
 800c8b8:	9005      	str	r0, [sp, #20]
 800c8ba:	0d52      	lsrs	r2, r2, #21
 800c8bc:	d100      	bne.n	800c8c0 <_dtoa_r+0xec>
 800c8be:	e07b      	b.n	800c9b8 <_dtoa_r+0x1e4>
 800c8c0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c8c2:	9618      	str	r6, [sp, #96]	@ 0x60
 800c8c4:	0319      	lsls	r1, r3, #12
 800c8c6:	4b9c      	ldr	r3, [pc, #624]	@ (800cb38 <_dtoa_r+0x364>)
 800c8c8:	0b09      	lsrs	r1, r1, #12
 800c8ca:	430b      	orrs	r3, r1
 800c8cc:	499b      	ldr	r1, [pc, #620]	@ (800cb3c <_dtoa_r+0x368>)
 800c8ce:	1857      	adds	r7, r2, r1
 800c8d0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c8d2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c8d4:	0019      	movs	r1, r3
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	4b99      	ldr	r3, [pc, #612]	@ (800cb40 <_dtoa_r+0x36c>)
 800c8da:	f7f5 f9b7 	bl	8001c4c <__aeabi_dsub>
 800c8de:	4a99      	ldr	r2, [pc, #612]	@ (800cb44 <_dtoa_r+0x370>)
 800c8e0:	4b99      	ldr	r3, [pc, #612]	@ (800cb48 <_dtoa_r+0x374>)
 800c8e2:	f7f4 fecd 	bl	8001680 <__aeabi_dmul>
 800c8e6:	4a99      	ldr	r2, [pc, #612]	@ (800cb4c <_dtoa_r+0x378>)
 800c8e8:	4b99      	ldr	r3, [pc, #612]	@ (800cb50 <_dtoa_r+0x37c>)
 800c8ea:	f7f3 fec9 	bl	8000680 <__aeabi_dadd>
 800c8ee:	0004      	movs	r4, r0
 800c8f0:	0038      	movs	r0, r7
 800c8f2:	000d      	movs	r5, r1
 800c8f4:	f7f5 fe12 	bl	800251c <__aeabi_i2d>
 800c8f8:	4a96      	ldr	r2, [pc, #600]	@ (800cb54 <_dtoa_r+0x380>)
 800c8fa:	4b97      	ldr	r3, [pc, #604]	@ (800cb58 <_dtoa_r+0x384>)
 800c8fc:	f7f4 fec0 	bl	8001680 <__aeabi_dmul>
 800c900:	0002      	movs	r2, r0
 800c902:	000b      	movs	r3, r1
 800c904:	0020      	movs	r0, r4
 800c906:	0029      	movs	r1, r5
 800c908:	f7f3 feba 	bl	8000680 <__aeabi_dadd>
 800c90c:	0004      	movs	r4, r0
 800c90e:	000d      	movs	r5, r1
 800c910:	f7f5 fdc8 	bl	80024a4 <__aeabi_d2iz>
 800c914:	2200      	movs	r2, #0
 800c916:	9004      	str	r0, [sp, #16]
 800c918:	2300      	movs	r3, #0
 800c91a:	0020      	movs	r0, r4
 800c91c:	0029      	movs	r1, r5
 800c91e:	f7f3 fd9b 	bl	8000458 <__aeabi_dcmplt>
 800c922:	2800      	cmp	r0, #0
 800c924:	d00b      	beq.n	800c93e <_dtoa_r+0x16a>
 800c926:	9804      	ldr	r0, [sp, #16]
 800c928:	f7f5 fdf8 	bl	800251c <__aeabi_i2d>
 800c92c:	002b      	movs	r3, r5
 800c92e:	0022      	movs	r2, r4
 800c930:	f7f3 fd8c 	bl	800044c <__aeabi_dcmpeq>
 800c934:	4243      	negs	r3, r0
 800c936:	4158      	adcs	r0, r3
 800c938:	9b04      	ldr	r3, [sp, #16]
 800c93a:	1a1b      	subs	r3, r3, r0
 800c93c:	9304      	str	r3, [sp, #16]
 800c93e:	2301      	movs	r3, #1
 800c940:	9315      	str	r3, [sp, #84]	@ 0x54
 800c942:	9b04      	ldr	r3, [sp, #16]
 800c944:	2b16      	cmp	r3, #22
 800c946:	d810      	bhi.n	800c96a <_dtoa_r+0x196>
 800c948:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800c94a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c94c:	9a04      	ldr	r2, [sp, #16]
 800c94e:	4b83      	ldr	r3, [pc, #524]	@ (800cb5c <_dtoa_r+0x388>)
 800c950:	00d2      	lsls	r2, r2, #3
 800c952:	189b      	adds	r3, r3, r2
 800c954:	681a      	ldr	r2, [r3, #0]
 800c956:	685b      	ldr	r3, [r3, #4]
 800c958:	f7f3 fd7e 	bl	8000458 <__aeabi_dcmplt>
 800c95c:	2800      	cmp	r0, #0
 800c95e:	d047      	beq.n	800c9f0 <_dtoa_r+0x21c>
 800c960:	9b04      	ldr	r3, [sp, #16]
 800c962:	3b01      	subs	r3, #1
 800c964:	9304      	str	r3, [sp, #16]
 800c966:	2300      	movs	r3, #0
 800c968:	9315      	str	r3, [sp, #84]	@ 0x54
 800c96a:	2200      	movs	r2, #0
 800c96c:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800c96e:	9206      	str	r2, [sp, #24]
 800c970:	1bdb      	subs	r3, r3, r7
 800c972:	1e5a      	subs	r2, r3, #1
 800c974:	d53e      	bpl.n	800c9f4 <_dtoa_r+0x220>
 800c976:	2201      	movs	r2, #1
 800c978:	1ad3      	subs	r3, r2, r3
 800c97a:	9306      	str	r3, [sp, #24]
 800c97c:	2300      	movs	r3, #0
 800c97e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c980:	9b04      	ldr	r3, [sp, #16]
 800c982:	2b00      	cmp	r3, #0
 800c984:	db38      	blt.n	800c9f8 <_dtoa_r+0x224>
 800c986:	9a04      	ldr	r2, [sp, #16]
 800c988:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c98a:	4694      	mov	ip, r2
 800c98c:	4463      	add	r3, ip
 800c98e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c990:	2300      	movs	r3, #0
 800c992:	9214      	str	r2, [sp, #80]	@ 0x50
 800c994:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c996:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c998:	2401      	movs	r4, #1
 800c99a:	2b09      	cmp	r3, #9
 800c99c:	d862      	bhi.n	800ca64 <_dtoa_r+0x290>
 800c99e:	2b05      	cmp	r3, #5
 800c9a0:	dd02      	ble.n	800c9a8 <_dtoa_r+0x1d4>
 800c9a2:	2400      	movs	r4, #0
 800c9a4:	3b04      	subs	r3, #4
 800c9a6:	9322      	str	r3, [sp, #136]	@ 0x88
 800c9a8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c9aa:	1e98      	subs	r0, r3, #2
 800c9ac:	2803      	cmp	r0, #3
 800c9ae:	d863      	bhi.n	800ca78 <_dtoa_r+0x2a4>
 800c9b0:	f7f3 fbb2 	bl	8000118 <__gnu_thumb1_case_uqi>
 800c9b4:	2b385654 	.word	0x2b385654
 800c9b8:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c9ba:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800c9bc:	18f6      	adds	r6, r6, r3
 800c9be:	4b68      	ldr	r3, [pc, #416]	@ (800cb60 <_dtoa_r+0x38c>)
 800c9c0:	18f2      	adds	r2, r6, r3
 800c9c2:	2a20      	cmp	r2, #32
 800c9c4:	dd0f      	ble.n	800c9e6 <_dtoa_r+0x212>
 800c9c6:	2340      	movs	r3, #64	@ 0x40
 800c9c8:	1a9b      	subs	r3, r3, r2
 800c9ca:	409f      	lsls	r7, r3
 800c9cc:	4b65      	ldr	r3, [pc, #404]	@ (800cb64 <_dtoa_r+0x390>)
 800c9ce:	0038      	movs	r0, r7
 800c9d0:	18f3      	adds	r3, r6, r3
 800c9d2:	40dc      	lsrs	r4, r3
 800c9d4:	4320      	orrs	r0, r4
 800c9d6:	f7f5 fdcf 	bl	8002578 <__aeabi_ui2d>
 800c9da:	2201      	movs	r2, #1
 800c9dc:	4b62      	ldr	r3, [pc, #392]	@ (800cb68 <_dtoa_r+0x394>)
 800c9de:	1e77      	subs	r7, r6, #1
 800c9e0:	18cb      	adds	r3, r1, r3
 800c9e2:	9218      	str	r2, [sp, #96]	@ 0x60
 800c9e4:	e776      	b.n	800c8d4 <_dtoa_r+0x100>
 800c9e6:	2320      	movs	r3, #32
 800c9e8:	0020      	movs	r0, r4
 800c9ea:	1a9b      	subs	r3, r3, r2
 800c9ec:	4098      	lsls	r0, r3
 800c9ee:	e7f2      	b.n	800c9d6 <_dtoa_r+0x202>
 800c9f0:	9015      	str	r0, [sp, #84]	@ 0x54
 800c9f2:	e7ba      	b.n	800c96a <_dtoa_r+0x196>
 800c9f4:	920d      	str	r2, [sp, #52]	@ 0x34
 800c9f6:	e7c3      	b.n	800c980 <_dtoa_r+0x1ac>
 800c9f8:	9b06      	ldr	r3, [sp, #24]
 800c9fa:	9a04      	ldr	r2, [sp, #16]
 800c9fc:	1a9b      	subs	r3, r3, r2
 800c9fe:	9306      	str	r3, [sp, #24]
 800ca00:	4253      	negs	r3, r2
 800ca02:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ca04:	2300      	movs	r3, #0
 800ca06:	9314      	str	r3, [sp, #80]	@ 0x50
 800ca08:	e7c5      	b.n	800c996 <_dtoa_r+0x1c2>
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ca0e:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca10:	4694      	mov	ip, r2
 800ca12:	9b04      	ldr	r3, [sp, #16]
 800ca14:	4463      	add	r3, ip
 800ca16:	930e      	str	r3, [sp, #56]	@ 0x38
 800ca18:	3301      	adds	r3, #1
 800ca1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	dc08      	bgt.n	800ca32 <_dtoa_r+0x25e>
 800ca20:	2301      	movs	r3, #1
 800ca22:	e006      	b.n	800ca32 <_dtoa_r+0x25e>
 800ca24:	2301      	movs	r3, #1
 800ca26:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca28:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	dd28      	ble.n	800ca80 <_dtoa_r+0x2ac>
 800ca2e:	930e      	str	r3, [sp, #56]	@ 0x38
 800ca30:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca32:	9a03      	ldr	r2, [sp, #12]
 800ca34:	2100      	movs	r1, #0
 800ca36:	69d0      	ldr	r0, [r2, #28]
 800ca38:	2204      	movs	r2, #4
 800ca3a:	0015      	movs	r5, r2
 800ca3c:	3514      	adds	r5, #20
 800ca3e:	429d      	cmp	r5, r3
 800ca40:	d923      	bls.n	800ca8a <_dtoa_r+0x2b6>
 800ca42:	6041      	str	r1, [r0, #4]
 800ca44:	9803      	ldr	r0, [sp, #12]
 800ca46:	f000 fdbb 	bl	800d5c0 <_Balloc>
 800ca4a:	9008      	str	r0, [sp, #32]
 800ca4c:	2800      	cmp	r0, #0
 800ca4e:	d11f      	bne.n	800ca90 <_dtoa_r+0x2bc>
 800ca50:	21b0      	movs	r1, #176	@ 0xb0
 800ca52:	4b46      	ldr	r3, [pc, #280]	@ (800cb6c <_dtoa_r+0x398>)
 800ca54:	4831      	ldr	r0, [pc, #196]	@ (800cb1c <_dtoa_r+0x348>)
 800ca56:	9a08      	ldr	r2, [sp, #32]
 800ca58:	31ff      	adds	r1, #255	@ 0xff
 800ca5a:	e6d0      	b.n	800c7fe <_dtoa_r+0x2a>
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	e7e2      	b.n	800ca26 <_dtoa_r+0x252>
 800ca60:	2300      	movs	r3, #0
 800ca62:	e7d3      	b.n	800ca0c <_dtoa_r+0x238>
 800ca64:	2300      	movs	r3, #0
 800ca66:	9410      	str	r4, [sp, #64]	@ 0x40
 800ca68:	9322      	str	r3, [sp, #136]	@ 0x88
 800ca6a:	3b01      	subs	r3, #1
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	930e      	str	r3, [sp, #56]	@ 0x38
 800ca70:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca72:	3313      	adds	r3, #19
 800ca74:	9223      	str	r2, [sp, #140]	@ 0x8c
 800ca76:	e7dc      	b.n	800ca32 <_dtoa_r+0x25e>
 800ca78:	2301      	movs	r3, #1
 800ca7a:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca7c:	3b02      	subs	r3, #2
 800ca7e:	e7f5      	b.n	800ca6c <_dtoa_r+0x298>
 800ca80:	2301      	movs	r3, #1
 800ca82:	001a      	movs	r2, r3
 800ca84:	930e      	str	r3, [sp, #56]	@ 0x38
 800ca86:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca88:	e7f4      	b.n	800ca74 <_dtoa_r+0x2a0>
 800ca8a:	3101      	adds	r1, #1
 800ca8c:	0052      	lsls	r2, r2, #1
 800ca8e:	e7d4      	b.n	800ca3a <_dtoa_r+0x266>
 800ca90:	9b03      	ldr	r3, [sp, #12]
 800ca92:	9a08      	ldr	r2, [sp, #32]
 800ca94:	69db      	ldr	r3, [r3, #28]
 800ca96:	601a      	str	r2, [r3, #0]
 800ca98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca9a:	2b0e      	cmp	r3, #14
 800ca9c:	d900      	bls.n	800caa0 <_dtoa_r+0x2cc>
 800ca9e:	e0d6      	b.n	800cc4e <_dtoa_r+0x47a>
 800caa0:	2c00      	cmp	r4, #0
 800caa2:	d100      	bne.n	800caa6 <_dtoa_r+0x2d2>
 800caa4:	e0d3      	b.n	800cc4e <_dtoa_r+0x47a>
 800caa6:	9b04      	ldr	r3, [sp, #16]
 800caa8:	2b00      	cmp	r3, #0
 800caaa:	dd63      	ble.n	800cb74 <_dtoa_r+0x3a0>
 800caac:	210f      	movs	r1, #15
 800caae:	9a04      	ldr	r2, [sp, #16]
 800cab0:	4b2a      	ldr	r3, [pc, #168]	@ (800cb5c <_dtoa_r+0x388>)
 800cab2:	400a      	ands	r2, r1
 800cab4:	00d2      	lsls	r2, r2, #3
 800cab6:	189b      	adds	r3, r3, r2
 800cab8:	681e      	ldr	r6, [r3, #0]
 800caba:	685f      	ldr	r7, [r3, #4]
 800cabc:	9b04      	ldr	r3, [sp, #16]
 800cabe:	2402      	movs	r4, #2
 800cac0:	111d      	asrs	r5, r3, #4
 800cac2:	05db      	lsls	r3, r3, #23
 800cac4:	d50a      	bpl.n	800cadc <_dtoa_r+0x308>
 800cac6:	4b2a      	ldr	r3, [pc, #168]	@ (800cb70 <_dtoa_r+0x39c>)
 800cac8:	400d      	ands	r5, r1
 800caca:	6a1a      	ldr	r2, [r3, #32]
 800cacc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cace:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800cad0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800cad2:	f7f4 f99b 	bl	8000e0c <__aeabi_ddiv>
 800cad6:	900a      	str	r0, [sp, #40]	@ 0x28
 800cad8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cada:	3401      	adds	r4, #1
 800cadc:	4b24      	ldr	r3, [pc, #144]	@ (800cb70 <_dtoa_r+0x39c>)
 800cade:	930c      	str	r3, [sp, #48]	@ 0x30
 800cae0:	2d00      	cmp	r5, #0
 800cae2:	d108      	bne.n	800caf6 <_dtoa_r+0x322>
 800cae4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cae6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cae8:	0032      	movs	r2, r6
 800caea:	003b      	movs	r3, r7
 800caec:	f7f4 f98e 	bl	8000e0c <__aeabi_ddiv>
 800caf0:	900a      	str	r0, [sp, #40]	@ 0x28
 800caf2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800caf4:	e059      	b.n	800cbaa <_dtoa_r+0x3d6>
 800caf6:	2301      	movs	r3, #1
 800caf8:	421d      	tst	r5, r3
 800cafa:	d009      	beq.n	800cb10 <_dtoa_r+0x33c>
 800cafc:	18e4      	adds	r4, r4, r3
 800cafe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb00:	0030      	movs	r0, r6
 800cb02:	681a      	ldr	r2, [r3, #0]
 800cb04:	685b      	ldr	r3, [r3, #4]
 800cb06:	0039      	movs	r1, r7
 800cb08:	f7f4 fdba 	bl	8001680 <__aeabi_dmul>
 800cb0c:	0006      	movs	r6, r0
 800cb0e:	000f      	movs	r7, r1
 800cb10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb12:	106d      	asrs	r5, r5, #1
 800cb14:	3308      	adds	r3, #8
 800cb16:	e7e2      	b.n	800cade <_dtoa_r+0x30a>
 800cb18:	0800e709 	.word	0x0800e709
 800cb1c:	0800e720 	.word	0x0800e720
 800cb20:	7ff00000 	.word	0x7ff00000
 800cb24:	0000270f 	.word	0x0000270f
 800cb28:	0800e705 	.word	0x0800e705
 800cb2c:	0800e708 	.word	0x0800e708
 800cb30:	0800e6d9 	.word	0x0800e6d9
 800cb34:	0800e6d8 	.word	0x0800e6d8
 800cb38:	3ff00000 	.word	0x3ff00000
 800cb3c:	fffffc01 	.word	0xfffffc01
 800cb40:	3ff80000 	.word	0x3ff80000
 800cb44:	636f4361 	.word	0x636f4361
 800cb48:	3fd287a7 	.word	0x3fd287a7
 800cb4c:	8b60c8b3 	.word	0x8b60c8b3
 800cb50:	3fc68a28 	.word	0x3fc68a28
 800cb54:	509f79fb 	.word	0x509f79fb
 800cb58:	3fd34413 	.word	0x3fd34413
 800cb5c:	0800e870 	.word	0x0800e870
 800cb60:	00000432 	.word	0x00000432
 800cb64:	00000412 	.word	0x00000412
 800cb68:	fe100000 	.word	0xfe100000
 800cb6c:	0800e778 	.word	0x0800e778
 800cb70:	0800e848 	.word	0x0800e848
 800cb74:	9b04      	ldr	r3, [sp, #16]
 800cb76:	2402      	movs	r4, #2
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d016      	beq.n	800cbaa <_dtoa_r+0x3d6>
 800cb7c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800cb7e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800cb80:	220f      	movs	r2, #15
 800cb82:	425d      	negs	r5, r3
 800cb84:	402a      	ands	r2, r5
 800cb86:	4bd5      	ldr	r3, [pc, #852]	@ (800cedc <_dtoa_r+0x708>)
 800cb88:	00d2      	lsls	r2, r2, #3
 800cb8a:	189b      	adds	r3, r3, r2
 800cb8c:	681a      	ldr	r2, [r3, #0]
 800cb8e:	685b      	ldr	r3, [r3, #4]
 800cb90:	f7f4 fd76 	bl	8001680 <__aeabi_dmul>
 800cb94:	2701      	movs	r7, #1
 800cb96:	2300      	movs	r3, #0
 800cb98:	900a      	str	r0, [sp, #40]	@ 0x28
 800cb9a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cb9c:	4ed0      	ldr	r6, [pc, #832]	@ (800cee0 <_dtoa_r+0x70c>)
 800cb9e:	112d      	asrs	r5, r5, #4
 800cba0:	2d00      	cmp	r5, #0
 800cba2:	d000      	beq.n	800cba6 <_dtoa_r+0x3d2>
 800cba4:	e095      	b.n	800ccd2 <_dtoa_r+0x4fe>
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d1a2      	bne.n	800caf0 <_dtoa_r+0x31c>
 800cbaa:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800cbac:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800cbae:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d100      	bne.n	800cbb6 <_dtoa_r+0x3e2>
 800cbb4:	e098      	b.n	800cce8 <_dtoa_r+0x514>
 800cbb6:	2200      	movs	r2, #0
 800cbb8:	0030      	movs	r0, r6
 800cbba:	0039      	movs	r1, r7
 800cbbc:	4bc9      	ldr	r3, [pc, #804]	@ (800cee4 <_dtoa_r+0x710>)
 800cbbe:	f7f3 fc4b 	bl	8000458 <__aeabi_dcmplt>
 800cbc2:	2800      	cmp	r0, #0
 800cbc4:	d100      	bne.n	800cbc8 <_dtoa_r+0x3f4>
 800cbc6:	e08f      	b.n	800cce8 <_dtoa_r+0x514>
 800cbc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d100      	bne.n	800cbd0 <_dtoa_r+0x3fc>
 800cbce:	e08b      	b.n	800cce8 <_dtoa_r+0x514>
 800cbd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	dd37      	ble.n	800cc46 <_dtoa_r+0x472>
 800cbd6:	9b04      	ldr	r3, [sp, #16]
 800cbd8:	2200      	movs	r2, #0
 800cbda:	3b01      	subs	r3, #1
 800cbdc:	930c      	str	r3, [sp, #48]	@ 0x30
 800cbde:	0030      	movs	r0, r6
 800cbe0:	4bc1      	ldr	r3, [pc, #772]	@ (800cee8 <_dtoa_r+0x714>)
 800cbe2:	0039      	movs	r1, r7
 800cbe4:	f7f4 fd4c 	bl	8001680 <__aeabi_dmul>
 800cbe8:	900a      	str	r0, [sp, #40]	@ 0x28
 800cbea:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cbec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbee:	3401      	adds	r4, #1
 800cbf0:	0020      	movs	r0, r4
 800cbf2:	9311      	str	r3, [sp, #68]	@ 0x44
 800cbf4:	f7f5 fc92 	bl	800251c <__aeabi_i2d>
 800cbf8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbfc:	f7f4 fd40 	bl	8001680 <__aeabi_dmul>
 800cc00:	4bba      	ldr	r3, [pc, #744]	@ (800ceec <_dtoa_r+0x718>)
 800cc02:	2200      	movs	r2, #0
 800cc04:	f7f3 fd3c 	bl	8000680 <__aeabi_dadd>
 800cc08:	4bb9      	ldr	r3, [pc, #740]	@ (800cef0 <_dtoa_r+0x71c>)
 800cc0a:	0006      	movs	r6, r0
 800cc0c:	18cf      	adds	r7, r1, r3
 800cc0e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d16d      	bne.n	800ccf0 <_dtoa_r+0x51c>
 800cc14:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cc16:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cc18:	2200      	movs	r2, #0
 800cc1a:	4bb6      	ldr	r3, [pc, #728]	@ (800cef4 <_dtoa_r+0x720>)
 800cc1c:	f7f5 f816 	bl	8001c4c <__aeabi_dsub>
 800cc20:	0032      	movs	r2, r6
 800cc22:	003b      	movs	r3, r7
 800cc24:	0004      	movs	r4, r0
 800cc26:	000d      	movs	r5, r1
 800cc28:	f7f3 fc2a 	bl	8000480 <__aeabi_dcmpgt>
 800cc2c:	2800      	cmp	r0, #0
 800cc2e:	d000      	beq.n	800cc32 <_dtoa_r+0x45e>
 800cc30:	e2b6      	b.n	800d1a0 <_dtoa_r+0x9cc>
 800cc32:	2180      	movs	r1, #128	@ 0x80
 800cc34:	0609      	lsls	r1, r1, #24
 800cc36:	187b      	adds	r3, r7, r1
 800cc38:	0032      	movs	r2, r6
 800cc3a:	0020      	movs	r0, r4
 800cc3c:	0029      	movs	r1, r5
 800cc3e:	f7f3 fc0b 	bl	8000458 <__aeabi_dcmplt>
 800cc42:	2800      	cmp	r0, #0
 800cc44:	d128      	bne.n	800cc98 <_dtoa_r+0x4c4>
 800cc46:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cc48:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800cc4a:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc4c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cc4e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	da00      	bge.n	800cc56 <_dtoa_r+0x482>
 800cc54:	e174      	b.n	800cf40 <_dtoa_r+0x76c>
 800cc56:	9a04      	ldr	r2, [sp, #16]
 800cc58:	2a0e      	cmp	r2, #14
 800cc5a:	dd00      	ble.n	800cc5e <_dtoa_r+0x48a>
 800cc5c:	e170      	b.n	800cf40 <_dtoa_r+0x76c>
 800cc5e:	4b9f      	ldr	r3, [pc, #636]	@ (800cedc <_dtoa_r+0x708>)
 800cc60:	00d2      	lsls	r2, r2, #3
 800cc62:	189b      	adds	r3, r3, r2
 800cc64:	685c      	ldr	r4, [r3, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	9306      	str	r3, [sp, #24]
 800cc6a:	9407      	str	r4, [sp, #28]
 800cc6c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	db00      	blt.n	800cc74 <_dtoa_r+0x4a0>
 800cc72:	e0e7      	b.n	800ce44 <_dtoa_r+0x670>
 800cc74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	dd00      	ble.n	800cc7c <_dtoa_r+0x4a8>
 800cc7a:	e0e3      	b.n	800ce44 <_dtoa_r+0x670>
 800cc7c:	d10c      	bne.n	800cc98 <_dtoa_r+0x4c4>
 800cc7e:	9806      	ldr	r0, [sp, #24]
 800cc80:	9907      	ldr	r1, [sp, #28]
 800cc82:	2200      	movs	r2, #0
 800cc84:	4b9b      	ldr	r3, [pc, #620]	@ (800cef4 <_dtoa_r+0x720>)
 800cc86:	f7f4 fcfb 	bl	8001680 <__aeabi_dmul>
 800cc8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc8c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cc8e:	f7f3 fc01 	bl	8000494 <__aeabi_dcmpge>
 800cc92:	2800      	cmp	r0, #0
 800cc94:	d100      	bne.n	800cc98 <_dtoa_r+0x4c4>
 800cc96:	e286      	b.n	800d1a6 <_dtoa_r+0x9d2>
 800cc98:	2600      	movs	r6, #0
 800cc9a:	0037      	movs	r7, r6
 800cc9c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cc9e:	9c08      	ldr	r4, [sp, #32]
 800cca0:	43db      	mvns	r3, r3
 800cca2:	930c      	str	r3, [sp, #48]	@ 0x30
 800cca4:	9704      	str	r7, [sp, #16]
 800cca6:	2700      	movs	r7, #0
 800cca8:	0031      	movs	r1, r6
 800ccaa:	9803      	ldr	r0, [sp, #12]
 800ccac:	f000 fccc 	bl	800d648 <_Bfree>
 800ccb0:	9b04      	ldr	r3, [sp, #16]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d100      	bne.n	800ccb8 <_dtoa_r+0x4e4>
 800ccb6:	e0bb      	b.n	800ce30 <_dtoa_r+0x65c>
 800ccb8:	2f00      	cmp	r7, #0
 800ccba:	d005      	beq.n	800ccc8 <_dtoa_r+0x4f4>
 800ccbc:	429f      	cmp	r7, r3
 800ccbe:	d003      	beq.n	800ccc8 <_dtoa_r+0x4f4>
 800ccc0:	0039      	movs	r1, r7
 800ccc2:	9803      	ldr	r0, [sp, #12]
 800ccc4:	f000 fcc0 	bl	800d648 <_Bfree>
 800ccc8:	9904      	ldr	r1, [sp, #16]
 800ccca:	9803      	ldr	r0, [sp, #12]
 800cccc:	f000 fcbc 	bl	800d648 <_Bfree>
 800ccd0:	e0ae      	b.n	800ce30 <_dtoa_r+0x65c>
 800ccd2:	423d      	tst	r5, r7
 800ccd4:	d005      	beq.n	800cce2 <_dtoa_r+0x50e>
 800ccd6:	6832      	ldr	r2, [r6, #0]
 800ccd8:	6873      	ldr	r3, [r6, #4]
 800ccda:	f7f4 fcd1 	bl	8001680 <__aeabi_dmul>
 800ccde:	003b      	movs	r3, r7
 800cce0:	3401      	adds	r4, #1
 800cce2:	106d      	asrs	r5, r5, #1
 800cce4:	3608      	adds	r6, #8
 800cce6:	e75b      	b.n	800cba0 <_dtoa_r+0x3cc>
 800cce8:	9b04      	ldr	r3, [sp, #16]
 800ccea:	930c      	str	r3, [sp, #48]	@ 0x30
 800ccec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccee:	e77f      	b.n	800cbf0 <_dtoa_r+0x41c>
 800ccf0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ccf2:	4b7a      	ldr	r3, [pc, #488]	@ (800cedc <_dtoa_r+0x708>)
 800ccf4:	3a01      	subs	r2, #1
 800ccf6:	00d2      	lsls	r2, r2, #3
 800ccf8:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800ccfa:	189b      	adds	r3, r3, r2
 800ccfc:	681a      	ldr	r2, [r3, #0]
 800ccfe:	685b      	ldr	r3, [r3, #4]
 800cd00:	2900      	cmp	r1, #0
 800cd02:	d04c      	beq.n	800cd9e <_dtoa_r+0x5ca>
 800cd04:	2000      	movs	r0, #0
 800cd06:	497c      	ldr	r1, [pc, #496]	@ (800cef8 <_dtoa_r+0x724>)
 800cd08:	f7f4 f880 	bl	8000e0c <__aeabi_ddiv>
 800cd0c:	0032      	movs	r2, r6
 800cd0e:	003b      	movs	r3, r7
 800cd10:	f7f4 ff9c 	bl	8001c4c <__aeabi_dsub>
 800cd14:	9a08      	ldr	r2, [sp, #32]
 800cd16:	0006      	movs	r6, r0
 800cd18:	4694      	mov	ip, r2
 800cd1a:	000f      	movs	r7, r1
 800cd1c:	9b08      	ldr	r3, [sp, #32]
 800cd1e:	9316      	str	r3, [sp, #88]	@ 0x58
 800cd20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd22:	4463      	add	r3, ip
 800cd24:	9311      	str	r3, [sp, #68]	@ 0x44
 800cd26:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cd28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd2a:	f7f5 fbbb 	bl	80024a4 <__aeabi_d2iz>
 800cd2e:	0005      	movs	r5, r0
 800cd30:	f7f5 fbf4 	bl	800251c <__aeabi_i2d>
 800cd34:	0002      	movs	r2, r0
 800cd36:	000b      	movs	r3, r1
 800cd38:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cd3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd3c:	f7f4 ff86 	bl	8001c4c <__aeabi_dsub>
 800cd40:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cd42:	3530      	adds	r5, #48	@ 0x30
 800cd44:	1c5c      	adds	r4, r3, #1
 800cd46:	701d      	strb	r5, [r3, #0]
 800cd48:	0032      	movs	r2, r6
 800cd4a:	003b      	movs	r3, r7
 800cd4c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd4e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cd50:	f7f3 fb82 	bl	8000458 <__aeabi_dcmplt>
 800cd54:	2800      	cmp	r0, #0
 800cd56:	d16b      	bne.n	800ce30 <_dtoa_r+0x65c>
 800cd58:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cd5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd5c:	2000      	movs	r0, #0
 800cd5e:	4961      	ldr	r1, [pc, #388]	@ (800cee4 <_dtoa_r+0x710>)
 800cd60:	f7f4 ff74 	bl	8001c4c <__aeabi_dsub>
 800cd64:	0032      	movs	r2, r6
 800cd66:	003b      	movs	r3, r7
 800cd68:	f7f3 fb76 	bl	8000458 <__aeabi_dcmplt>
 800cd6c:	2800      	cmp	r0, #0
 800cd6e:	d000      	beq.n	800cd72 <_dtoa_r+0x59e>
 800cd70:	e0c6      	b.n	800cf00 <_dtoa_r+0x72c>
 800cd72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd74:	42a3      	cmp	r3, r4
 800cd76:	d100      	bne.n	800cd7a <_dtoa_r+0x5a6>
 800cd78:	e765      	b.n	800cc46 <_dtoa_r+0x472>
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	0030      	movs	r0, r6
 800cd7e:	0039      	movs	r1, r7
 800cd80:	4b59      	ldr	r3, [pc, #356]	@ (800cee8 <_dtoa_r+0x714>)
 800cd82:	f7f4 fc7d 	bl	8001680 <__aeabi_dmul>
 800cd86:	2200      	movs	r2, #0
 800cd88:	0006      	movs	r6, r0
 800cd8a:	000f      	movs	r7, r1
 800cd8c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cd8e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cd90:	4b55      	ldr	r3, [pc, #340]	@ (800cee8 <_dtoa_r+0x714>)
 800cd92:	f7f4 fc75 	bl	8001680 <__aeabi_dmul>
 800cd96:	9416      	str	r4, [sp, #88]	@ 0x58
 800cd98:	900a      	str	r0, [sp, #40]	@ 0x28
 800cd9a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800cd9c:	e7c3      	b.n	800cd26 <_dtoa_r+0x552>
 800cd9e:	0030      	movs	r0, r6
 800cda0:	0039      	movs	r1, r7
 800cda2:	f7f4 fc6d 	bl	8001680 <__aeabi_dmul>
 800cda6:	9d08      	ldr	r5, [sp, #32]
 800cda8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cdaa:	002b      	movs	r3, r5
 800cdac:	4694      	mov	ip, r2
 800cdae:	9016      	str	r0, [sp, #88]	@ 0x58
 800cdb0:	9117      	str	r1, [sp, #92]	@ 0x5c
 800cdb2:	4463      	add	r3, ip
 800cdb4:	9319      	str	r3, [sp, #100]	@ 0x64
 800cdb6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cdb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cdba:	f7f5 fb73 	bl	80024a4 <__aeabi_d2iz>
 800cdbe:	0004      	movs	r4, r0
 800cdc0:	f7f5 fbac 	bl	800251c <__aeabi_i2d>
 800cdc4:	000b      	movs	r3, r1
 800cdc6:	0002      	movs	r2, r0
 800cdc8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800cdca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cdcc:	f7f4 ff3e 	bl	8001c4c <__aeabi_dsub>
 800cdd0:	3430      	adds	r4, #48	@ 0x30
 800cdd2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cdd4:	702c      	strb	r4, [r5, #0]
 800cdd6:	3501      	adds	r5, #1
 800cdd8:	0006      	movs	r6, r0
 800cdda:	000f      	movs	r7, r1
 800cddc:	42ab      	cmp	r3, r5
 800cdde:	d12a      	bne.n	800ce36 <_dtoa_r+0x662>
 800cde0:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800cde2:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800cde4:	9b08      	ldr	r3, [sp, #32]
 800cde6:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800cde8:	469c      	mov	ip, r3
 800cdea:	2200      	movs	r2, #0
 800cdec:	4b42      	ldr	r3, [pc, #264]	@ (800cef8 <_dtoa_r+0x724>)
 800cdee:	4464      	add	r4, ip
 800cdf0:	f7f3 fc46 	bl	8000680 <__aeabi_dadd>
 800cdf4:	0002      	movs	r2, r0
 800cdf6:	000b      	movs	r3, r1
 800cdf8:	0030      	movs	r0, r6
 800cdfa:	0039      	movs	r1, r7
 800cdfc:	f7f3 fb40 	bl	8000480 <__aeabi_dcmpgt>
 800ce00:	2800      	cmp	r0, #0
 800ce02:	d000      	beq.n	800ce06 <_dtoa_r+0x632>
 800ce04:	e07c      	b.n	800cf00 <_dtoa_r+0x72c>
 800ce06:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ce08:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ce0a:	2000      	movs	r0, #0
 800ce0c:	493a      	ldr	r1, [pc, #232]	@ (800cef8 <_dtoa_r+0x724>)
 800ce0e:	f7f4 ff1d 	bl	8001c4c <__aeabi_dsub>
 800ce12:	0002      	movs	r2, r0
 800ce14:	000b      	movs	r3, r1
 800ce16:	0030      	movs	r0, r6
 800ce18:	0039      	movs	r1, r7
 800ce1a:	f7f3 fb1d 	bl	8000458 <__aeabi_dcmplt>
 800ce1e:	2800      	cmp	r0, #0
 800ce20:	d100      	bne.n	800ce24 <_dtoa_r+0x650>
 800ce22:	e710      	b.n	800cc46 <_dtoa_r+0x472>
 800ce24:	0023      	movs	r3, r4
 800ce26:	3c01      	subs	r4, #1
 800ce28:	7822      	ldrb	r2, [r4, #0]
 800ce2a:	2a30      	cmp	r2, #48	@ 0x30
 800ce2c:	d0fa      	beq.n	800ce24 <_dtoa_r+0x650>
 800ce2e:	001c      	movs	r4, r3
 800ce30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce32:	9304      	str	r3, [sp, #16]
 800ce34:	e042      	b.n	800cebc <_dtoa_r+0x6e8>
 800ce36:	2200      	movs	r2, #0
 800ce38:	4b2b      	ldr	r3, [pc, #172]	@ (800cee8 <_dtoa_r+0x714>)
 800ce3a:	f7f4 fc21 	bl	8001680 <__aeabi_dmul>
 800ce3e:	900a      	str	r0, [sp, #40]	@ 0x28
 800ce40:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ce42:	e7b8      	b.n	800cdb6 <_dtoa_r+0x5e2>
 800ce44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce46:	9d08      	ldr	r5, [sp, #32]
 800ce48:	3b01      	subs	r3, #1
 800ce4a:	195b      	adds	r3, r3, r5
 800ce4c:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ce4e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ce50:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce52:	9a06      	ldr	r2, [sp, #24]
 800ce54:	9b07      	ldr	r3, [sp, #28]
 800ce56:	0030      	movs	r0, r6
 800ce58:	0039      	movs	r1, r7
 800ce5a:	f7f3 ffd7 	bl	8000e0c <__aeabi_ddiv>
 800ce5e:	f7f5 fb21 	bl	80024a4 <__aeabi_d2iz>
 800ce62:	9009      	str	r0, [sp, #36]	@ 0x24
 800ce64:	f7f5 fb5a 	bl	800251c <__aeabi_i2d>
 800ce68:	9a06      	ldr	r2, [sp, #24]
 800ce6a:	9b07      	ldr	r3, [sp, #28]
 800ce6c:	f7f4 fc08 	bl	8001680 <__aeabi_dmul>
 800ce70:	0002      	movs	r2, r0
 800ce72:	000b      	movs	r3, r1
 800ce74:	0030      	movs	r0, r6
 800ce76:	0039      	movs	r1, r7
 800ce78:	f7f4 fee8 	bl	8001c4c <__aeabi_dsub>
 800ce7c:	002b      	movs	r3, r5
 800ce7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce80:	3501      	adds	r5, #1
 800ce82:	3230      	adds	r2, #48	@ 0x30
 800ce84:	701a      	strb	r2, [r3, #0]
 800ce86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce88:	002c      	movs	r4, r5
 800ce8a:	429a      	cmp	r2, r3
 800ce8c:	d14b      	bne.n	800cf26 <_dtoa_r+0x752>
 800ce8e:	0002      	movs	r2, r0
 800ce90:	000b      	movs	r3, r1
 800ce92:	f7f3 fbf5 	bl	8000680 <__aeabi_dadd>
 800ce96:	9a06      	ldr	r2, [sp, #24]
 800ce98:	9b07      	ldr	r3, [sp, #28]
 800ce9a:	0006      	movs	r6, r0
 800ce9c:	000f      	movs	r7, r1
 800ce9e:	f7f3 faef 	bl	8000480 <__aeabi_dcmpgt>
 800cea2:	2800      	cmp	r0, #0
 800cea4:	d12a      	bne.n	800cefc <_dtoa_r+0x728>
 800cea6:	9a06      	ldr	r2, [sp, #24]
 800cea8:	9b07      	ldr	r3, [sp, #28]
 800ceaa:	0030      	movs	r0, r6
 800ceac:	0039      	movs	r1, r7
 800ceae:	f7f3 facd 	bl	800044c <__aeabi_dcmpeq>
 800ceb2:	2800      	cmp	r0, #0
 800ceb4:	d002      	beq.n	800cebc <_dtoa_r+0x6e8>
 800ceb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ceb8:	07dd      	lsls	r5, r3, #31
 800ceba:	d41f      	bmi.n	800cefc <_dtoa_r+0x728>
 800cebc:	9905      	ldr	r1, [sp, #20]
 800cebe:	9803      	ldr	r0, [sp, #12]
 800cec0:	f000 fbc2 	bl	800d648 <_Bfree>
 800cec4:	2300      	movs	r3, #0
 800cec6:	7023      	strb	r3, [r4, #0]
 800cec8:	9b04      	ldr	r3, [sp, #16]
 800ceca:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800cecc:	3301      	adds	r3, #1
 800cece:	6013      	str	r3, [r2, #0]
 800ced0:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d100      	bne.n	800ced8 <_dtoa_r+0x704>
 800ced6:	e4c7      	b.n	800c868 <_dtoa_r+0x94>
 800ced8:	601c      	str	r4, [r3, #0]
 800ceda:	e4c5      	b.n	800c868 <_dtoa_r+0x94>
 800cedc:	0800e870 	.word	0x0800e870
 800cee0:	0800e848 	.word	0x0800e848
 800cee4:	3ff00000 	.word	0x3ff00000
 800cee8:	40240000 	.word	0x40240000
 800ceec:	401c0000 	.word	0x401c0000
 800cef0:	fcc00000 	.word	0xfcc00000
 800cef4:	40140000 	.word	0x40140000
 800cef8:	3fe00000 	.word	0x3fe00000
 800cefc:	9b04      	ldr	r3, [sp, #16]
 800cefe:	930c      	str	r3, [sp, #48]	@ 0x30
 800cf00:	0023      	movs	r3, r4
 800cf02:	001c      	movs	r4, r3
 800cf04:	3b01      	subs	r3, #1
 800cf06:	781a      	ldrb	r2, [r3, #0]
 800cf08:	2a39      	cmp	r2, #57	@ 0x39
 800cf0a:	d108      	bne.n	800cf1e <_dtoa_r+0x74a>
 800cf0c:	9a08      	ldr	r2, [sp, #32]
 800cf0e:	429a      	cmp	r2, r3
 800cf10:	d1f7      	bne.n	800cf02 <_dtoa_r+0x72e>
 800cf12:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cf14:	9908      	ldr	r1, [sp, #32]
 800cf16:	3201      	adds	r2, #1
 800cf18:	920c      	str	r2, [sp, #48]	@ 0x30
 800cf1a:	2230      	movs	r2, #48	@ 0x30
 800cf1c:	700a      	strb	r2, [r1, #0]
 800cf1e:	781a      	ldrb	r2, [r3, #0]
 800cf20:	3201      	adds	r2, #1
 800cf22:	701a      	strb	r2, [r3, #0]
 800cf24:	e784      	b.n	800ce30 <_dtoa_r+0x65c>
 800cf26:	2200      	movs	r2, #0
 800cf28:	4bc6      	ldr	r3, [pc, #792]	@ (800d244 <_dtoa_r+0xa70>)
 800cf2a:	f7f4 fba9 	bl	8001680 <__aeabi_dmul>
 800cf2e:	2200      	movs	r2, #0
 800cf30:	2300      	movs	r3, #0
 800cf32:	0006      	movs	r6, r0
 800cf34:	000f      	movs	r7, r1
 800cf36:	f7f3 fa89 	bl	800044c <__aeabi_dcmpeq>
 800cf3a:	2800      	cmp	r0, #0
 800cf3c:	d089      	beq.n	800ce52 <_dtoa_r+0x67e>
 800cf3e:	e7bd      	b.n	800cebc <_dtoa_r+0x6e8>
 800cf40:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800cf42:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800cf44:	9c06      	ldr	r4, [sp, #24]
 800cf46:	2f00      	cmp	r7, #0
 800cf48:	d014      	beq.n	800cf74 <_dtoa_r+0x7a0>
 800cf4a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800cf4c:	2a01      	cmp	r2, #1
 800cf4e:	dd00      	ble.n	800cf52 <_dtoa_r+0x77e>
 800cf50:	e0e4      	b.n	800d11c <_dtoa_r+0x948>
 800cf52:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800cf54:	2a00      	cmp	r2, #0
 800cf56:	d100      	bne.n	800cf5a <_dtoa_r+0x786>
 800cf58:	e0da      	b.n	800d110 <_dtoa_r+0x93c>
 800cf5a:	4abb      	ldr	r2, [pc, #748]	@ (800d248 <_dtoa_r+0xa74>)
 800cf5c:	189b      	adds	r3, r3, r2
 800cf5e:	9a06      	ldr	r2, [sp, #24]
 800cf60:	2101      	movs	r1, #1
 800cf62:	18d2      	adds	r2, r2, r3
 800cf64:	9206      	str	r2, [sp, #24]
 800cf66:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf68:	9803      	ldr	r0, [sp, #12]
 800cf6a:	18d3      	adds	r3, r2, r3
 800cf6c:	930d      	str	r3, [sp, #52]	@ 0x34
 800cf6e:	f000 fc23 	bl	800d7b8 <__i2b>
 800cf72:	0007      	movs	r7, r0
 800cf74:	2c00      	cmp	r4, #0
 800cf76:	d00e      	beq.n	800cf96 <_dtoa_r+0x7c2>
 800cf78:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	dd0b      	ble.n	800cf96 <_dtoa_r+0x7c2>
 800cf7e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf80:	0023      	movs	r3, r4
 800cf82:	4294      	cmp	r4, r2
 800cf84:	dd00      	ble.n	800cf88 <_dtoa_r+0x7b4>
 800cf86:	0013      	movs	r3, r2
 800cf88:	9a06      	ldr	r2, [sp, #24]
 800cf8a:	1ae4      	subs	r4, r4, r3
 800cf8c:	1ad2      	subs	r2, r2, r3
 800cf8e:	9206      	str	r2, [sp, #24]
 800cf90:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf92:	1ad3      	subs	r3, r2, r3
 800cf94:	930d      	str	r3, [sp, #52]	@ 0x34
 800cf96:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d021      	beq.n	800cfe0 <_dtoa_r+0x80c>
 800cf9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d100      	bne.n	800cfa4 <_dtoa_r+0x7d0>
 800cfa2:	e0d3      	b.n	800d14c <_dtoa_r+0x978>
 800cfa4:	9e05      	ldr	r6, [sp, #20]
 800cfa6:	2d00      	cmp	r5, #0
 800cfa8:	d014      	beq.n	800cfd4 <_dtoa_r+0x800>
 800cfaa:	0039      	movs	r1, r7
 800cfac:	002a      	movs	r2, r5
 800cfae:	9803      	ldr	r0, [sp, #12]
 800cfb0:	f000 fcc4 	bl	800d93c <__pow5mult>
 800cfb4:	9a05      	ldr	r2, [sp, #20]
 800cfb6:	0001      	movs	r1, r0
 800cfb8:	0007      	movs	r7, r0
 800cfba:	9803      	ldr	r0, [sp, #12]
 800cfbc:	f000 fc14 	bl	800d7e8 <__multiply>
 800cfc0:	0006      	movs	r6, r0
 800cfc2:	9905      	ldr	r1, [sp, #20]
 800cfc4:	9803      	ldr	r0, [sp, #12]
 800cfc6:	f000 fb3f 	bl	800d648 <_Bfree>
 800cfca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cfcc:	9605      	str	r6, [sp, #20]
 800cfce:	1b5b      	subs	r3, r3, r5
 800cfd0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cfd2:	d005      	beq.n	800cfe0 <_dtoa_r+0x80c>
 800cfd4:	0031      	movs	r1, r6
 800cfd6:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cfd8:	9803      	ldr	r0, [sp, #12]
 800cfda:	f000 fcaf 	bl	800d93c <__pow5mult>
 800cfde:	9005      	str	r0, [sp, #20]
 800cfe0:	2101      	movs	r1, #1
 800cfe2:	9803      	ldr	r0, [sp, #12]
 800cfe4:	f000 fbe8 	bl	800d7b8 <__i2b>
 800cfe8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cfea:	0006      	movs	r6, r0
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d100      	bne.n	800cff2 <_dtoa_r+0x81e>
 800cff0:	e1bc      	b.n	800d36c <_dtoa_r+0xb98>
 800cff2:	001a      	movs	r2, r3
 800cff4:	0001      	movs	r1, r0
 800cff6:	9803      	ldr	r0, [sp, #12]
 800cff8:	f000 fca0 	bl	800d93c <__pow5mult>
 800cffc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800cffe:	0006      	movs	r6, r0
 800d000:	2500      	movs	r5, #0
 800d002:	2b01      	cmp	r3, #1
 800d004:	dc16      	bgt.n	800d034 <_dtoa_r+0x860>
 800d006:	2500      	movs	r5, #0
 800d008:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d00a:	42ab      	cmp	r3, r5
 800d00c:	d10e      	bne.n	800d02c <_dtoa_r+0x858>
 800d00e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d010:	031b      	lsls	r3, r3, #12
 800d012:	42ab      	cmp	r3, r5
 800d014:	d10a      	bne.n	800d02c <_dtoa_r+0x858>
 800d016:	4b8d      	ldr	r3, [pc, #564]	@ (800d24c <_dtoa_r+0xa78>)
 800d018:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d01a:	4213      	tst	r3, r2
 800d01c:	d006      	beq.n	800d02c <_dtoa_r+0x858>
 800d01e:	9b06      	ldr	r3, [sp, #24]
 800d020:	3501      	adds	r5, #1
 800d022:	3301      	adds	r3, #1
 800d024:	9306      	str	r3, [sp, #24]
 800d026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d028:	3301      	adds	r3, #1
 800d02a:	930d      	str	r3, [sp, #52]	@ 0x34
 800d02c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d02e:	2001      	movs	r0, #1
 800d030:	2b00      	cmp	r3, #0
 800d032:	d008      	beq.n	800d046 <_dtoa_r+0x872>
 800d034:	6933      	ldr	r3, [r6, #16]
 800d036:	3303      	adds	r3, #3
 800d038:	009b      	lsls	r3, r3, #2
 800d03a:	18f3      	adds	r3, r6, r3
 800d03c:	6858      	ldr	r0, [r3, #4]
 800d03e:	f000 fb6b 	bl	800d718 <__hi0bits>
 800d042:	2320      	movs	r3, #32
 800d044:	1a18      	subs	r0, r3, r0
 800d046:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d048:	1818      	adds	r0, r3, r0
 800d04a:	0002      	movs	r2, r0
 800d04c:	231f      	movs	r3, #31
 800d04e:	401a      	ands	r2, r3
 800d050:	4218      	tst	r0, r3
 800d052:	d100      	bne.n	800d056 <_dtoa_r+0x882>
 800d054:	e081      	b.n	800d15a <_dtoa_r+0x986>
 800d056:	3301      	adds	r3, #1
 800d058:	1a9b      	subs	r3, r3, r2
 800d05a:	2b04      	cmp	r3, #4
 800d05c:	dd79      	ble.n	800d152 <_dtoa_r+0x97e>
 800d05e:	231c      	movs	r3, #28
 800d060:	1a9b      	subs	r3, r3, r2
 800d062:	9a06      	ldr	r2, [sp, #24]
 800d064:	18e4      	adds	r4, r4, r3
 800d066:	18d2      	adds	r2, r2, r3
 800d068:	9206      	str	r2, [sp, #24]
 800d06a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d06c:	18d3      	adds	r3, r2, r3
 800d06e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d070:	9b06      	ldr	r3, [sp, #24]
 800d072:	2b00      	cmp	r3, #0
 800d074:	dd05      	ble.n	800d082 <_dtoa_r+0x8ae>
 800d076:	001a      	movs	r2, r3
 800d078:	9905      	ldr	r1, [sp, #20]
 800d07a:	9803      	ldr	r0, [sp, #12]
 800d07c:	f000 fcba 	bl	800d9f4 <__lshift>
 800d080:	9005      	str	r0, [sp, #20]
 800d082:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d084:	2b00      	cmp	r3, #0
 800d086:	dd05      	ble.n	800d094 <_dtoa_r+0x8c0>
 800d088:	0031      	movs	r1, r6
 800d08a:	001a      	movs	r2, r3
 800d08c:	9803      	ldr	r0, [sp, #12]
 800d08e:	f000 fcb1 	bl	800d9f4 <__lshift>
 800d092:	0006      	movs	r6, r0
 800d094:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d096:	2b00      	cmp	r3, #0
 800d098:	d061      	beq.n	800d15e <_dtoa_r+0x98a>
 800d09a:	0031      	movs	r1, r6
 800d09c:	9805      	ldr	r0, [sp, #20]
 800d09e:	f000 fd15 	bl	800dacc <__mcmp>
 800d0a2:	2800      	cmp	r0, #0
 800d0a4:	da5b      	bge.n	800d15e <_dtoa_r+0x98a>
 800d0a6:	9b04      	ldr	r3, [sp, #16]
 800d0a8:	220a      	movs	r2, #10
 800d0aa:	3b01      	subs	r3, #1
 800d0ac:	930c      	str	r3, [sp, #48]	@ 0x30
 800d0ae:	9905      	ldr	r1, [sp, #20]
 800d0b0:	2300      	movs	r3, #0
 800d0b2:	9803      	ldr	r0, [sp, #12]
 800d0b4:	f000 faec 	bl	800d690 <__multadd>
 800d0b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d0ba:	9005      	str	r0, [sp, #20]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d100      	bne.n	800d0c2 <_dtoa_r+0x8ee>
 800d0c0:	e15b      	b.n	800d37a <_dtoa_r+0xba6>
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	0039      	movs	r1, r7
 800d0c6:	220a      	movs	r2, #10
 800d0c8:	9803      	ldr	r0, [sp, #12]
 800d0ca:	f000 fae1 	bl	800d690 <__multadd>
 800d0ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0d0:	0007      	movs	r7, r0
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	dc4d      	bgt.n	800d172 <_dtoa_r+0x99e>
 800d0d6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d0d8:	2b02      	cmp	r3, #2
 800d0da:	dd46      	ble.n	800d16a <_dtoa_r+0x996>
 800d0dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d000      	beq.n	800d0e4 <_dtoa_r+0x910>
 800d0e2:	e5db      	b.n	800cc9c <_dtoa_r+0x4c8>
 800d0e4:	0031      	movs	r1, r6
 800d0e6:	2205      	movs	r2, #5
 800d0e8:	9803      	ldr	r0, [sp, #12]
 800d0ea:	f000 fad1 	bl	800d690 <__multadd>
 800d0ee:	0006      	movs	r6, r0
 800d0f0:	0001      	movs	r1, r0
 800d0f2:	9805      	ldr	r0, [sp, #20]
 800d0f4:	f000 fcea 	bl	800dacc <__mcmp>
 800d0f8:	2800      	cmp	r0, #0
 800d0fa:	dc00      	bgt.n	800d0fe <_dtoa_r+0x92a>
 800d0fc:	e5ce      	b.n	800cc9c <_dtoa_r+0x4c8>
 800d0fe:	9b08      	ldr	r3, [sp, #32]
 800d100:	9a08      	ldr	r2, [sp, #32]
 800d102:	1c5c      	adds	r4, r3, #1
 800d104:	2331      	movs	r3, #49	@ 0x31
 800d106:	7013      	strb	r3, [r2, #0]
 800d108:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d10a:	3301      	adds	r3, #1
 800d10c:	930c      	str	r3, [sp, #48]	@ 0x30
 800d10e:	e5c9      	b.n	800cca4 <_dtoa_r+0x4d0>
 800d110:	2336      	movs	r3, #54	@ 0x36
 800d112:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d114:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800d116:	1a9b      	subs	r3, r3, r2
 800d118:	9c06      	ldr	r4, [sp, #24]
 800d11a:	e720      	b.n	800cf5e <_dtoa_r+0x78a>
 800d11c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d11e:	1e5d      	subs	r5, r3, #1
 800d120:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d122:	42ab      	cmp	r3, r5
 800d124:	db08      	blt.n	800d138 <_dtoa_r+0x964>
 800d126:	1b5d      	subs	r5, r3, r5
 800d128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	daf4      	bge.n	800d118 <_dtoa_r+0x944>
 800d12e:	9b06      	ldr	r3, [sp, #24]
 800d130:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d132:	1a9c      	subs	r4, r3, r2
 800d134:	2300      	movs	r3, #0
 800d136:	e712      	b.n	800cf5e <_dtoa_r+0x78a>
 800d138:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d13a:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800d13c:	1aeb      	subs	r3, r5, r3
 800d13e:	18d3      	adds	r3, r2, r3
 800d140:	9314      	str	r3, [sp, #80]	@ 0x50
 800d142:	950f      	str	r5, [sp, #60]	@ 0x3c
 800d144:	9c06      	ldr	r4, [sp, #24]
 800d146:	2500      	movs	r5, #0
 800d148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d14a:	e708      	b.n	800cf5e <_dtoa_r+0x78a>
 800d14c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d14e:	9905      	ldr	r1, [sp, #20]
 800d150:	e742      	b.n	800cfd8 <_dtoa_r+0x804>
 800d152:	2b04      	cmp	r3, #4
 800d154:	d08c      	beq.n	800d070 <_dtoa_r+0x89c>
 800d156:	331c      	adds	r3, #28
 800d158:	e783      	b.n	800d062 <_dtoa_r+0x88e>
 800d15a:	0013      	movs	r3, r2
 800d15c:	e7fb      	b.n	800d156 <_dtoa_r+0x982>
 800d15e:	9b04      	ldr	r3, [sp, #16]
 800d160:	930c      	str	r3, [sp, #48]	@ 0x30
 800d162:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d164:	930e      	str	r3, [sp, #56]	@ 0x38
 800d166:	2b00      	cmp	r3, #0
 800d168:	ddb5      	ble.n	800d0d6 <_dtoa_r+0x902>
 800d16a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d100      	bne.n	800d172 <_dtoa_r+0x99e>
 800d170:	e107      	b.n	800d382 <_dtoa_r+0xbae>
 800d172:	2c00      	cmp	r4, #0
 800d174:	dd05      	ble.n	800d182 <_dtoa_r+0x9ae>
 800d176:	0039      	movs	r1, r7
 800d178:	0022      	movs	r2, r4
 800d17a:	9803      	ldr	r0, [sp, #12]
 800d17c:	f000 fc3a 	bl	800d9f4 <__lshift>
 800d180:	0007      	movs	r7, r0
 800d182:	9704      	str	r7, [sp, #16]
 800d184:	2d00      	cmp	r5, #0
 800d186:	d020      	beq.n	800d1ca <_dtoa_r+0x9f6>
 800d188:	6879      	ldr	r1, [r7, #4]
 800d18a:	9803      	ldr	r0, [sp, #12]
 800d18c:	f000 fa18 	bl	800d5c0 <_Balloc>
 800d190:	1e04      	subs	r4, r0, #0
 800d192:	d10c      	bne.n	800d1ae <_dtoa_r+0x9da>
 800d194:	0022      	movs	r2, r4
 800d196:	4b2e      	ldr	r3, [pc, #184]	@ (800d250 <_dtoa_r+0xa7c>)
 800d198:	482e      	ldr	r0, [pc, #184]	@ (800d254 <_dtoa_r+0xa80>)
 800d19a:	492f      	ldr	r1, [pc, #188]	@ (800d258 <_dtoa_r+0xa84>)
 800d19c:	f7ff fb2f 	bl	800c7fe <_dtoa_r+0x2a>
 800d1a0:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800d1a2:	0037      	movs	r7, r6
 800d1a4:	e7ab      	b.n	800d0fe <_dtoa_r+0x92a>
 800d1a6:	9b04      	ldr	r3, [sp, #16]
 800d1a8:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800d1aa:	930c      	str	r3, [sp, #48]	@ 0x30
 800d1ac:	e7f9      	b.n	800d1a2 <_dtoa_r+0x9ce>
 800d1ae:	0039      	movs	r1, r7
 800d1b0:	693a      	ldr	r2, [r7, #16]
 800d1b2:	310c      	adds	r1, #12
 800d1b4:	3202      	adds	r2, #2
 800d1b6:	0092      	lsls	r2, r2, #2
 800d1b8:	300c      	adds	r0, #12
 800d1ba:	f7ff fa7d 	bl	800c6b8 <memcpy>
 800d1be:	2201      	movs	r2, #1
 800d1c0:	0021      	movs	r1, r4
 800d1c2:	9803      	ldr	r0, [sp, #12]
 800d1c4:	f000 fc16 	bl	800d9f4 <__lshift>
 800d1c8:	9004      	str	r0, [sp, #16]
 800d1ca:	9b08      	ldr	r3, [sp, #32]
 800d1cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d1ce:	9306      	str	r3, [sp, #24]
 800d1d0:	3b01      	subs	r3, #1
 800d1d2:	189b      	adds	r3, r3, r2
 800d1d4:	2201      	movs	r2, #1
 800d1d6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d1d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d1da:	4013      	ands	r3, r2
 800d1dc:	930e      	str	r3, [sp, #56]	@ 0x38
 800d1de:	0031      	movs	r1, r6
 800d1e0:	9805      	ldr	r0, [sp, #20]
 800d1e2:	f7ff fa72 	bl	800c6ca <quorem>
 800d1e6:	0039      	movs	r1, r7
 800d1e8:	0005      	movs	r5, r0
 800d1ea:	900a      	str	r0, [sp, #40]	@ 0x28
 800d1ec:	9805      	ldr	r0, [sp, #20]
 800d1ee:	f000 fc6d 	bl	800dacc <__mcmp>
 800d1f2:	9a04      	ldr	r2, [sp, #16]
 800d1f4:	900d      	str	r0, [sp, #52]	@ 0x34
 800d1f6:	0031      	movs	r1, r6
 800d1f8:	9803      	ldr	r0, [sp, #12]
 800d1fa:	f000 fc83 	bl	800db04 <__mdiff>
 800d1fe:	2201      	movs	r2, #1
 800d200:	68c3      	ldr	r3, [r0, #12]
 800d202:	0004      	movs	r4, r0
 800d204:	3530      	adds	r5, #48	@ 0x30
 800d206:	9209      	str	r2, [sp, #36]	@ 0x24
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d104      	bne.n	800d216 <_dtoa_r+0xa42>
 800d20c:	0001      	movs	r1, r0
 800d20e:	9805      	ldr	r0, [sp, #20]
 800d210:	f000 fc5c 	bl	800dacc <__mcmp>
 800d214:	9009      	str	r0, [sp, #36]	@ 0x24
 800d216:	0021      	movs	r1, r4
 800d218:	9803      	ldr	r0, [sp, #12]
 800d21a:	f000 fa15 	bl	800d648 <_Bfree>
 800d21e:	9b06      	ldr	r3, [sp, #24]
 800d220:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d222:	1c5c      	adds	r4, r3, #1
 800d224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d226:	4313      	orrs	r3, r2
 800d228:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d22a:	4313      	orrs	r3, r2
 800d22c:	d116      	bne.n	800d25c <_dtoa_r+0xa88>
 800d22e:	2d39      	cmp	r5, #57	@ 0x39
 800d230:	d02f      	beq.n	800d292 <_dtoa_r+0xabe>
 800d232:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d234:	2b00      	cmp	r3, #0
 800d236:	dd01      	ble.n	800d23c <_dtoa_r+0xa68>
 800d238:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800d23a:	3531      	adds	r5, #49	@ 0x31
 800d23c:	9b06      	ldr	r3, [sp, #24]
 800d23e:	701d      	strb	r5, [r3, #0]
 800d240:	e532      	b.n	800cca8 <_dtoa_r+0x4d4>
 800d242:	46c0      	nop			@ (mov r8, r8)
 800d244:	40240000 	.word	0x40240000
 800d248:	00000433 	.word	0x00000433
 800d24c:	7ff00000 	.word	0x7ff00000
 800d250:	0800e778 	.word	0x0800e778
 800d254:	0800e720 	.word	0x0800e720
 800d258:	000002ef 	.word	0x000002ef
 800d25c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d25e:	2b00      	cmp	r3, #0
 800d260:	db04      	blt.n	800d26c <_dtoa_r+0xa98>
 800d262:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d264:	4313      	orrs	r3, r2
 800d266:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d268:	4313      	orrs	r3, r2
 800d26a:	d11e      	bne.n	800d2aa <_dtoa_r+0xad6>
 800d26c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d26e:	2b00      	cmp	r3, #0
 800d270:	dde4      	ble.n	800d23c <_dtoa_r+0xa68>
 800d272:	9905      	ldr	r1, [sp, #20]
 800d274:	2201      	movs	r2, #1
 800d276:	9803      	ldr	r0, [sp, #12]
 800d278:	f000 fbbc 	bl	800d9f4 <__lshift>
 800d27c:	0031      	movs	r1, r6
 800d27e:	9005      	str	r0, [sp, #20]
 800d280:	f000 fc24 	bl	800dacc <__mcmp>
 800d284:	2800      	cmp	r0, #0
 800d286:	dc02      	bgt.n	800d28e <_dtoa_r+0xaba>
 800d288:	d1d8      	bne.n	800d23c <_dtoa_r+0xa68>
 800d28a:	07eb      	lsls	r3, r5, #31
 800d28c:	d5d6      	bpl.n	800d23c <_dtoa_r+0xa68>
 800d28e:	2d39      	cmp	r5, #57	@ 0x39
 800d290:	d1d2      	bne.n	800d238 <_dtoa_r+0xa64>
 800d292:	2339      	movs	r3, #57	@ 0x39
 800d294:	9a06      	ldr	r2, [sp, #24]
 800d296:	7013      	strb	r3, [r2, #0]
 800d298:	0023      	movs	r3, r4
 800d29a:	001c      	movs	r4, r3
 800d29c:	3b01      	subs	r3, #1
 800d29e:	781a      	ldrb	r2, [r3, #0]
 800d2a0:	2a39      	cmp	r2, #57	@ 0x39
 800d2a2:	d050      	beq.n	800d346 <_dtoa_r+0xb72>
 800d2a4:	3201      	adds	r2, #1
 800d2a6:	701a      	strb	r2, [r3, #0]
 800d2a8:	e4fe      	b.n	800cca8 <_dtoa_r+0x4d4>
 800d2aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	dd03      	ble.n	800d2b8 <_dtoa_r+0xae4>
 800d2b0:	2d39      	cmp	r5, #57	@ 0x39
 800d2b2:	d0ee      	beq.n	800d292 <_dtoa_r+0xabe>
 800d2b4:	3501      	adds	r5, #1
 800d2b6:	e7c1      	b.n	800d23c <_dtoa_r+0xa68>
 800d2b8:	9b06      	ldr	r3, [sp, #24]
 800d2ba:	9a06      	ldr	r2, [sp, #24]
 800d2bc:	701d      	strb	r5, [r3, #0]
 800d2be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	d02b      	beq.n	800d31c <_dtoa_r+0xb48>
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	220a      	movs	r2, #10
 800d2c8:	9905      	ldr	r1, [sp, #20]
 800d2ca:	9803      	ldr	r0, [sp, #12]
 800d2cc:	f000 f9e0 	bl	800d690 <__multadd>
 800d2d0:	9b04      	ldr	r3, [sp, #16]
 800d2d2:	9005      	str	r0, [sp, #20]
 800d2d4:	429f      	cmp	r7, r3
 800d2d6:	d109      	bne.n	800d2ec <_dtoa_r+0xb18>
 800d2d8:	0039      	movs	r1, r7
 800d2da:	2300      	movs	r3, #0
 800d2dc:	220a      	movs	r2, #10
 800d2de:	9803      	ldr	r0, [sp, #12]
 800d2e0:	f000 f9d6 	bl	800d690 <__multadd>
 800d2e4:	0007      	movs	r7, r0
 800d2e6:	9004      	str	r0, [sp, #16]
 800d2e8:	9406      	str	r4, [sp, #24]
 800d2ea:	e778      	b.n	800d1de <_dtoa_r+0xa0a>
 800d2ec:	0039      	movs	r1, r7
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	220a      	movs	r2, #10
 800d2f2:	9803      	ldr	r0, [sp, #12]
 800d2f4:	f000 f9cc 	bl	800d690 <__multadd>
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	0007      	movs	r7, r0
 800d2fc:	220a      	movs	r2, #10
 800d2fe:	9904      	ldr	r1, [sp, #16]
 800d300:	9803      	ldr	r0, [sp, #12]
 800d302:	f000 f9c5 	bl	800d690 <__multadd>
 800d306:	9004      	str	r0, [sp, #16]
 800d308:	e7ee      	b.n	800d2e8 <_dtoa_r+0xb14>
 800d30a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d30c:	2401      	movs	r4, #1
 800d30e:	2b00      	cmp	r3, #0
 800d310:	dd00      	ble.n	800d314 <_dtoa_r+0xb40>
 800d312:	001c      	movs	r4, r3
 800d314:	9704      	str	r7, [sp, #16]
 800d316:	2700      	movs	r7, #0
 800d318:	9b08      	ldr	r3, [sp, #32]
 800d31a:	191c      	adds	r4, r3, r4
 800d31c:	9905      	ldr	r1, [sp, #20]
 800d31e:	2201      	movs	r2, #1
 800d320:	9803      	ldr	r0, [sp, #12]
 800d322:	f000 fb67 	bl	800d9f4 <__lshift>
 800d326:	0031      	movs	r1, r6
 800d328:	9005      	str	r0, [sp, #20]
 800d32a:	f000 fbcf 	bl	800dacc <__mcmp>
 800d32e:	2800      	cmp	r0, #0
 800d330:	dcb2      	bgt.n	800d298 <_dtoa_r+0xac4>
 800d332:	d101      	bne.n	800d338 <_dtoa_r+0xb64>
 800d334:	07ed      	lsls	r5, r5, #31
 800d336:	d4af      	bmi.n	800d298 <_dtoa_r+0xac4>
 800d338:	0023      	movs	r3, r4
 800d33a:	001c      	movs	r4, r3
 800d33c:	3b01      	subs	r3, #1
 800d33e:	781a      	ldrb	r2, [r3, #0]
 800d340:	2a30      	cmp	r2, #48	@ 0x30
 800d342:	d0fa      	beq.n	800d33a <_dtoa_r+0xb66>
 800d344:	e4b0      	b.n	800cca8 <_dtoa_r+0x4d4>
 800d346:	9a08      	ldr	r2, [sp, #32]
 800d348:	429a      	cmp	r2, r3
 800d34a:	d1a6      	bne.n	800d29a <_dtoa_r+0xac6>
 800d34c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d34e:	3301      	adds	r3, #1
 800d350:	930c      	str	r3, [sp, #48]	@ 0x30
 800d352:	2331      	movs	r3, #49	@ 0x31
 800d354:	7013      	strb	r3, [r2, #0]
 800d356:	e4a7      	b.n	800cca8 <_dtoa_r+0x4d4>
 800d358:	4b14      	ldr	r3, [pc, #80]	@ (800d3ac <_dtoa_r+0xbd8>)
 800d35a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800d35c:	9308      	str	r3, [sp, #32]
 800d35e:	4b14      	ldr	r3, [pc, #80]	@ (800d3b0 <_dtoa_r+0xbdc>)
 800d360:	2a00      	cmp	r2, #0
 800d362:	d001      	beq.n	800d368 <_dtoa_r+0xb94>
 800d364:	f7ff fa7e 	bl	800c864 <_dtoa_r+0x90>
 800d368:	f7ff fa7e 	bl	800c868 <_dtoa_r+0x94>
 800d36c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d36e:	2b01      	cmp	r3, #1
 800d370:	dc00      	bgt.n	800d374 <_dtoa_r+0xba0>
 800d372:	e648      	b.n	800d006 <_dtoa_r+0x832>
 800d374:	2001      	movs	r0, #1
 800d376:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800d378:	e665      	b.n	800d046 <_dtoa_r+0x872>
 800d37a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	dc00      	bgt.n	800d382 <_dtoa_r+0xbae>
 800d380:	e6a9      	b.n	800d0d6 <_dtoa_r+0x902>
 800d382:	2400      	movs	r4, #0
 800d384:	0031      	movs	r1, r6
 800d386:	9805      	ldr	r0, [sp, #20]
 800d388:	f7ff f99f 	bl	800c6ca <quorem>
 800d38c:	9b08      	ldr	r3, [sp, #32]
 800d38e:	3030      	adds	r0, #48	@ 0x30
 800d390:	5518      	strb	r0, [r3, r4]
 800d392:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d394:	3401      	adds	r4, #1
 800d396:	0005      	movs	r5, r0
 800d398:	42a3      	cmp	r3, r4
 800d39a:	ddb6      	ble.n	800d30a <_dtoa_r+0xb36>
 800d39c:	2300      	movs	r3, #0
 800d39e:	220a      	movs	r2, #10
 800d3a0:	9905      	ldr	r1, [sp, #20]
 800d3a2:	9803      	ldr	r0, [sp, #12]
 800d3a4:	f000 f974 	bl	800d690 <__multadd>
 800d3a8:	9005      	str	r0, [sp, #20]
 800d3aa:	e7eb      	b.n	800d384 <_dtoa_r+0xbb0>
 800d3ac:	0800e6fc 	.word	0x0800e6fc
 800d3b0:	0800e704 	.word	0x0800e704

0800d3b4 <_free_r>:
 800d3b4:	b570      	push	{r4, r5, r6, lr}
 800d3b6:	0005      	movs	r5, r0
 800d3b8:	1e0c      	subs	r4, r1, #0
 800d3ba:	d010      	beq.n	800d3de <_free_r+0x2a>
 800d3bc:	3c04      	subs	r4, #4
 800d3be:	6823      	ldr	r3, [r4, #0]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	da00      	bge.n	800d3c6 <_free_r+0x12>
 800d3c4:	18e4      	adds	r4, r4, r3
 800d3c6:	0028      	movs	r0, r5
 800d3c8:	f000 f8ea 	bl	800d5a0 <__malloc_lock>
 800d3cc:	4a1d      	ldr	r2, [pc, #116]	@ (800d444 <_free_r+0x90>)
 800d3ce:	6813      	ldr	r3, [r2, #0]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d105      	bne.n	800d3e0 <_free_r+0x2c>
 800d3d4:	6063      	str	r3, [r4, #4]
 800d3d6:	6014      	str	r4, [r2, #0]
 800d3d8:	0028      	movs	r0, r5
 800d3da:	f000 f8e9 	bl	800d5b0 <__malloc_unlock>
 800d3de:	bd70      	pop	{r4, r5, r6, pc}
 800d3e0:	42a3      	cmp	r3, r4
 800d3e2:	d908      	bls.n	800d3f6 <_free_r+0x42>
 800d3e4:	6820      	ldr	r0, [r4, #0]
 800d3e6:	1821      	adds	r1, r4, r0
 800d3e8:	428b      	cmp	r3, r1
 800d3ea:	d1f3      	bne.n	800d3d4 <_free_r+0x20>
 800d3ec:	6819      	ldr	r1, [r3, #0]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	1809      	adds	r1, r1, r0
 800d3f2:	6021      	str	r1, [r4, #0]
 800d3f4:	e7ee      	b.n	800d3d4 <_free_r+0x20>
 800d3f6:	001a      	movs	r2, r3
 800d3f8:	685b      	ldr	r3, [r3, #4]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d001      	beq.n	800d402 <_free_r+0x4e>
 800d3fe:	42a3      	cmp	r3, r4
 800d400:	d9f9      	bls.n	800d3f6 <_free_r+0x42>
 800d402:	6811      	ldr	r1, [r2, #0]
 800d404:	1850      	adds	r0, r2, r1
 800d406:	42a0      	cmp	r0, r4
 800d408:	d10b      	bne.n	800d422 <_free_r+0x6e>
 800d40a:	6820      	ldr	r0, [r4, #0]
 800d40c:	1809      	adds	r1, r1, r0
 800d40e:	1850      	adds	r0, r2, r1
 800d410:	6011      	str	r1, [r2, #0]
 800d412:	4283      	cmp	r3, r0
 800d414:	d1e0      	bne.n	800d3d8 <_free_r+0x24>
 800d416:	6818      	ldr	r0, [r3, #0]
 800d418:	685b      	ldr	r3, [r3, #4]
 800d41a:	1841      	adds	r1, r0, r1
 800d41c:	6011      	str	r1, [r2, #0]
 800d41e:	6053      	str	r3, [r2, #4]
 800d420:	e7da      	b.n	800d3d8 <_free_r+0x24>
 800d422:	42a0      	cmp	r0, r4
 800d424:	d902      	bls.n	800d42c <_free_r+0x78>
 800d426:	230c      	movs	r3, #12
 800d428:	602b      	str	r3, [r5, #0]
 800d42a:	e7d5      	b.n	800d3d8 <_free_r+0x24>
 800d42c:	6820      	ldr	r0, [r4, #0]
 800d42e:	1821      	adds	r1, r4, r0
 800d430:	428b      	cmp	r3, r1
 800d432:	d103      	bne.n	800d43c <_free_r+0x88>
 800d434:	6819      	ldr	r1, [r3, #0]
 800d436:	685b      	ldr	r3, [r3, #4]
 800d438:	1809      	adds	r1, r1, r0
 800d43a:	6021      	str	r1, [r4, #0]
 800d43c:	6063      	str	r3, [r4, #4]
 800d43e:	6054      	str	r4, [r2, #4]
 800d440:	e7ca      	b.n	800d3d8 <_free_r+0x24>
 800d442:	46c0      	nop			@ (mov r8, r8)
 800d444:	20001e7c 	.word	0x20001e7c

0800d448 <malloc>:
 800d448:	b510      	push	{r4, lr}
 800d44a:	4b03      	ldr	r3, [pc, #12]	@ (800d458 <malloc+0x10>)
 800d44c:	0001      	movs	r1, r0
 800d44e:	6818      	ldr	r0, [r3, #0]
 800d450:	f000 f826 	bl	800d4a0 <_malloc_r>
 800d454:	bd10      	pop	{r4, pc}
 800d456:	46c0      	nop			@ (mov r8, r8)
 800d458:	2000001c 	.word	0x2000001c

0800d45c <sbrk_aligned>:
 800d45c:	b570      	push	{r4, r5, r6, lr}
 800d45e:	4e0f      	ldr	r6, [pc, #60]	@ (800d49c <sbrk_aligned+0x40>)
 800d460:	000d      	movs	r5, r1
 800d462:	6831      	ldr	r1, [r6, #0]
 800d464:	0004      	movs	r4, r0
 800d466:	2900      	cmp	r1, #0
 800d468:	d102      	bne.n	800d470 <sbrk_aligned+0x14>
 800d46a:	f000 fedb 	bl	800e224 <_sbrk_r>
 800d46e:	6030      	str	r0, [r6, #0]
 800d470:	0029      	movs	r1, r5
 800d472:	0020      	movs	r0, r4
 800d474:	f000 fed6 	bl	800e224 <_sbrk_r>
 800d478:	1c43      	adds	r3, r0, #1
 800d47a:	d103      	bne.n	800d484 <sbrk_aligned+0x28>
 800d47c:	2501      	movs	r5, #1
 800d47e:	426d      	negs	r5, r5
 800d480:	0028      	movs	r0, r5
 800d482:	bd70      	pop	{r4, r5, r6, pc}
 800d484:	2303      	movs	r3, #3
 800d486:	1cc5      	adds	r5, r0, #3
 800d488:	439d      	bics	r5, r3
 800d48a:	42a8      	cmp	r0, r5
 800d48c:	d0f8      	beq.n	800d480 <sbrk_aligned+0x24>
 800d48e:	1a29      	subs	r1, r5, r0
 800d490:	0020      	movs	r0, r4
 800d492:	f000 fec7 	bl	800e224 <_sbrk_r>
 800d496:	3001      	adds	r0, #1
 800d498:	d1f2      	bne.n	800d480 <sbrk_aligned+0x24>
 800d49a:	e7ef      	b.n	800d47c <sbrk_aligned+0x20>
 800d49c:	20001e78 	.word	0x20001e78

0800d4a0 <_malloc_r>:
 800d4a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4a2:	2203      	movs	r2, #3
 800d4a4:	1ccb      	adds	r3, r1, #3
 800d4a6:	4393      	bics	r3, r2
 800d4a8:	3308      	adds	r3, #8
 800d4aa:	0005      	movs	r5, r0
 800d4ac:	001f      	movs	r7, r3
 800d4ae:	2b0c      	cmp	r3, #12
 800d4b0:	d234      	bcs.n	800d51c <_malloc_r+0x7c>
 800d4b2:	270c      	movs	r7, #12
 800d4b4:	42b9      	cmp	r1, r7
 800d4b6:	d833      	bhi.n	800d520 <_malloc_r+0x80>
 800d4b8:	0028      	movs	r0, r5
 800d4ba:	f000 f871 	bl	800d5a0 <__malloc_lock>
 800d4be:	4e37      	ldr	r6, [pc, #220]	@ (800d59c <_malloc_r+0xfc>)
 800d4c0:	6833      	ldr	r3, [r6, #0]
 800d4c2:	001c      	movs	r4, r3
 800d4c4:	2c00      	cmp	r4, #0
 800d4c6:	d12f      	bne.n	800d528 <_malloc_r+0x88>
 800d4c8:	0039      	movs	r1, r7
 800d4ca:	0028      	movs	r0, r5
 800d4cc:	f7ff ffc6 	bl	800d45c <sbrk_aligned>
 800d4d0:	0004      	movs	r4, r0
 800d4d2:	1c43      	adds	r3, r0, #1
 800d4d4:	d15f      	bne.n	800d596 <_malloc_r+0xf6>
 800d4d6:	6834      	ldr	r4, [r6, #0]
 800d4d8:	9400      	str	r4, [sp, #0]
 800d4da:	9b00      	ldr	r3, [sp, #0]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d14a      	bne.n	800d576 <_malloc_r+0xd6>
 800d4e0:	2c00      	cmp	r4, #0
 800d4e2:	d052      	beq.n	800d58a <_malloc_r+0xea>
 800d4e4:	6823      	ldr	r3, [r4, #0]
 800d4e6:	0028      	movs	r0, r5
 800d4e8:	18e3      	adds	r3, r4, r3
 800d4ea:	9900      	ldr	r1, [sp, #0]
 800d4ec:	9301      	str	r3, [sp, #4]
 800d4ee:	f000 fe99 	bl	800e224 <_sbrk_r>
 800d4f2:	9b01      	ldr	r3, [sp, #4]
 800d4f4:	4283      	cmp	r3, r0
 800d4f6:	d148      	bne.n	800d58a <_malloc_r+0xea>
 800d4f8:	6823      	ldr	r3, [r4, #0]
 800d4fa:	0028      	movs	r0, r5
 800d4fc:	1aff      	subs	r7, r7, r3
 800d4fe:	0039      	movs	r1, r7
 800d500:	f7ff ffac 	bl	800d45c <sbrk_aligned>
 800d504:	3001      	adds	r0, #1
 800d506:	d040      	beq.n	800d58a <_malloc_r+0xea>
 800d508:	6823      	ldr	r3, [r4, #0]
 800d50a:	19db      	adds	r3, r3, r7
 800d50c:	6023      	str	r3, [r4, #0]
 800d50e:	6833      	ldr	r3, [r6, #0]
 800d510:	685a      	ldr	r2, [r3, #4]
 800d512:	2a00      	cmp	r2, #0
 800d514:	d133      	bne.n	800d57e <_malloc_r+0xde>
 800d516:	9b00      	ldr	r3, [sp, #0]
 800d518:	6033      	str	r3, [r6, #0]
 800d51a:	e019      	b.n	800d550 <_malloc_r+0xb0>
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	dac9      	bge.n	800d4b4 <_malloc_r+0x14>
 800d520:	230c      	movs	r3, #12
 800d522:	602b      	str	r3, [r5, #0]
 800d524:	2000      	movs	r0, #0
 800d526:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d528:	6821      	ldr	r1, [r4, #0]
 800d52a:	1bc9      	subs	r1, r1, r7
 800d52c:	d420      	bmi.n	800d570 <_malloc_r+0xd0>
 800d52e:	290b      	cmp	r1, #11
 800d530:	d90a      	bls.n	800d548 <_malloc_r+0xa8>
 800d532:	19e2      	adds	r2, r4, r7
 800d534:	6027      	str	r7, [r4, #0]
 800d536:	42a3      	cmp	r3, r4
 800d538:	d104      	bne.n	800d544 <_malloc_r+0xa4>
 800d53a:	6032      	str	r2, [r6, #0]
 800d53c:	6863      	ldr	r3, [r4, #4]
 800d53e:	6011      	str	r1, [r2, #0]
 800d540:	6053      	str	r3, [r2, #4]
 800d542:	e005      	b.n	800d550 <_malloc_r+0xb0>
 800d544:	605a      	str	r2, [r3, #4]
 800d546:	e7f9      	b.n	800d53c <_malloc_r+0x9c>
 800d548:	6862      	ldr	r2, [r4, #4]
 800d54a:	42a3      	cmp	r3, r4
 800d54c:	d10e      	bne.n	800d56c <_malloc_r+0xcc>
 800d54e:	6032      	str	r2, [r6, #0]
 800d550:	0028      	movs	r0, r5
 800d552:	f000 f82d 	bl	800d5b0 <__malloc_unlock>
 800d556:	0020      	movs	r0, r4
 800d558:	2207      	movs	r2, #7
 800d55a:	300b      	adds	r0, #11
 800d55c:	1d23      	adds	r3, r4, #4
 800d55e:	4390      	bics	r0, r2
 800d560:	1ac2      	subs	r2, r0, r3
 800d562:	4298      	cmp	r0, r3
 800d564:	d0df      	beq.n	800d526 <_malloc_r+0x86>
 800d566:	1a1b      	subs	r3, r3, r0
 800d568:	50a3      	str	r3, [r4, r2]
 800d56a:	e7dc      	b.n	800d526 <_malloc_r+0x86>
 800d56c:	605a      	str	r2, [r3, #4]
 800d56e:	e7ef      	b.n	800d550 <_malloc_r+0xb0>
 800d570:	0023      	movs	r3, r4
 800d572:	6864      	ldr	r4, [r4, #4]
 800d574:	e7a6      	b.n	800d4c4 <_malloc_r+0x24>
 800d576:	9c00      	ldr	r4, [sp, #0]
 800d578:	6863      	ldr	r3, [r4, #4]
 800d57a:	9300      	str	r3, [sp, #0]
 800d57c:	e7ad      	b.n	800d4da <_malloc_r+0x3a>
 800d57e:	001a      	movs	r2, r3
 800d580:	685b      	ldr	r3, [r3, #4]
 800d582:	42a3      	cmp	r3, r4
 800d584:	d1fb      	bne.n	800d57e <_malloc_r+0xde>
 800d586:	2300      	movs	r3, #0
 800d588:	e7da      	b.n	800d540 <_malloc_r+0xa0>
 800d58a:	230c      	movs	r3, #12
 800d58c:	0028      	movs	r0, r5
 800d58e:	602b      	str	r3, [r5, #0]
 800d590:	f000 f80e 	bl	800d5b0 <__malloc_unlock>
 800d594:	e7c6      	b.n	800d524 <_malloc_r+0x84>
 800d596:	6007      	str	r7, [r0, #0]
 800d598:	e7da      	b.n	800d550 <_malloc_r+0xb0>
 800d59a:	46c0      	nop			@ (mov r8, r8)
 800d59c:	20001e7c 	.word	0x20001e7c

0800d5a0 <__malloc_lock>:
 800d5a0:	b510      	push	{r4, lr}
 800d5a2:	4802      	ldr	r0, [pc, #8]	@ (800d5ac <__malloc_lock+0xc>)
 800d5a4:	f7ff f87b 	bl	800c69e <__retarget_lock_acquire_recursive>
 800d5a8:	bd10      	pop	{r4, pc}
 800d5aa:	46c0      	nop			@ (mov r8, r8)
 800d5ac:	20001e74 	.word	0x20001e74

0800d5b0 <__malloc_unlock>:
 800d5b0:	b510      	push	{r4, lr}
 800d5b2:	4802      	ldr	r0, [pc, #8]	@ (800d5bc <__malloc_unlock+0xc>)
 800d5b4:	f7ff f874 	bl	800c6a0 <__retarget_lock_release_recursive>
 800d5b8:	bd10      	pop	{r4, pc}
 800d5ba:	46c0      	nop			@ (mov r8, r8)
 800d5bc:	20001e74 	.word	0x20001e74

0800d5c0 <_Balloc>:
 800d5c0:	b570      	push	{r4, r5, r6, lr}
 800d5c2:	69c5      	ldr	r5, [r0, #28]
 800d5c4:	0006      	movs	r6, r0
 800d5c6:	000c      	movs	r4, r1
 800d5c8:	2d00      	cmp	r5, #0
 800d5ca:	d10e      	bne.n	800d5ea <_Balloc+0x2a>
 800d5cc:	2010      	movs	r0, #16
 800d5ce:	f7ff ff3b 	bl	800d448 <malloc>
 800d5d2:	1e02      	subs	r2, r0, #0
 800d5d4:	61f0      	str	r0, [r6, #28]
 800d5d6:	d104      	bne.n	800d5e2 <_Balloc+0x22>
 800d5d8:	216b      	movs	r1, #107	@ 0x6b
 800d5da:	4b19      	ldr	r3, [pc, #100]	@ (800d640 <_Balloc+0x80>)
 800d5dc:	4819      	ldr	r0, [pc, #100]	@ (800d644 <_Balloc+0x84>)
 800d5de:	f000 fe33 	bl	800e248 <__assert_func>
 800d5e2:	6045      	str	r5, [r0, #4]
 800d5e4:	6085      	str	r5, [r0, #8]
 800d5e6:	6005      	str	r5, [r0, #0]
 800d5e8:	60c5      	str	r5, [r0, #12]
 800d5ea:	69f5      	ldr	r5, [r6, #28]
 800d5ec:	68eb      	ldr	r3, [r5, #12]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d013      	beq.n	800d61a <_Balloc+0x5a>
 800d5f2:	69f3      	ldr	r3, [r6, #28]
 800d5f4:	00a2      	lsls	r2, r4, #2
 800d5f6:	68db      	ldr	r3, [r3, #12]
 800d5f8:	189b      	adds	r3, r3, r2
 800d5fa:	6818      	ldr	r0, [r3, #0]
 800d5fc:	2800      	cmp	r0, #0
 800d5fe:	d118      	bne.n	800d632 <_Balloc+0x72>
 800d600:	2101      	movs	r1, #1
 800d602:	000d      	movs	r5, r1
 800d604:	40a5      	lsls	r5, r4
 800d606:	1d6a      	adds	r2, r5, #5
 800d608:	0030      	movs	r0, r6
 800d60a:	0092      	lsls	r2, r2, #2
 800d60c:	f000 fe3a 	bl	800e284 <_calloc_r>
 800d610:	2800      	cmp	r0, #0
 800d612:	d00c      	beq.n	800d62e <_Balloc+0x6e>
 800d614:	6044      	str	r4, [r0, #4]
 800d616:	6085      	str	r5, [r0, #8]
 800d618:	e00d      	b.n	800d636 <_Balloc+0x76>
 800d61a:	2221      	movs	r2, #33	@ 0x21
 800d61c:	2104      	movs	r1, #4
 800d61e:	0030      	movs	r0, r6
 800d620:	f000 fe30 	bl	800e284 <_calloc_r>
 800d624:	69f3      	ldr	r3, [r6, #28]
 800d626:	60e8      	str	r0, [r5, #12]
 800d628:	68db      	ldr	r3, [r3, #12]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d1e1      	bne.n	800d5f2 <_Balloc+0x32>
 800d62e:	2000      	movs	r0, #0
 800d630:	bd70      	pop	{r4, r5, r6, pc}
 800d632:	6802      	ldr	r2, [r0, #0]
 800d634:	601a      	str	r2, [r3, #0]
 800d636:	2300      	movs	r3, #0
 800d638:	6103      	str	r3, [r0, #16]
 800d63a:	60c3      	str	r3, [r0, #12]
 800d63c:	e7f8      	b.n	800d630 <_Balloc+0x70>
 800d63e:	46c0      	nop			@ (mov r8, r8)
 800d640:	0800e709 	.word	0x0800e709
 800d644:	0800e789 	.word	0x0800e789

0800d648 <_Bfree>:
 800d648:	b570      	push	{r4, r5, r6, lr}
 800d64a:	69c6      	ldr	r6, [r0, #28]
 800d64c:	0005      	movs	r5, r0
 800d64e:	000c      	movs	r4, r1
 800d650:	2e00      	cmp	r6, #0
 800d652:	d10e      	bne.n	800d672 <_Bfree+0x2a>
 800d654:	2010      	movs	r0, #16
 800d656:	f7ff fef7 	bl	800d448 <malloc>
 800d65a:	1e02      	subs	r2, r0, #0
 800d65c:	61e8      	str	r0, [r5, #28]
 800d65e:	d104      	bne.n	800d66a <_Bfree+0x22>
 800d660:	218f      	movs	r1, #143	@ 0x8f
 800d662:	4b09      	ldr	r3, [pc, #36]	@ (800d688 <_Bfree+0x40>)
 800d664:	4809      	ldr	r0, [pc, #36]	@ (800d68c <_Bfree+0x44>)
 800d666:	f000 fdef 	bl	800e248 <__assert_func>
 800d66a:	6046      	str	r6, [r0, #4]
 800d66c:	6086      	str	r6, [r0, #8]
 800d66e:	6006      	str	r6, [r0, #0]
 800d670:	60c6      	str	r6, [r0, #12]
 800d672:	2c00      	cmp	r4, #0
 800d674:	d007      	beq.n	800d686 <_Bfree+0x3e>
 800d676:	69eb      	ldr	r3, [r5, #28]
 800d678:	6862      	ldr	r2, [r4, #4]
 800d67a:	68db      	ldr	r3, [r3, #12]
 800d67c:	0092      	lsls	r2, r2, #2
 800d67e:	189b      	adds	r3, r3, r2
 800d680:	681a      	ldr	r2, [r3, #0]
 800d682:	6022      	str	r2, [r4, #0]
 800d684:	601c      	str	r4, [r3, #0]
 800d686:	bd70      	pop	{r4, r5, r6, pc}
 800d688:	0800e709 	.word	0x0800e709
 800d68c:	0800e789 	.word	0x0800e789

0800d690 <__multadd>:
 800d690:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d692:	000f      	movs	r7, r1
 800d694:	9001      	str	r0, [sp, #4]
 800d696:	000c      	movs	r4, r1
 800d698:	001e      	movs	r6, r3
 800d69a:	2000      	movs	r0, #0
 800d69c:	690d      	ldr	r5, [r1, #16]
 800d69e:	3714      	adds	r7, #20
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	3001      	adds	r0, #1
 800d6a4:	b299      	uxth	r1, r3
 800d6a6:	4351      	muls	r1, r2
 800d6a8:	0c1b      	lsrs	r3, r3, #16
 800d6aa:	4353      	muls	r3, r2
 800d6ac:	1989      	adds	r1, r1, r6
 800d6ae:	0c0e      	lsrs	r6, r1, #16
 800d6b0:	199b      	adds	r3, r3, r6
 800d6b2:	0c1e      	lsrs	r6, r3, #16
 800d6b4:	b289      	uxth	r1, r1
 800d6b6:	041b      	lsls	r3, r3, #16
 800d6b8:	185b      	adds	r3, r3, r1
 800d6ba:	c708      	stmia	r7!, {r3}
 800d6bc:	4285      	cmp	r5, r0
 800d6be:	dcef      	bgt.n	800d6a0 <__multadd+0x10>
 800d6c0:	2e00      	cmp	r6, #0
 800d6c2:	d022      	beq.n	800d70a <__multadd+0x7a>
 800d6c4:	68a3      	ldr	r3, [r4, #8]
 800d6c6:	42ab      	cmp	r3, r5
 800d6c8:	dc19      	bgt.n	800d6fe <__multadd+0x6e>
 800d6ca:	6861      	ldr	r1, [r4, #4]
 800d6cc:	9801      	ldr	r0, [sp, #4]
 800d6ce:	3101      	adds	r1, #1
 800d6d0:	f7ff ff76 	bl	800d5c0 <_Balloc>
 800d6d4:	1e07      	subs	r7, r0, #0
 800d6d6:	d105      	bne.n	800d6e4 <__multadd+0x54>
 800d6d8:	003a      	movs	r2, r7
 800d6da:	21ba      	movs	r1, #186	@ 0xba
 800d6dc:	4b0c      	ldr	r3, [pc, #48]	@ (800d710 <__multadd+0x80>)
 800d6de:	480d      	ldr	r0, [pc, #52]	@ (800d714 <__multadd+0x84>)
 800d6e0:	f000 fdb2 	bl	800e248 <__assert_func>
 800d6e4:	0021      	movs	r1, r4
 800d6e6:	6922      	ldr	r2, [r4, #16]
 800d6e8:	310c      	adds	r1, #12
 800d6ea:	3202      	adds	r2, #2
 800d6ec:	0092      	lsls	r2, r2, #2
 800d6ee:	300c      	adds	r0, #12
 800d6f0:	f7fe ffe2 	bl	800c6b8 <memcpy>
 800d6f4:	0021      	movs	r1, r4
 800d6f6:	9801      	ldr	r0, [sp, #4]
 800d6f8:	f7ff ffa6 	bl	800d648 <_Bfree>
 800d6fc:	003c      	movs	r4, r7
 800d6fe:	1d2b      	adds	r3, r5, #4
 800d700:	009b      	lsls	r3, r3, #2
 800d702:	18e3      	adds	r3, r4, r3
 800d704:	3501      	adds	r5, #1
 800d706:	605e      	str	r6, [r3, #4]
 800d708:	6125      	str	r5, [r4, #16]
 800d70a:	0020      	movs	r0, r4
 800d70c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d70e:	46c0      	nop			@ (mov r8, r8)
 800d710:	0800e778 	.word	0x0800e778
 800d714:	0800e789 	.word	0x0800e789

0800d718 <__hi0bits>:
 800d718:	2280      	movs	r2, #128	@ 0x80
 800d71a:	0003      	movs	r3, r0
 800d71c:	0252      	lsls	r2, r2, #9
 800d71e:	2000      	movs	r0, #0
 800d720:	4293      	cmp	r3, r2
 800d722:	d201      	bcs.n	800d728 <__hi0bits+0x10>
 800d724:	041b      	lsls	r3, r3, #16
 800d726:	3010      	adds	r0, #16
 800d728:	2280      	movs	r2, #128	@ 0x80
 800d72a:	0452      	lsls	r2, r2, #17
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d201      	bcs.n	800d734 <__hi0bits+0x1c>
 800d730:	3008      	adds	r0, #8
 800d732:	021b      	lsls	r3, r3, #8
 800d734:	2280      	movs	r2, #128	@ 0x80
 800d736:	0552      	lsls	r2, r2, #21
 800d738:	4293      	cmp	r3, r2
 800d73a:	d201      	bcs.n	800d740 <__hi0bits+0x28>
 800d73c:	3004      	adds	r0, #4
 800d73e:	011b      	lsls	r3, r3, #4
 800d740:	2280      	movs	r2, #128	@ 0x80
 800d742:	05d2      	lsls	r2, r2, #23
 800d744:	4293      	cmp	r3, r2
 800d746:	d201      	bcs.n	800d74c <__hi0bits+0x34>
 800d748:	3002      	adds	r0, #2
 800d74a:	009b      	lsls	r3, r3, #2
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	db03      	blt.n	800d758 <__hi0bits+0x40>
 800d750:	3001      	adds	r0, #1
 800d752:	4213      	tst	r3, r2
 800d754:	d100      	bne.n	800d758 <__hi0bits+0x40>
 800d756:	2020      	movs	r0, #32
 800d758:	4770      	bx	lr

0800d75a <__lo0bits>:
 800d75a:	6803      	ldr	r3, [r0, #0]
 800d75c:	0001      	movs	r1, r0
 800d75e:	2207      	movs	r2, #7
 800d760:	0018      	movs	r0, r3
 800d762:	4010      	ands	r0, r2
 800d764:	4213      	tst	r3, r2
 800d766:	d00d      	beq.n	800d784 <__lo0bits+0x2a>
 800d768:	3a06      	subs	r2, #6
 800d76a:	2000      	movs	r0, #0
 800d76c:	4213      	tst	r3, r2
 800d76e:	d105      	bne.n	800d77c <__lo0bits+0x22>
 800d770:	3002      	adds	r0, #2
 800d772:	4203      	tst	r3, r0
 800d774:	d003      	beq.n	800d77e <__lo0bits+0x24>
 800d776:	40d3      	lsrs	r3, r2
 800d778:	0010      	movs	r0, r2
 800d77a:	600b      	str	r3, [r1, #0]
 800d77c:	4770      	bx	lr
 800d77e:	089b      	lsrs	r3, r3, #2
 800d780:	600b      	str	r3, [r1, #0]
 800d782:	e7fb      	b.n	800d77c <__lo0bits+0x22>
 800d784:	b29a      	uxth	r2, r3
 800d786:	2a00      	cmp	r2, #0
 800d788:	d101      	bne.n	800d78e <__lo0bits+0x34>
 800d78a:	2010      	movs	r0, #16
 800d78c:	0c1b      	lsrs	r3, r3, #16
 800d78e:	b2da      	uxtb	r2, r3
 800d790:	2a00      	cmp	r2, #0
 800d792:	d101      	bne.n	800d798 <__lo0bits+0x3e>
 800d794:	3008      	adds	r0, #8
 800d796:	0a1b      	lsrs	r3, r3, #8
 800d798:	071a      	lsls	r2, r3, #28
 800d79a:	d101      	bne.n	800d7a0 <__lo0bits+0x46>
 800d79c:	3004      	adds	r0, #4
 800d79e:	091b      	lsrs	r3, r3, #4
 800d7a0:	079a      	lsls	r2, r3, #30
 800d7a2:	d101      	bne.n	800d7a8 <__lo0bits+0x4e>
 800d7a4:	3002      	adds	r0, #2
 800d7a6:	089b      	lsrs	r3, r3, #2
 800d7a8:	07da      	lsls	r2, r3, #31
 800d7aa:	d4e9      	bmi.n	800d780 <__lo0bits+0x26>
 800d7ac:	3001      	adds	r0, #1
 800d7ae:	085b      	lsrs	r3, r3, #1
 800d7b0:	d1e6      	bne.n	800d780 <__lo0bits+0x26>
 800d7b2:	2020      	movs	r0, #32
 800d7b4:	e7e2      	b.n	800d77c <__lo0bits+0x22>
	...

0800d7b8 <__i2b>:
 800d7b8:	b510      	push	{r4, lr}
 800d7ba:	000c      	movs	r4, r1
 800d7bc:	2101      	movs	r1, #1
 800d7be:	f7ff feff 	bl	800d5c0 <_Balloc>
 800d7c2:	2800      	cmp	r0, #0
 800d7c4:	d107      	bne.n	800d7d6 <__i2b+0x1e>
 800d7c6:	2146      	movs	r1, #70	@ 0x46
 800d7c8:	4c05      	ldr	r4, [pc, #20]	@ (800d7e0 <__i2b+0x28>)
 800d7ca:	0002      	movs	r2, r0
 800d7cc:	4b05      	ldr	r3, [pc, #20]	@ (800d7e4 <__i2b+0x2c>)
 800d7ce:	0020      	movs	r0, r4
 800d7d0:	31ff      	adds	r1, #255	@ 0xff
 800d7d2:	f000 fd39 	bl	800e248 <__assert_func>
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	6144      	str	r4, [r0, #20]
 800d7da:	6103      	str	r3, [r0, #16]
 800d7dc:	bd10      	pop	{r4, pc}
 800d7de:	46c0      	nop			@ (mov r8, r8)
 800d7e0:	0800e789 	.word	0x0800e789
 800d7e4:	0800e778 	.word	0x0800e778

0800d7e8 <__multiply>:
 800d7e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d7ea:	0014      	movs	r4, r2
 800d7ec:	690a      	ldr	r2, [r1, #16]
 800d7ee:	6923      	ldr	r3, [r4, #16]
 800d7f0:	000d      	movs	r5, r1
 800d7f2:	b089      	sub	sp, #36	@ 0x24
 800d7f4:	429a      	cmp	r2, r3
 800d7f6:	db02      	blt.n	800d7fe <__multiply+0x16>
 800d7f8:	0023      	movs	r3, r4
 800d7fa:	000c      	movs	r4, r1
 800d7fc:	001d      	movs	r5, r3
 800d7fe:	6927      	ldr	r7, [r4, #16]
 800d800:	692e      	ldr	r6, [r5, #16]
 800d802:	6861      	ldr	r1, [r4, #4]
 800d804:	19bb      	adds	r3, r7, r6
 800d806:	9300      	str	r3, [sp, #0]
 800d808:	68a3      	ldr	r3, [r4, #8]
 800d80a:	19ba      	adds	r2, r7, r6
 800d80c:	4293      	cmp	r3, r2
 800d80e:	da00      	bge.n	800d812 <__multiply+0x2a>
 800d810:	3101      	adds	r1, #1
 800d812:	f7ff fed5 	bl	800d5c0 <_Balloc>
 800d816:	4684      	mov	ip, r0
 800d818:	2800      	cmp	r0, #0
 800d81a:	d106      	bne.n	800d82a <__multiply+0x42>
 800d81c:	21b1      	movs	r1, #177	@ 0xb1
 800d81e:	4662      	mov	r2, ip
 800d820:	4b44      	ldr	r3, [pc, #272]	@ (800d934 <__multiply+0x14c>)
 800d822:	4845      	ldr	r0, [pc, #276]	@ (800d938 <__multiply+0x150>)
 800d824:	0049      	lsls	r1, r1, #1
 800d826:	f000 fd0f 	bl	800e248 <__assert_func>
 800d82a:	0002      	movs	r2, r0
 800d82c:	19bb      	adds	r3, r7, r6
 800d82e:	3214      	adds	r2, #20
 800d830:	009b      	lsls	r3, r3, #2
 800d832:	18d3      	adds	r3, r2, r3
 800d834:	9301      	str	r3, [sp, #4]
 800d836:	2100      	movs	r1, #0
 800d838:	0013      	movs	r3, r2
 800d83a:	9801      	ldr	r0, [sp, #4]
 800d83c:	4283      	cmp	r3, r0
 800d83e:	d328      	bcc.n	800d892 <__multiply+0xaa>
 800d840:	0023      	movs	r3, r4
 800d842:	00bf      	lsls	r7, r7, #2
 800d844:	3314      	adds	r3, #20
 800d846:	9304      	str	r3, [sp, #16]
 800d848:	3514      	adds	r5, #20
 800d84a:	19db      	adds	r3, r3, r7
 800d84c:	00b6      	lsls	r6, r6, #2
 800d84e:	9302      	str	r3, [sp, #8]
 800d850:	19ab      	adds	r3, r5, r6
 800d852:	9307      	str	r3, [sp, #28]
 800d854:	2304      	movs	r3, #4
 800d856:	9305      	str	r3, [sp, #20]
 800d858:	0023      	movs	r3, r4
 800d85a:	9902      	ldr	r1, [sp, #8]
 800d85c:	3315      	adds	r3, #21
 800d85e:	4299      	cmp	r1, r3
 800d860:	d305      	bcc.n	800d86e <__multiply+0x86>
 800d862:	1b0c      	subs	r4, r1, r4
 800d864:	3c15      	subs	r4, #21
 800d866:	08a4      	lsrs	r4, r4, #2
 800d868:	3401      	adds	r4, #1
 800d86a:	00a3      	lsls	r3, r4, #2
 800d86c:	9305      	str	r3, [sp, #20]
 800d86e:	9b07      	ldr	r3, [sp, #28]
 800d870:	429d      	cmp	r5, r3
 800d872:	d310      	bcc.n	800d896 <__multiply+0xae>
 800d874:	9b00      	ldr	r3, [sp, #0]
 800d876:	2b00      	cmp	r3, #0
 800d878:	dd05      	ble.n	800d886 <__multiply+0x9e>
 800d87a:	9b01      	ldr	r3, [sp, #4]
 800d87c:	3b04      	subs	r3, #4
 800d87e:	9301      	str	r3, [sp, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d052      	beq.n	800d92c <__multiply+0x144>
 800d886:	4663      	mov	r3, ip
 800d888:	4660      	mov	r0, ip
 800d88a:	9a00      	ldr	r2, [sp, #0]
 800d88c:	611a      	str	r2, [r3, #16]
 800d88e:	b009      	add	sp, #36	@ 0x24
 800d890:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d892:	c302      	stmia	r3!, {r1}
 800d894:	e7d1      	b.n	800d83a <__multiply+0x52>
 800d896:	682c      	ldr	r4, [r5, #0]
 800d898:	b2a4      	uxth	r4, r4
 800d89a:	2c00      	cmp	r4, #0
 800d89c:	d01f      	beq.n	800d8de <__multiply+0xf6>
 800d89e:	2300      	movs	r3, #0
 800d8a0:	0017      	movs	r7, r2
 800d8a2:	9e04      	ldr	r6, [sp, #16]
 800d8a4:	9303      	str	r3, [sp, #12]
 800d8a6:	ce08      	ldmia	r6!, {r3}
 800d8a8:	6839      	ldr	r1, [r7, #0]
 800d8aa:	9306      	str	r3, [sp, #24]
 800d8ac:	466b      	mov	r3, sp
 800d8ae:	8b1b      	ldrh	r3, [r3, #24]
 800d8b0:	b288      	uxth	r0, r1
 800d8b2:	4363      	muls	r3, r4
 800d8b4:	181b      	adds	r3, r3, r0
 800d8b6:	9803      	ldr	r0, [sp, #12]
 800d8b8:	0c09      	lsrs	r1, r1, #16
 800d8ba:	181b      	adds	r3, r3, r0
 800d8bc:	9806      	ldr	r0, [sp, #24]
 800d8be:	0c00      	lsrs	r0, r0, #16
 800d8c0:	4360      	muls	r0, r4
 800d8c2:	1840      	adds	r0, r0, r1
 800d8c4:	0c19      	lsrs	r1, r3, #16
 800d8c6:	1841      	adds	r1, r0, r1
 800d8c8:	0c08      	lsrs	r0, r1, #16
 800d8ca:	b29b      	uxth	r3, r3
 800d8cc:	0409      	lsls	r1, r1, #16
 800d8ce:	4319      	orrs	r1, r3
 800d8d0:	9b02      	ldr	r3, [sp, #8]
 800d8d2:	9003      	str	r0, [sp, #12]
 800d8d4:	c702      	stmia	r7!, {r1}
 800d8d6:	42b3      	cmp	r3, r6
 800d8d8:	d8e5      	bhi.n	800d8a6 <__multiply+0xbe>
 800d8da:	9b05      	ldr	r3, [sp, #20]
 800d8dc:	50d0      	str	r0, [r2, r3]
 800d8de:	682c      	ldr	r4, [r5, #0]
 800d8e0:	0c24      	lsrs	r4, r4, #16
 800d8e2:	d020      	beq.n	800d926 <__multiply+0x13e>
 800d8e4:	2100      	movs	r1, #0
 800d8e6:	0010      	movs	r0, r2
 800d8e8:	6813      	ldr	r3, [r2, #0]
 800d8ea:	9e04      	ldr	r6, [sp, #16]
 800d8ec:	9103      	str	r1, [sp, #12]
 800d8ee:	6831      	ldr	r1, [r6, #0]
 800d8f0:	6807      	ldr	r7, [r0, #0]
 800d8f2:	b289      	uxth	r1, r1
 800d8f4:	4361      	muls	r1, r4
 800d8f6:	0c3f      	lsrs	r7, r7, #16
 800d8f8:	19c9      	adds	r1, r1, r7
 800d8fa:	9f03      	ldr	r7, [sp, #12]
 800d8fc:	b29b      	uxth	r3, r3
 800d8fe:	19c9      	adds	r1, r1, r7
 800d900:	040f      	lsls	r7, r1, #16
 800d902:	431f      	orrs	r7, r3
 800d904:	6007      	str	r7, [r0, #0]
 800d906:	ce80      	ldmia	r6!, {r7}
 800d908:	6843      	ldr	r3, [r0, #4]
 800d90a:	0c3f      	lsrs	r7, r7, #16
 800d90c:	4367      	muls	r7, r4
 800d90e:	b29b      	uxth	r3, r3
 800d910:	0c09      	lsrs	r1, r1, #16
 800d912:	18fb      	adds	r3, r7, r3
 800d914:	185b      	adds	r3, r3, r1
 800d916:	0c19      	lsrs	r1, r3, #16
 800d918:	9103      	str	r1, [sp, #12]
 800d91a:	9902      	ldr	r1, [sp, #8]
 800d91c:	3004      	adds	r0, #4
 800d91e:	42b1      	cmp	r1, r6
 800d920:	d8e5      	bhi.n	800d8ee <__multiply+0x106>
 800d922:	9905      	ldr	r1, [sp, #20]
 800d924:	5053      	str	r3, [r2, r1]
 800d926:	3504      	adds	r5, #4
 800d928:	3204      	adds	r2, #4
 800d92a:	e7a0      	b.n	800d86e <__multiply+0x86>
 800d92c:	9b00      	ldr	r3, [sp, #0]
 800d92e:	3b01      	subs	r3, #1
 800d930:	9300      	str	r3, [sp, #0]
 800d932:	e79f      	b.n	800d874 <__multiply+0x8c>
 800d934:	0800e778 	.word	0x0800e778
 800d938:	0800e789 	.word	0x0800e789

0800d93c <__pow5mult>:
 800d93c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d93e:	2303      	movs	r3, #3
 800d940:	0015      	movs	r5, r2
 800d942:	0007      	movs	r7, r0
 800d944:	000e      	movs	r6, r1
 800d946:	401a      	ands	r2, r3
 800d948:	421d      	tst	r5, r3
 800d94a:	d008      	beq.n	800d95e <__pow5mult+0x22>
 800d94c:	4925      	ldr	r1, [pc, #148]	@ (800d9e4 <__pow5mult+0xa8>)
 800d94e:	3a01      	subs	r2, #1
 800d950:	0092      	lsls	r2, r2, #2
 800d952:	5852      	ldr	r2, [r2, r1]
 800d954:	2300      	movs	r3, #0
 800d956:	0031      	movs	r1, r6
 800d958:	f7ff fe9a 	bl	800d690 <__multadd>
 800d95c:	0006      	movs	r6, r0
 800d95e:	10ad      	asrs	r5, r5, #2
 800d960:	d03d      	beq.n	800d9de <__pow5mult+0xa2>
 800d962:	69fc      	ldr	r4, [r7, #28]
 800d964:	2c00      	cmp	r4, #0
 800d966:	d10f      	bne.n	800d988 <__pow5mult+0x4c>
 800d968:	2010      	movs	r0, #16
 800d96a:	f7ff fd6d 	bl	800d448 <malloc>
 800d96e:	1e02      	subs	r2, r0, #0
 800d970:	61f8      	str	r0, [r7, #28]
 800d972:	d105      	bne.n	800d980 <__pow5mult+0x44>
 800d974:	21b4      	movs	r1, #180	@ 0xb4
 800d976:	4b1c      	ldr	r3, [pc, #112]	@ (800d9e8 <__pow5mult+0xac>)
 800d978:	481c      	ldr	r0, [pc, #112]	@ (800d9ec <__pow5mult+0xb0>)
 800d97a:	31ff      	adds	r1, #255	@ 0xff
 800d97c:	f000 fc64 	bl	800e248 <__assert_func>
 800d980:	6044      	str	r4, [r0, #4]
 800d982:	6084      	str	r4, [r0, #8]
 800d984:	6004      	str	r4, [r0, #0]
 800d986:	60c4      	str	r4, [r0, #12]
 800d988:	69fb      	ldr	r3, [r7, #28]
 800d98a:	689c      	ldr	r4, [r3, #8]
 800d98c:	9301      	str	r3, [sp, #4]
 800d98e:	2c00      	cmp	r4, #0
 800d990:	d108      	bne.n	800d9a4 <__pow5mult+0x68>
 800d992:	0038      	movs	r0, r7
 800d994:	4916      	ldr	r1, [pc, #88]	@ (800d9f0 <__pow5mult+0xb4>)
 800d996:	f7ff ff0f 	bl	800d7b8 <__i2b>
 800d99a:	9b01      	ldr	r3, [sp, #4]
 800d99c:	0004      	movs	r4, r0
 800d99e:	6098      	str	r0, [r3, #8]
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	6003      	str	r3, [r0, #0]
 800d9a4:	2301      	movs	r3, #1
 800d9a6:	421d      	tst	r5, r3
 800d9a8:	d00a      	beq.n	800d9c0 <__pow5mult+0x84>
 800d9aa:	0031      	movs	r1, r6
 800d9ac:	0022      	movs	r2, r4
 800d9ae:	0038      	movs	r0, r7
 800d9b0:	f7ff ff1a 	bl	800d7e8 <__multiply>
 800d9b4:	0031      	movs	r1, r6
 800d9b6:	9001      	str	r0, [sp, #4]
 800d9b8:	0038      	movs	r0, r7
 800d9ba:	f7ff fe45 	bl	800d648 <_Bfree>
 800d9be:	9e01      	ldr	r6, [sp, #4]
 800d9c0:	106d      	asrs	r5, r5, #1
 800d9c2:	d00c      	beq.n	800d9de <__pow5mult+0xa2>
 800d9c4:	6820      	ldr	r0, [r4, #0]
 800d9c6:	2800      	cmp	r0, #0
 800d9c8:	d107      	bne.n	800d9da <__pow5mult+0x9e>
 800d9ca:	0022      	movs	r2, r4
 800d9cc:	0021      	movs	r1, r4
 800d9ce:	0038      	movs	r0, r7
 800d9d0:	f7ff ff0a 	bl	800d7e8 <__multiply>
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	6020      	str	r0, [r4, #0]
 800d9d8:	6003      	str	r3, [r0, #0]
 800d9da:	0004      	movs	r4, r0
 800d9dc:	e7e2      	b.n	800d9a4 <__pow5mult+0x68>
 800d9de:	0030      	movs	r0, r6
 800d9e0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d9e2:	46c0      	nop			@ (mov r8, r8)
 800d9e4:	0800e83c 	.word	0x0800e83c
 800d9e8:	0800e709 	.word	0x0800e709
 800d9ec:	0800e789 	.word	0x0800e789
 800d9f0:	00000271 	.word	0x00000271

0800d9f4 <__lshift>:
 800d9f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9f6:	000c      	movs	r4, r1
 800d9f8:	0016      	movs	r6, r2
 800d9fa:	6923      	ldr	r3, [r4, #16]
 800d9fc:	1157      	asrs	r7, r2, #5
 800d9fe:	b085      	sub	sp, #20
 800da00:	18fb      	adds	r3, r7, r3
 800da02:	9301      	str	r3, [sp, #4]
 800da04:	3301      	adds	r3, #1
 800da06:	9300      	str	r3, [sp, #0]
 800da08:	6849      	ldr	r1, [r1, #4]
 800da0a:	68a3      	ldr	r3, [r4, #8]
 800da0c:	9002      	str	r0, [sp, #8]
 800da0e:	9a00      	ldr	r2, [sp, #0]
 800da10:	4293      	cmp	r3, r2
 800da12:	db10      	blt.n	800da36 <__lshift+0x42>
 800da14:	9802      	ldr	r0, [sp, #8]
 800da16:	f7ff fdd3 	bl	800d5c0 <_Balloc>
 800da1a:	2300      	movs	r3, #0
 800da1c:	0001      	movs	r1, r0
 800da1e:	0005      	movs	r5, r0
 800da20:	001a      	movs	r2, r3
 800da22:	3114      	adds	r1, #20
 800da24:	4298      	cmp	r0, r3
 800da26:	d10c      	bne.n	800da42 <__lshift+0x4e>
 800da28:	21ef      	movs	r1, #239	@ 0xef
 800da2a:	002a      	movs	r2, r5
 800da2c:	4b25      	ldr	r3, [pc, #148]	@ (800dac4 <__lshift+0xd0>)
 800da2e:	4826      	ldr	r0, [pc, #152]	@ (800dac8 <__lshift+0xd4>)
 800da30:	0049      	lsls	r1, r1, #1
 800da32:	f000 fc09 	bl	800e248 <__assert_func>
 800da36:	3101      	adds	r1, #1
 800da38:	005b      	lsls	r3, r3, #1
 800da3a:	e7e8      	b.n	800da0e <__lshift+0x1a>
 800da3c:	0098      	lsls	r0, r3, #2
 800da3e:	500a      	str	r2, [r1, r0]
 800da40:	3301      	adds	r3, #1
 800da42:	42bb      	cmp	r3, r7
 800da44:	dbfa      	blt.n	800da3c <__lshift+0x48>
 800da46:	43fb      	mvns	r3, r7
 800da48:	17db      	asrs	r3, r3, #31
 800da4a:	401f      	ands	r7, r3
 800da4c:	00bf      	lsls	r7, r7, #2
 800da4e:	0023      	movs	r3, r4
 800da50:	201f      	movs	r0, #31
 800da52:	19c9      	adds	r1, r1, r7
 800da54:	0037      	movs	r7, r6
 800da56:	6922      	ldr	r2, [r4, #16]
 800da58:	3314      	adds	r3, #20
 800da5a:	0092      	lsls	r2, r2, #2
 800da5c:	189a      	adds	r2, r3, r2
 800da5e:	4007      	ands	r7, r0
 800da60:	4206      	tst	r6, r0
 800da62:	d029      	beq.n	800dab8 <__lshift+0xc4>
 800da64:	3001      	adds	r0, #1
 800da66:	1bc0      	subs	r0, r0, r7
 800da68:	9003      	str	r0, [sp, #12]
 800da6a:	468c      	mov	ip, r1
 800da6c:	2000      	movs	r0, #0
 800da6e:	681e      	ldr	r6, [r3, #0]
 800da70:	40be      	lsls	r6, r7
 800da72:	4306      	orrs	r6, r0
 800da74:	4660      	mov	r0, ip
 800da76:	c040      	stmia	r0!, {r6}
 800da78:	4684      	mov	ip, r0
 800da7a:	9e03      	ldr	r6, [sp, #12]
 800da7c:	cb01      	ldmia	r3!, {r0}
 800da7e:	40f0      	lsrs	r0, r6
 800da80:	429a      	cmp	r2, r3
 800da82:	d8f4      	bhi.n	800da6e <__lshift+0x7a>
 800da84:	0026      	movs	r6, r4
 800da86:	3615      	adds	r6, #21
 800da88:	2304      	movs	r3, #4
 800da8a:	42b2      	cmp	r2, r6
 800da8c:	d304      	bcc.n	800da98 <__lshift+0xa4>
 800da8e:	1b13      	subs	r3, r2, r4
 800da90:	3b15      	subs	r3, #21
 800da92:	089b      	lsrs	r3, r3, #2
 800da94:	3301      	adds	r3, #1
 800da96:	009b      	lsls	r3, r3, #2
 800da98:	50c8      	str	r0, [r1, r3]
 800da9a:	2800      	cmp	r0, #0
 800da9c:	d002      	beq.n	800daa4 <__lshift+0xb0>
 800da9e:	9b01      	ldr	r3, [sp, #4]
 800daa0:	3302      	adds	r3, #2
 800daa2:	9300      	str	r3, [sp, #0]
 800daa4:	9b00      	ldr	r3, [sp, #0]
 800daa6:	9802      	ldr	r0, [sp, #8]
 800daa8:	3b01      	subs	r3, #1
 800daaa:	0021      	movs	r1, r4
 800daac:	612b      	str	r3, [r5, #16]
 800daae:	f7ff fdcb 	bl	800d648 <_Bfree>
 800dab2:	0028      	movs	r0, r5
 800dab4:	b005      	add	sp, #20
 800dab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dab8:	cb01      	ldmia	r3!, {r0}
 800daba:	c101      	stmia	r1!, {r0}
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d8fb      	bhi.n	800dab8 <__lshift+0xc4>
 800dac0:	e7f0      	b.n	800daa4 <__lshift+0xb0>
 800dac2:	46c0      	nop			@ (mov r8, r8)
 800dac4:	0800e778 	.word	0x0800e778
 800dac8:	0800e789 	.word	0x0800e789

0800dacc <__mcmp>:
 800dacc:	b530      	push	{r4, r5, lr}
 800dace:	690b      	ldr	r3, [r1, #16]
 800dad0:	6904      	ldr	r4, [r0, #16]
 800dad2:	0002      	movs	r2, r0
 800dad4:	1ae0      	subs	r0, r4, r3
 800dad6:	429c      	cmp	r4, r3
 800dad8:	d10f      	bne.n	800dafa <__mcmp+0x2e>
 800dada:	3214      	adds	r2, #20
 800dadc:	009b      	lsls	r3, r3, #2
 800dade:	3114      	adds	r1, #20
 800dae0:	0014      	movs	r4, r2
 800dae2:	18c9      	adds	r1, r1, r3
 800dae4:	18d2      	adds	r2, r2, r3
 800dae6:	3a04      	subs	r2, #4
 800dae8:	3904      	subs	r1, #4
 800daea:	6815      	ldr	r5, [r2, #0]
 800daec:	680b      	ldr	r3, [r1, #0]
 800daee:	429d      	cmp	r5, r3
 800daf0:	d004      	beq.n	800dafc <__mcmp+0x30>
 800daf2:	2001      	movs	r0, #1
 800daf4:	429d      	cmp	r5, r3
 800daf6:	d200      	bcs.n	800dafa <__mcmp+0x2e>
 800daf8:	3802      	subs	r0, #2
 800dafa:	bd30      	pop	{r4, r5, pc}
 800dafc:	4294      	cmp	r4, r2
 800dafe:	d3f2      	bcc.n	800dae6 <__mcmp+0x1a>
 800db00:	e7fb      	b.n	800dafa <__mcmp+0x2e>
	...

0800db04 <__mdiff>:
 800db04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db06:	000c      	movs	r4, r1
 800db08:	b087      	sub	sp, #28
 800db0a:	9000      	str	r0, [sp, #0]
 800db0c:	0011      	movs	r1, r2
 800db0e:	0020      	movs	r0, r4
 800db10:	0017      	movs	r7, r2
 800db12:	f7ff ffdb 	bl	800dacc <__mcmp>
 800db16:	1e05      	subs	r5, r0, #0
 800db18:	d110      	bne.n	800db3c <__mdiff+0x38>
 800db1a:	0001      	movs	r1, r0
 800db1c:	9800      	ldr	r0, [sp, #0]
 800db1e:	f7ff fd4f 	bl	800d5c0 <_Balloc>
 800db22:	1e02      	subs	r2, r0, #0
 800db24:	d104      	bne.n	800db30 <__mdiff+0x2c>
 800db26:	4b40      	ldr	r3, [pc, #256]	@ (800dc28 <__mdiff+0x124>)
 800db28:	4840      	ldr	r0, [pc, #256]	@ (800dc2c <__mdiff+0x128>)
 800db2a:	4941      	ldr	r1, [pc, #260]	@ (800dc30 <__mdiff+0x12c>)
 800db2c:	f000 fb8c 	bl	800e248 <__assert_func>
 800db30:	2301      	movs	r3, #1
 800db32:	6145      	str	r5, [r0, #20]
 800db34:	6103      	str	r3, [r0, #16]
 800db36:	0010      	movs	r0, r2
 800db38:	b007      	add	sp, #28
 800db3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db3c:	2600      	movs	r6, #0
 800db3e:	42b0      	cmp	r0, r6
 800db40:	da03      	bge.n	800db4a <__mdiff+0x46>
 800db42:	0023      	movs	r3, r4
 800db44:	003c      	movs	r4, r7
 800db46:	001f      	movs	r7, r3
 800db48:	3601      	adds	r6, #1
 800db4a:	6861      	ldr	r1, [r4, #4]
 800db4c:	9800      	ldr	r0, [sp, #0]
 800db4e:	f7ff fd37 	bl	800d5c0 <_Balloc>
 800db52:	1e02      	subs	r2, r0, #0
 800db54:	d103      	bne.n	800db5e <__mdiff+0x5a>
 800db56:	4b34      	ldr	r3, [pc, #208]	@ (800dc28 <__mdiff+0x124>)
 800db58:	4834      	ldr	r0, [pc, #208]	@ (800dc2c <__mdiff+0x128>)
 800db5a:	4936      	ldr	r1, [pc, #216]	@ (800dc34 <__mdiff+0x130>)
 800db5c:	e7e6      	b.n	800db2c <__mdiff+0x28>
 800db5e:	6923      	ldr	r3, [r4, #16]
 800db60:	3414      	adds	r4, #20
 800db62:	9300      	str	r3, [sp, #0]
 800db64:	009b      	lsls	r3, r3, #2
 800db66:	18e3      	adds	r3, r4, r3
 800db68:	0021      	movs	r1, r4
 800db6a:	9401      	str	r4, [sp, #4]
 800db6c:	003c      	movs	r4, r7
 800db6e:	9302      	str	r3, [sp, #8]
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	3414      	adds	r4, #20
 800db74:	009b      	lsls	r3, r3, #2
 800db76:	18e3      	adds	r3, r4, r3
 800db78:	9303      	str	r3, [sp, #12]
 800db7a:	0003      	movs	r3, r0
 800db7c:	60c6      	str	r6, [r0, #12]
 800db7e:	468c      	mov	ip, r1
 800db80:	2000      	movs	r0, #0
 800db82:	3314      	adds	r3, #20
 800db84:	9304      	str	r3, [sp, #16]
 800db86:	9305      	str	r3, [sp, #20]
 800db88:	4663      	mov	r3, ip
 800db8a:	cb20      	ldmia	r3!, {r5}
 800db8c:	b2a9      	uxth	r1, r5
 800db8e:	000e      	movs	r6, r1
 800db90:	469c      	mov	ip, r3
 800db92:	cc08      	ldmia	r4!, {r3}
 800db94:	0c2d      	lsrs	r5, r5, #16
 800db96:	b299      	uxth	r1, r3
 800db98:	1a71      	subs	r1, r6, r1
 800db9a:	1809      	adds	r1, r1, r0
 800db9c:	0c1b      	lsrs	r3, r3, #16
 800db9e:	1408      	asrs	r0, r1, #16
 800dba0:	1aeb      	subs	r3, r5, r3
 800dba2:	181b      	adds	r3, r3, r0
 800dba4:	1418      	asrs	r0, r3, #16
 800dba6:	b289      	uxth	r1, r1
 800dba8:	041b      	lsls	r3, r3, #16
 800dbaa:	4319      	orrs	r1, r3
 800dbac:	9b05      	ldr	r3, [sp, #20]
 800dbae:	c302      	stmia	r3!, {r1}
 800dbb0:	9305      	str	r3, [sp, #20]
 800dbb2:	9b03      	ldr	r3, [sp, #12]
 800dbb4:	42a3      	cmp	r3, r4
 800dbb6:	d8e7      	bhi.n	800db88 <__mdiff+0x84>
 800dbb8:	0039      	movs	r1, r7
 800dbba:	9c03      	ldr	r4, [sp, #12]
 800dbbc:	3115      	adds	r1, #21
 800dbbe:	2304      	movs	r3, #4
 800dbc0:	428c      	cmp	r4, r1
 800dbc2:	d304      	bcc.n	800dbce <__mdiff+0xca>
 800dbc4:	1be3      	subs	r3, r4, r7
 800dbc6:	3b15      	subs	r3, #21
 800dbc8:	089b      	lsrs	r3, r3, #2
 800dbca:	3301      	adds	r3, #1
 800dbcc:	009b      	lsls	r3, r3, #2
 800dbce:	9901      	ldr	r1, [sp, #4]
 800dbd0:	18cd      	adds	r5, r1, r3
 800dbd2:	9904      	ldr	r1, [sp, #16]
 800dbd4:	002e      	movs	r6, r5
 800dbd6:	18cb      	adds	r3, r1, r3
 800dbd8:	001f      	movs	r7, r3
 800dbda:	9902      	ldr	r1, [sp, #8]
 800dbdc:	428e      	cmp	r6, r1
 800dbde:	d311      	bcc.n	800dc04 <__mdiff+0x100>
 800dbe0:	9c02      	ldr	r4, [sp, #8]
 800dbe2:	1ee9      	subs	r1, r5, #3
 800dbe4:	2000      	movs	r0, #0
 800dbe6:	428c      	cmp	r4, r1
 800dbe8:	d304      	bcc.n	800dbf4 <__mdiff+0xf0>
 800dbea:	0021      	movs	r1, r4
 800dbec:	3103      	adds	r1, #3
 800dbee:	1b49      	subs	r1, r1, r5
 800dbf0:	0889      	lsrs	r1, r1, #2
 800dbf2:	0088      	lsls	r0, r1, #2
 800dbf4:	181b      	adds	r3, r3, r0
 800dbf6:	3b04      	subs	r3, #4
 800dbf8:	6819      	ldr	r1, [r3, #0]
 800dbfa:	2900      	cmp	r1, #0
 800dbfc:	d010      	beq.n	800dc20 <__mdiff+0x11c>
 800dbfe:	9b00      	ldr	r3, [sp, #0]
 800dc00:	6113      	str	r3, [r2, #16]
 800dc02:	e798      	b.n	800db36 <__mdiff+0x32>
 800dc04:	4684      	mov	ip, r0
 800dc06:	ce02      	ldmia	r6!, {r1}
 800dc08:	b288      	uxth	r0, r1
 800dc0a:	4460      	add	r0, ip
 800dc0c:	1400      	asrs	r0, r0, #16
 800dc0e:	0c0c      	lsrs	r4, r1, #16
 800dc10:	1904      	adds	r4, r0, r4
 800dc12:	4461      	add	r1, ip
 800dc14:	1420      	asrs	r0, r4, #16
 800dc16:	b289      	uxth	r1, r1
 800dc18:	0424      	lsls	r4, r4, #16
 800dc1a:	4321      	orrs	r1, r4
 800dc1c:	c702      	stmia	r7!, {r1}
 800dc1e:	e7dc      	b.n	800dbda <__mdiff+0xd6>
 800dc20:	9900      	ldr	r1, [sp, #0]
 800dc22:	3901      	subs	r1, #1
 800dc24:	9100      	str	r1, [sp, #0]
 800dc26:	e7e6      	b.n	800dbf6 <__mdiff+0xf2>
 800dc28:	0800e778 	.word	0x0800e778
 800dc2c:	0800e789 	.word	0x0800e789
 800dc30:	00000237 	.word	0x00000237
 800dc34:	00000245 	.word	0x00000245

0800dc38 <__d2b>:
 800dc38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc3a:	2101      	movs	r1, #1
 800dc3c:	0016      	movs	r6, r2
 800dc3e:	001f      	movs	r7, r3
 800dc40:	f7ff fcbe 	bl	800d5c0 <_Balloc>
 800dc44:	1e04      	subs	r4, r0, #0
 800dc46:	d105      	bne.n	800dc54 <__d2b+0x1c>
 800dc48:	0022      	movs	r2, r4
 800dc4a:	4b25      	ldr	r3, [pc, #148]	@ (800dce0 <__d2b+0xa8>)
 800dc4c:	4825      	ldr	r0, [pc, #148]	@ (800dce4 <__d2b+0xac>)
 800dc4e:	4926      	ldr	r1, [pc, #152]	@ (800dce8 <__d2b+0xb0>)
 800dc50:	f000 fafa 	bl	800e248 <__assert_func>
 800dc54:	033b      	lsls	r3, r7, #12
 800dc56:	007d      	lsls	r5, r7, #1
 800dc58:	0b1b      	lsrs	r3, r3, #12
 800dc5a:	0d6d      	lsrs	r5, r5, #21
 800dc5c:	d002      	beq.n	800dc64 <__d2b+0x2c>
 800dc5e:	2280      	movs	r2, #128	@ 0x80
 800dc60:	0352      	lsls	r2, r2, #13
 800dc62:	4313      	orrs	r3, r2
 800dc64:	9301      	str	r3, [sp, #4]
 800dc66:	2e00      	cmp	r6, #0
 800dc68:	d025      	beq.n	800dcb6 <__d2b+0x7e>
 800dc6a:	4668      	mov	r0, sp
 800dc6c:	9600      	str	r6, [sp, #0]
 800dc6e:	f7ff fd74 	bl	800d75a <__lo0bits>
 800dc72:	9b01      	ldr	r3, [sp, #4]
 800dc74:	9900      	ldr	r1, [sp, #0]
 800dc76:	2800      	cmp	r0, #0
 800dc78:	d01b      	beq.n	800dcb2 <__d2b+0x7a>
 800dc7a:	2220      	movs	r2, #32
 800dc7c:	001e      	movs	r6, r3
 800dc7e:	1a12      	subs	r2, r2, r0
 800dc80:	4096      	lsls	r6, r2
 800dc82:	0032      	movs	r2, r6
 800dc84:	40c3      	lsrs	r3, r0
 800dc86:	430a      	orrs	r2, r1
 800dc88:	6162      	str	r2, [r4, #20]
 800dc8a:	9301      	str	r3, [sp, #4]
 800dc8c:	9e01      	ldr	r6, [sp, #4]
 800dc8e:	61a6      	str	r6, [r4, #24]
 800dc90:	1e73      	subs	r3, r6, #1
 800dc92:	419e      	sbcs	r6, r3
 800dc94:	3601      	adds	r6, #1
 800dc96:	6126      	str	r6, [r4, #16]
 800dc98:	2d00      	cmp	r5, #0
 800dc9a:	d014      	beq.n	800dcc6 <__d2b+0x8e>
 800dc9c:	2635      	movs	r6, #53	@ 0x35
 800dc9e:	4b13      	ldr	r3, [pc, #76]	@ (800dcec <__d2b+0xb4>)
 800dca0:	18ed      	adds	r5, r5, r3
 800dca2:	9b08      	ldr	r3, [sp, #32]
 800dca4:	182d      	adds	r5, r5, r0
 800dca6:	601d      	str	r5, [r3, #0]
 800dca8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcaa:	1a36      	subs	r6, r6, r0
 800dcac:	601e      	str	r6, [r3, #0]
 800dcae:	0020      	movs	r0, r4
 800dcb0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dcb2:	6161      	str	r1, [r4, #20]
 800dcb4:	e7ea      	b.n	800dc8c <__d2b+0x54>
 800dcb6:	a801      	add	r0, sp, #4
 800dcb8:	f7ff fd4f 	bl	800d75a <__lo0bits>
 800dcbc:	9b01      	ldr	r3, [sp, #4]
 800dcbe:	2601      	movs	r6, #1
 800dcc0:	6163      	str	r3, [r4, #20]
 800dcc2:	3020      	adds	r0, #32
 800dcc4:	e7e7      	b.n	800dc96 <__d2b+0x5e>
 800dcc6:	4b0a      	ldr	r3, [pc, #40]	@ (800dcf0 <__d2b+0xb8>)
 800dcc8:	18c0      	adds	r0, r0, r3
 800dcca:	9b08      	ldr	r3, [sp, #32]
 800dccc:	6018      	str	r0, [r3, #0]
 800dcce:	4b09      	ldr	r3, [pc, #36]	@ (800dcf4 <__d2b+0xbc>)
 800dcd0:	18f3      	adds	r3, r6, r3
 800dcd2:	009b      	lsls	r3, r3, #2
 800dcd4:	18e3      	adds	r3, r4, r3
 800dcd6:	6958      	ldr	r0, [r3, #20]
 800dcd8:	f7ff fd1e 	bl	800d718 <__hi0bits>
 800dcdc:	0176      	lsls	r6, r6, #5
 800dcde:	e7e3      	b.n	800dca8 <__d2b+0x70>
 800dce0:	0800e778 	.word	0x0800e778
 800dce4:	0800e789 	.word	0x0800e789
 800dce8:	0000030f 	.word	0x0000030f
 800dcec:	fffffbcd 	.word	0xfffffbcd
 800dcf0:	fffffbce 	.word	0xfffffbce
 800dcf4:	3fffffff 	.word	0x3fffffff

0800dcf8 <__sfputc_r>:
 800dcf8:	6893      	ldr	r3, [r2, #8]
 800dcfa:	b510      	push	{r4, lr}
 800dcfc:	3b01      	subs	r3, #1
 800dcfe:	6093      	str	r3, [r2, #8]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	da04      	bge.n	800dd0e <__sfputc_r+0x16>
 800dd04:	6994      	ldr	r4, [r2, #24]
 800dd06:	42a3      	cmp	r3, r4
 800dd08:	db07      	blt.n	800dd1a <__sfputc_r+0x22>
 800dd0a:	290a      	cmp	r1, #10
 800dd0c:	d005      	beq.n	800dd1a <__sfputc_r+0x22>
 800dd0e:	6813      	ldr	r3, [r2, #0]
 800dd10:	1c58      	adds	r0, r3, #1
 800dd12:	6010      	str	r0, [r2, #0]
 800dd14:	7019      	strb	r1, [r3, #0]
 800dd16:	0008      	movs	r0, r1
 800dd18:	bd10      	pop	{r4, pc}
 800dd1a:	f000 f9e2 	bl	800e0e2 <__swbuf_r>
 800dd1e:	0001      	movs	r1, r0
 800dd20:	e7f9      	b.n	800dd16 <__sfputc_r+0x1e>

0800dd22 <__sfputs_r>:
 800dd22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd24:	0006      	movs	r6, r0
 800dd26:	000f      	movs	r7, r1
 800dd28:	0014      	movs	r4, r2
 800dd2a:	18d5      	adds	r5, r2, r3
 800dd2c:	42ac      	cmp	r4, r5
 800dd2e:	d101      	bne.n	800dd34 <__sfputs_r+0x12>
 800dd30:	2000      	movs	r0, #0
 800dd32:	e007      	b.n	800dd44 <__sfputs_r+0x22>
 800dd34:	7821      	ldrb	r1, [r4, #0]
 800dd36:	003a      	movs	r2, r7
 800dd38:	0030      	movs	r0, r6
 800dd3a:	f7ff ffdd 	bl	800dcf8 <__sfputc_r>
 800dd3e:	3401      	adds	r4, #1
 800dd40:	1c43      	adds	r3, r0, #1
 800dd42:	d1f3      	bne.n	800dd2c <__sfputs_r+0xa>
 800dd44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dd48 <_vfiprintf_r>:
 800dd48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dd4a:	b0a1      	sub	sp, #132	@ 0x84
 800dd4c:	000f      	movs	r7, r1
 800dd4e:	0015      	movs	r5, r2
 800dd50:	001e      	movs	r6, r3
 800dd52:	9003      	str	r0, [sp, #12]
 800dd54:	2800      	cmp	r0, #0
 800dd56:	d004      	beq.n	800dd62 <_vfiprintf_r+0x1a>
 800dd58:	6a03      	ldr	r3, [r0, #32]
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d101      	bne.n	800dd62 <_vfiprintf_r+0x1a>
 800dd5e:	f7fe fb89 	bl	800c474 <__sinit>
 800dd62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd64:	07db      	lsls	r3, r3, #31
 800dd66:	d405      	bmi.n	800dd74 <_vfiprintf_r+0x2c>
 800dd68:	89bb      	ldrh	r3, [r7, #12]
 800dd6a:	059b      	lsls	r3, r3, #22
 800dd6c:	d402      	bmi.n	800dd74 <_vfiprintf_r+0x2c>
 800dd6e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dd70:	f7fe fc95 	bl	800c69e <__retarget_lock_acquire_recursive>
 800dd74:	89bb      	ldrh	r3, [r7, #12]
 800dd76:	071b      	lsls	r3, r3, #28
 800dd78:	d502      	bpl.n	800dd80 <_vfiprintf_r+0x38>
 800dd7a:	693b      	ldr	r3, [r7, #16]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d113      	bne.n	800dda8 <_vfiprintf_r+0x60>
 800dd80:	0039      	movs	r1, r7
 800dd82:	9803      	ldr	r0, [sp, #12]
 800dd84:	f000 f9f0 	bl	800e168 <__swsetup_r>
 800dd88:	2800      	cmp	r0, #0
 800dd8a:	d00d      	beq.n	800dda8 <_vfiprintf_r+0x60>
 800dd8c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd8e:	07db      	lsls	r3, r3, #31
 800dd90:	d503      	bpl.n	800dd9a <_vfiprintf_r+0x52>
 800dd92:	2001      	movs	r0, #1
 800dd94:	4240      	negs	r0, r0
 800dd96:	b021      	add	sp, #132	@ 0x84
 800dd98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd9a:	89bb      	ldrh	r3, [r7, #12]
 800dd9c:	059b      	lsls	r3, r3, #22
 800dd9e:	d4f8      	bmi.n	800dd92 <_vfiprintf_r+0x4a>
 800dda0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dda2:	f7fe fc7d 	bl	800c6a0 <__retarget_lock_release_recursive>
 800dda6:	e7f4      	b.n	800dd92 <_vfiprintf_r+0x4a>
 800dda8:	2300      	movs	r3, #0
 800ddaa:	ac08      	add	r4, sp, #32
 800ddac:	6163      	str	r3, [r4, #20]
 800ddae:	3320      	adds	r3, #32
 800ddb0:	7663      	strb	r3, [r4, #25]
 800ddb2:	3310      	adds	r3, #16
 800ddb4:	76a3      	strb	r3, [r4, #26]
 800ddb6:	9607      	str	r6, [sp, #28]
 800ddb8:	002e      	movs	r6, r5
 800ddba:	7833      	ldrb	r3, [r6, #0]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d001      	beq.n	800ddc4 <_vfiprintf_r+0x7c>
 800ddc0:	2b25      	cmp	r3, #37	@ 0x25
 800ddc2:	d148      	bne.n	800de56 <_vfiprintf_r+0x10e>
 800ddc4:	1b73      	subs	r3, r6, r5
 800ddc6:	9305      	str	r3, [sp, #20]
 800ddc8:	42ae      	cmp	r6, r5
 800ddca:	d00b      	beq.n	800dde4 <_vfiprintf_r+0x9c>
 800ddcc:	002a      	movs	r2, r5
 800ddce:	0039      	movs	r1, r7
 800ddd0:	9803      	ldr	r0, [sp, #12]
 800ddd2:	f7ff ffa6 	bl	800dd22 <__sfputs_r>
 800ddd6:	3001      	adds	r0, #1
 800ddd8:	d100      	bne.n	800dddc <_vfiprintf_r+0x94>
 800ddda:	e0ae      	b.n	800df3a <_vfiprintf_r+0x1f2>
 800dddc:	6963      	ldr	r3, [r4, #20]
 800ddde:	9a05      	ldr	r2, [sp, #20]
 800dde0:	189b      	adds	r3, r3, r2
 800dde2:	6163      	str	r3, [r4, #20]
 800dde4:	7833      	ldrb	r3, [r6, #0]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d100      	bne.n	800ddec <_vfiprintf_r+0xa4>
 800ddea:	e0a6      	b.n	800df3a <_vfiprintf_r+0x1f2>
 800ddec:	2201      	movs	r2, #1
 800ddee:	2300      	movs	r3, #0
 800ddf0:	4252      	negs	r2, r2
 800ddf2:	6062      	str	r2, [r4, #4]
 800ddf4:	a904      	add	r1, sp, #16
 800ddf6:	3254      	adds	r2, #84	@ 0x54
 800ddf8:	1852      	adds	r2, r2, r1
 800ddfa:	1c75      	adds	r5, r6, #1
 800ddfc:	6023      	str	r3, [r4, #0]
 800ddfe:	60e3      	str	r3, [r4, #12]
 800de00:	60a3      	str	r3, [r4, #8]
 800de02:	7013      	strb	r3, [r2, #0]
 800de04:	65a3      	str	r3, [r4, #88]	@ 0x58
 800de06:	4b59      	ldr	r3, [pc, #356]	@ (800df6c <_vfiprintf_r+0x224>)
 800de08:	2205      	movs	r2, #5
 800de0a:	0018      	movs	r0, r3
 800de0c:	7829      	ldrb	r1, [r5, #0]
 800de0e:	9305      	str	r3, [sp, #20]
 800de10:	f7fe fc47 	bl	800c6a2 <memchr>
 800de14:	1c6e      	adds	r6, r5, #1
 800de16:	2800      	cmp	r0, #0
 800de18:	d11f      	bne.n	800de5a <_vfiprintf_r+0x112>
 800de1a:	6822      	ldr	r2, [r4, #0]
 800de1c:	06d3      	lsls	r3, r2, #27
 800de1e:	d504      	bpl.n	800de2a <_vfiprintf_r+0xe2>
 800de20:	2353      	movs	r3, #83	@ 0x53
 800de22:	a904      	add	r1, sp, #16
 800de24:	185b      	adds	r3, r3, r1
 800de26:	2120      	movs	r1, #32
 800de28:	7019      	strb	r1, [r3, #0]
 800de2a:	0713      	lsls	r3, r2, #28
 800de2c:	d504      	bpl.n	800de38 <_vfiprintf_r+0xf0>
 800de2e:	2353      	movs	r3, #83	@ 0x53
 800de30:	a904      	add	r1, sp, #16
 800de32:	185b      	adds	r3, r3, r1
 800de34:	212b      	movs	r1, #43	@ 0x2b
 800de36:	7019      	strb	r1, [r3, #0]
 800de38:	782b      	ldrb	r3, [r5, #0]
 800de3a:	2b2a      	cmp	r3, #42	@ 0x2a
 800de3c:	d016      	beq.n	800de6c <_vfiprintf_r+0x124>
 800de3e:	002e      	movs	r6, r5
 800de40:	2100      	movs	r1, #0
 800de42:	200a      	movs	r0, #10
 800de44:	68e3      	ldr	r3, [r4, #12]
 800de46:	7832      	ldrb	r2, [r6, #0]
 800de48:	1c75      	adds	r5, r6, #1
 800de4a:	3a30      	subs	r2, #48	@ 0x30
 800de4c:	2a09      	cmp	r2, #9
 800de4e:	d950      	bls.n	800def2 <_vfiprintf_r+0x1aa>
 800de50:	2900      	cmp	r1, #0
 800de52:	d111      	bne.n	800de78 <_vfiprintf_r+0x130>
 800de54:	e017      	b.n	800de86 <_vfiprintf_r+0x13e>
 800de56:	3601      	adds	r6, #1
 800de58:	e7af      	b.n	800ddba <_vfiprintf_r+0x72>
 800de5a:	9b05      	ldr	r3, [sp, #20]
 800de5c:	6822      	ldr	r2, [r4, #0]
 800de5e:	1ac0      	subs	r0, r0, r3
 800de60:	2301      	movs	r3, #1
 800de62:	4083      	lsls	r3, r0
 800de64:	4313      	orrs	r3, r2
 800de66:	0035      	movs	r5, r6
 800de68:	6023      	str	r3, [r4, #0]
 800de6a:	e7cc      	b.n	800de06 <_vfiprintf_r+0xbe>
 800de6c:	9b07      	ldr	r3, [sp, #28]
 800de6e:	1d19      	adds	r1, r3, #4
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	9107      	str	r1, [sp, #28]
 800de74:	2b00      	cmp	r3, #0
 800de76:	db01      	blt.n	800de7c <_vfiprintf_r+0x134>
 800de78:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de7a:	e004      	b.n	800de86 <_vfiprintf_r+0x13e>
 800de7c:	425b      	negs	r3, r3
 800de7e:	60e3      	str	r3, [r4, #12]
 800de80:	2302      	movs	r3, #2
 800de82:	4313      	orrs	r3, r2
 800de84:	6023      	str	r3, [r4, #0]
 800de86:	7833      	ldrb	r3, [r6, #0]
 800de88:	2b2e      	cmp	r3, #46	@ 0x2e
 800de8a:	d10c      	bne.n	800dea6 <_vfiprintf_r+0x15e>
 800de8c:	7873      	ldrb	r3, [r6, #1]
 800de8e:	2b2a      	cmp	r3, #42	@ 0x2a
 800de90:	d134      	bne.n	800defc <_vfiprintf_r+0x1b4>
 800de92:	9b07      	ldr	r3, [sp, #28]
 800de94:	3602      	adds	r6, #2
 800de96:	1d1a      	adds	r2, r3, #4
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	9207      	str	r2, [sp, #28]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	da01      	bge.n	800dea4 <_vfiprintf_r+0x15c>
 800dea0:	2301      	movs	r3, #1
 800dea2:	425b      	negs	r3, r3
 800dea4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dea6:	4d32      	ldr	r5, [pc, #200]	@ (800df70 <_vfiprintf_r+0x228>)
 800dea8:	2203      	movs	r2, #3
 800deaa:	0028      	movs	r0, r5
 800deac:	7831      	ldrb	r1, [r6, #0]
 800deae:	f7fe fbf8 	bl	800c6a2 <memchr>
 800deb2:	2800      	cmp	r0, #0
 800deb4:	d006      	beq.n	800dec4 <_vfiprintf_r+0x17c>
 800deb6:	2340      	movs	r3, #64	@ 0x40
 800deb8:	1b40      	subs	r0, r0, r5
 800deba:	4083      	lsls	r3, r0
 800debc:	6822      	ldr	r2, [r4, #0]
 800debe:	3601      	adds	r6, #1
 800dec0:	4313      	orrs	r3, r2
 800dec2:	6023      	str	r3, [r4, #0]
 800dec4:	7831      	ldrb	r1, [r6, #0]
 800dec6:	2206      	movs	r2, #6
 800dec8:	482a      	ldr	r0, [pc, #168]	@ (800df74 <_vfiprintf_r+0x22c>)
 800deca:	1c75      	adds	r5, r6, #1
 800decc:	7621      	strb	r1, [r4, #24]
 800dece:	f7fe fbe8 	bl	800c6a2 <memchr>
 800ded2:	2800      	cmp	r0, #0
 800ded4:	d040      	beq.n	800df58 <_vfiprintf_r+0x210>
 800ded6:	4b28      	ldr	r3, [pc, #160]	@ (800df78 <_vfiprintf_r+0x230>)
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d122      	bne.n	800df22 <_vfiprintf_r+0x1da>
 800dedc:	2207      	movs	r2, #7
 800dede:	9b07      	ldr	r3, [sp, #28]
 800dee0:	3307      	adds	r3, #7
 800dee2:	4393      	bics	r3, r2
 800dee4:	3308      	adds	r3, #8
 800dee6:	9307      	str	r3, [sp, #28]
 800dee8:	6963      	ldr	r3, [r4, #20]
 800deea:	9a04      	ldr	r2, [sp, #16]
 800deec:	189b      	adds	r3, r3, r2
 800deee:	6163      	str	r3, [r4, #20]
 800def0:	e762      	b.n	800ddb8 <_vfiprintf_r+0x70>
 800def2:	4343      	muls	r3, r0
 800def4:	002e      	movs	r6, r5
 800def6:	2101      	movs	r1, #1
 800def8:	189b      	adds	r3, r3, r2
 800defa:	e7a4      	b.n	800de46 <_vfiprintf_r+0xfe>
 800defc:	2300      	movs	r3, #0
 800defe:	200a      	movs	r0, #10
 800df00:	0019      	movs	r1, r3
 800df02:	3601      	adds	r6, #1
 800df04:	6063      	str	r3, [r4, #4]
 800df06:	7832      	ldrb	r2, [r6, #0]
 800df08:	1c75      	adds	r5, r6, #1
 800df0a:	3a30      	subs	r2, #48	@ 0x30
 800df0c:	2a09      	cmp	r2, #9
 800df0e:	d903      	bls.n	800df18 <_vfiprintf_r+0x1d0>
 800df10:	2b00      	cmp	r3, #0
 800df12:	d0c8      	beq.n	800dea6 <_vfiprintf_r+0x15e>
 800df14:	9109      	str	r1, [sp, #36]	@ 0x24
 800df16:	e7c6      	b.n	800dea6 <_vfiprintf_r+0x15e>
 800df18:	4341      	muls	r1, r0
 800df1a:	002e      	movs	r6, r5
 800df1c:	2301      	movs	r3, #1
 800df1e:	1889      	adds	r1, r1, r2
 800df20:	e7f1      	b.n	800df06 <_vfiprintf_r+0x1be>
 800df22:	aa07      	add	r2, sp, #28
 800df24:	9200      	str	r2, [sp, #0]
 800df26:	0021      	movs	r1, r4
 800df28:	003a      	movs	r2, r7
 800df2a:	4b14      	ldr	r3, [pc, #80]	@ (800df7c <_vfiprintf_r+0x234>)
 800df2c:	9803      	ldr	r0, [sp, #12]
 800df2e:	f7fd fe57 	bl	800bbe0 <_printf_float>
 800df32:	9004      	str	r0, [sp, #16]
 800df34:	9b04      	ldr	r3, [sp, #16]
 800df36:	3301      	adds	r3, #1
 800df38:	d1d6      	bne.n	800dee8 <_vfiprintf_r+0x1a0>
 800df3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800df3c:	07db      	lsls	r3, r3, #31
 800df3e:	d405      	bmi.n	800df4c <_vfiprintf_r+0x204>
 800df40:	89bb      	ldrh	r3, [r7, #12]
 800df42:	059b      	lsls	r3, r3, #22
 800df44:	d402      	bmi.n	800df4c <_vfiprintf_r+0x204>
 800df46:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800df48:	f7fe fbaa 	bl	800c6a0 <__retarget_lock_release_recursive>
 800df4c:	89bb      	ldrh	r3, [r7, #12]
 800df4e:	065b      	lsls	r3, r3, #25
 800df50:	d500      	bpl.n	800df54 <_vfiprintf_r+0x20c>
 800df52:	e71e      	b.n	800dd92 <_vfiprintf_r+0x4a>
 800df54:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800df56:	e71e      	b.n	800dd96 <_vfiprintf_r+0x4e>
 800df58:	aa07      	add	r2, sp, #28
 800df5a:	9200      	str	r2, [sp, #0]
 800df5c:	0021      	movs	r1, r4
 800df5e:	003a      	movs	r2, r7
 800df60:	4b06      	ldr	r3, [pc, #24]	@ (800df7c <_vfiprintf_r+0x234>)
 800df62:	9803      	ldr	r0, [sp, #12]
 800df64:	f7fe f8ea 	bl	800c13c <_printf_i>
 800df68:	e7e3      	b.n	800df32 <_vfiprintf_r+0x1ea>
 800df6a:	46c0      	nop			@ (mov r8, r8)
 800df6c:	0800e7e2 	.word	0x0800e7e2
 800df70:	0800e7e8 	.word	0x0800e7e8
 800df74:	0800e7ec 	.word	0x0800e7ec
 800df78:	0800bbe1 	.word	0x0800bbe1
 800df7c:	0800dd23 	.word	0x0800dd23

0800df80 <__sflush_r>:
 800df80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df82:	220c      	movs	r2, #12
 800df84:	5e8b      	ldrsh	r3, [r1, r2]
 800df86:	0005      	movs	r5, r0
 800df88:	000c      	movs	r4, r1
 800df8a:	071a      	lsls	r2, r3, #28
 800df8c:	d456      	bmi.n	800e03c <__sflush_r+0xbc>
 800df8e:	684a      	ldr	r2, [r1, #4]
 800df90:	2a00      	cmp	r2, #0
 800df92:	dc02      	bgt.n	800df9a <__sflush_r+0x1a>
 800df94:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800df96:	2a00      	cmp	r2, #0
 800df98:	dd4e      	ble.n	800e038 <__sflush_r+0xb8>
 800df9a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800df9c:	2f00      	cmp	r7, #0
 800df9e:	d04b      	beq.n	800e038 <__sflush_r+0xb8>
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	2080      	movs	r0, #128	@ 0x80
 800dfa4:	682e      	ldr	r6, [r5, #0]
 800dfa6:	602a      	str	r2, [r5, #0]
 800dfa8:	001a      	movs	r2, r3
 800dfaa:	0140      	lsls	r0, r0, #5
 800dfac:	6a21      	ldr	r1, [r4, #32]
 800dfae:	4002      	ands	r2, r0
 800dfb0:	4203      	tst	r3, r0
 800dfb2:	d033      	beq.n	800e01c <__sflush_r+0x9c>
 800dfb4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dfb6:	89a3      	ldrh	r3, [r4, #12]
 800dfb8:	075b      	lsls	r3, r3, #29
 800dfba:	d506      	bpl.n	800dfca <__sflush_r+0x4a>
 800dfbc:	6863      	ldr	r3, [r4, #4]
 800dfbe:	1ad2      	subs	r2, r2, r3
 800dfc0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d001      	beq.n	800dfca <__sflush_r+0x4a>
 800dfc6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dfc8:	1ad2      	subs	r2, r2, r3
 800dfca:	2300      	movs	r3, #0
 800dfcc:	0028      	movs	r0, r5
 800dfce:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800dfd0:	6a21      	ldr	r1, [r4, #32]
 800dfd2:	47b8      	blx	r7
 800dfd4:	89a2      	ldrh	r2, [r4, #12]
 800dfd6:	1c43      	adds	r3, r0, #1
 800dfd8:	d106      	bne.n	800dfe8 <__sflush_r+0x68>
 800dfda:	6829      	ldr	r1, [r5, #0]
 800dfdc:	291d      	cmp	r1, #29
 800dfde:	d846      	bhi.n	800e06e <__sflush_r+0xee>
 800dfe0:	4b29      	ldr	r3, [pc, #164]	@ (800e088 <__sflush_r+0x108>)
 800dfe2:	40cb      	lsrs	r3, r1
 800dfe4:	07db      	lsls	r3, r3, #31
 800dfe6:	d542      	bpl.n	800e06e <__sflush_r+0xee>
 800dfe8:	2300      	movs	r3, #0
 800dfea:	6063      	str	r3, [r4, #4]
 800dfec:	6923      	ldr	r3, [r4, #16]
 800dfee:	6023      	str	r3, [r4, #0]
 800dff0:	04d2      	lsls	r2, r2, #19
 800dff2:	d505      	bpl.n	800e000 <__sflush_r+0x80>
 800dff4:	1c43      	adds	r3, r0, #1
 800dff6:	d102      	bne.n	800dffe <__sflush_r+0x7e>
 800dff8:	682b      	ldr	r3, [r5, #0]
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d100      	bne.n	800e000 <__sflush_r+0x80>
 800dffe:	6560      	str	r0, [r4, #84]	@ 0x54
 800e000:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e002:	602e      	str	r6, [r5, #0]
 800e004:	2900      	cmp	r1, #0
 800e006:	d017      	beq.n	800e038 <__sflush_r+0xb8>
 800e008:	0023      	movs	r3, r4
 800e00a:	3344      	adds	r3, #68	@ 0x44
 800e00c:	4299      	cmp	r1, r3
 800e00e:	d002      	beq.n	800e016 <__sflush_r+0x96>
 800e010:	0028      	movs	r0, r5
 800e012:	f7ff f9cf 	bl	800d3b4 <_free_r>
 800e016:	2300      	movs	r3, #0
 800e018:	6363      	str	r3, [r4, #52]	@ 0x34
 800e01a:	e00d      	b.n	800e038 <__sflush_r+0xb8>
 800e01c:	2301      	movs	r3, #1
 800e01e:	0028      	movs	r0, r5
 800e020:	47b8      	blx	r7
 800e022:	0002      	movs	r2, r0
 800e024:	1c43      	adds	r3, r0, #1
 800e026:	d1c6      	bne.n	800dfb6 <__sflush_r+0x36>
 800e028:	682b      	ldr	r3, [r5, #0]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d0c3      	beq.n	800dfb6 <__sflush_r+0x36>
 800e02e:	2b1d      	cmp	r3, #29
 800e030:	d001      	beq.n	800e036 <__sflush_r+0xb6>
 800e032:	2b16      	cmp	r3, #22
 800e034:	d11a      	bne.n	800e06c <__sflush_r+0xec>
 800e036:	602e      	str	r6, [r5, #0]
 800e038:	2000      	movs	r0, #0
 800e03a:	e01e      	b.n	800e07a <__sflush_r+0xfa>
 800e03c:	690e      	ldr	r6, [r1, #16]
 800e03e:	2e00      	cmp	r6, #0
 800e040:	d0fa      	beq.n	800e038 <__sflush_r+0xb8>
 800e042:	680f      	ldr	r7, [r1, #0]
 800e044:	600e      	str	r6, [r1, #0]
 800e046:	1bba      	subs	r2, r7, r6
 800e048:	9201      	str	r2, [sp, #4]
 800e04a:	2200      	movs	r2, #0
 800e04c:	079b      	lsls	r3, r3, #30
 800e04e:	d100      	bne.n	800e052 <__sflush_r+0xd2>
 800e050:	694a      	ldr	r2, [r1, #20]
 800e052:	60a2      	str	r2, [r4, #8]
 800e054:	9b01      	ldr	r3, [sp, #4]
 800e056:	2b00      	cmp	r3, #0
 800e058:	ddee      	ble.n	800e038 <__sflush_r+0xb8>
 800e05a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800e05c:	0032      	movs	r2, r6
 800e05e:	001f      	movs	r7, r3
 800e060:	0028      	movs	r0, r5
 800e062:	9b01      	ldr	r3, [sp, #4]
 800e064:	6a21      	ldr	r1, [r4, #32]
 800e066:	47b8      	blx	r7
 800e068:	2800      	cmp	r0, #0
 800e06a:	dc07      	bgt.n	800e07c <__sflush_r+0xfc>
 800e06c:	89a2      	ldrh	r2, [r4, #12]
 800e06e:	2340      	movs	r3, #64	@ 0x40
 800e070:	2001      	movs	r0, #1
 800e072:	4313      	orrs	r3, r2
 800e074:	b21b      	sxth	r3, r3
 800e076:	81a3      	strh	r3, [r4, #12]
 800e078:	4240      	negs	r0, r0
 800e07a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e07c:	9b01      	ldr	r3, [sp, #4]
 800e07e:	1836      	adds	r6, r6, r0
 800e080:	1a1b      	subs	r3, r3, r0
 800e082:	9301      	str	r3, [sp, #4]
 800e084:	e7e6      	b.n	800e054 <__sflush_r+0xd4>
 800e086:	46c0      	nop			@ (mov r8, r8)
 800e088:	20400001 	.word	0x20400001

0800e08c <_fflush_r>:
 800e08c:	690b      	ldr	r3, [r1, #16]
 800e08e:	b570      	push	{r4, r5, r6, lr}
 800e090:	0005      	movs	r5, r0
 800e092:	000c      	movs	r4, r1
 800e094:	2b00      	cmp	r3, #0
 800e096:	d102      	bne.n	800e09e <_fflush_r+0x12>
 800e098:	2500      	movs	r5, #0
 800e09a:	0028      	movs	r0, r5
 800e09c:	bd70      	pop	{r4, r5, r6, pc}
 800e09e:	2800      	cmp	r0, #0
 800e0a0:	d004      	beq.n	800e0ac <_fflush_r+0x20>
 800e0a2:	6a03      	ldr	r3, [r0, #32]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d101      	bne.n	800e0ac <_fflush_r+0x20>
 800e0a8:	f7fe f9e4 	bl	800c474 <__sinit>
 800e0ac:	220c      	movs	r2, #12
 800e0ae:	5ea3      	ldrsh	r3, [r4, r2]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d0f1      	beq.n	800e098 <_fflush_r+0xc>
 800e0b4:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e0b6:	07d2      	lsls	r2, r2, #31
 800e0b8:	d404      	bmi.n	800e0c4 <_fflush_r+0x38>
 800e0ba:	059b      	lsls	r3, r3, #22
 800e0bc:	d402      	bmi.n	800e0c4 <_fflush_r+0x38>
 800e0be:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e0c0:	f7fe faed 	bl	800c69e <__retarget_lock_acquire_recursive>
 800e0c4:	0028      	movs	r0, r5
 800e0c6:	0021      	movs	r1, r4
 800e0c8:	f7ff ff5a 	bl	800df80 <__sflush_r>
 800e0cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e0ce:	0005      	movs	r5, r0
 800e0d0:	07db      	lsls	r3, r3, #31
 800e0d2:	d4e2      	bmi.n	800e09a <_fflush_r+0xe>
 800e0d4:	89a3      	ldrh	r3, [r4, #12]
 800e0d6:	059b      	lsls	r3, r3, #22
 800e0d8:	d4df      	bmi.n	800e09a <_fflush_r+0xe>
 800e0da:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e0dc:	f7fe fae0 	bl	800c6a0 <__retarget_lock_release_recursive>
 800e0e0:	e7db      	b.n	800e09a <_fflush_r+0xe>

0800e0e2 <__swbuf_r>:
 800e0e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0e4:	0006      	movs	r6, r0
 800e0e6:	000d      	movs	r5, r1
 800e0e8:	0014      	movs	r4, r2
 800e0ea:	2800      	cmp	r0, #0
 800e0ec:	d004      	beq.n	800e0f8 <__swbuf_r+0x16>
 800e0ee:	6a03      	ldr	r3, [r0, #32]
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d101      	bne.n	800e0f8 <__swbuf_r+0x16>
 800e0f4:	f7fe f9be 	bl	800c474 <__sinit>
 800e0f8:	69a3      	ldr	r3, [r4, #24]
 800e0fa:	60a3      	str	r3, [r4, #8]
 800e0fc:	89a3      	ldrh	r3, [r4, #12]
 800e0fe:	071b      	lsls	r3, r3, #28
 800e100:	d502      	bpl.n	800e108 <__swbuf_r+0x26>
 800e102:	6923      	ldr	r3, [r4, #16]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d109      	bne.n	800e11c <__swbuf_r+0x3a>
 800e108:	0021      	movs	r1, r4
 800e10a:	0030      	movs	r0, r6
 800e10c:	f000 f82c 	bl	800e168 <__swsetup_r>
 800e110:	2800      	cmp	r0, #0
 800e112:	d003      	beq.n	800e11c <__swbuf_r+0x3a>
 800e114:	2501      	movs	r5, #1
 800e116:	426d      	negs	r5, r5
 800e118:	0028      	movs	r0, r5
 800e11a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e11c:	6923      	ldr	r3, [r4, #16]
 800e11e:	6820      	ldr	r0, [r4, #0]
 800e120:	b2ef      	uxtb	r7, r5
 800e122:	1ac0      	subs	r0, r0, r3
 800e124:	6963      	ldr	r3, [r4, #20]
 800e126:	b2ed      	uxtb	r5, r5
 800e128:	4283      	cmp	r3, r0
 800e12a:	dc05      	bgt.n	800e138 <__swbuf_r+0x56>
 800e12c:	0021      	movs	r1, r4
 800e12e:	0030      	movs	r0, r6
 800e130:	f7ff ffac 	bl	800e08c <_fflush_r>
 800e134:	2800      	cmp	r0, #0
 800e136:	d1ed      	bne.n	800e114 <__swbuf_r+0x32>
 800e138:	68a3      	ldr	r3, [r4, #8]
 800e13a:	3001      	adds	r0, #1
 800e13c:	3b01      	subs	r3, #1
 800e13e:	60a3      	str	r3, [r4, #8]
 800e140:	6823      	ldr	r3, [r4, #0]
 800e142:	1c5a      	adds	r2, r3, #1
 800e144:	6022      	str	r2, [r4, #0]
 800e146:	701f      	strb	r7, [r3, #0]
 800e148:	6963      	ldr	r3, [r4, #20]
 800e14a:	4283      	cmp	r3, r0
 800e14c:	d004      	beq.n	800e158 <__swbuf_r+0x76>
 800e14e:	89a3      	ldrh	r3, [r4, #12]
 800e150:	07db      	lsls	r3, r3, #31
 800e152:	d5e1      	bpl.n	800e118 <__swbuf_r+0x36>
 800e154:	2d0a      	cmp	r5, #10
 800e156:	d1df      	bne.n	800e118 <__swbuf_r+0x36>
 800e158:	0021      	movs	r1, r4
 800e15a:	0030      	movs	r0, r6
 800e15c:	f7ff ff96 	bl	800e08c <_fflush_r>
 800e160:	2800      	cmp	r0, #0
 800e162:	d0d9      	beq.n	800e118 <__swbuf_r+0x36>
 800e164:	e7d6      	b.n	800e114 <__swbuf_r+0x32>
	...

0800e168 <__swsetup_r>:
 800e168:	4b2d      	ldr	r3, [pc, #180]	@ (800e220 <__swsetup_r+0xb8>)
 800e16a:	b570      	push	{r4, r5, r6, lr}
 800e16c:	0005      	movs	r5, r0
 800e16e:	6818      	ldr	r0, [r3, #0]
 800e170:	000c      	movs	r4, r1
 800e172:	2800      	cmp	r0, #0
 800e174:	d004      	beq.n	800e180 <__swsetup_r+0x18>
 800e176:	6a03      	ldr	r3, [r0, #32]
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d101      	bne.n	800e180 <__swsetup_r+0x18>
 800e17c:	f7fe f97a 	bl	800c474 <__sinit>
 800e180:	220c      	movs	r2, #12
 800e182:	5ea3      	ldrsh	r3, [r4, r2]
 800e184:	071a      	lsls	r2, r3, #28
 800e186:	d423      	bmi.n	800e1d0 <__swsetup_r+0x68>
 800e188:	06da      	lsls	r2, r3, #27
 800e18a:	d407      	bmi.n	800e19c <__swsetup_r+0x34>
 800e18c:	2209      	movs	r2, #9
 800e18e:	602a      	str	r2, [r5, #0]
 800e190:	2240      	movs	r2, #64	@ 0x40
 800e192:	2001      	movs	r0, #1
 800e194:	4313      	orrs	r3, r2
 800e196:	81a3      	strh	r3, [r4, #12]
 800e198:	4240      	negs	r0, r0
 800e19a:	e03a      	b.n	800e212 <__swsetup_r+0xaa>
 800e19c:	075b      	lsls	r3, r3, #29
 800e19e:	d513      	bpl.n	800e1c8 <__swsetup_r+0x60>
 800e1a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e1a2:	2900      	cmp	r1, #0
 800e1a4:	d008      	beq.n	800e1b8 <__swsetup_r+0x50>
 800e1a6:	0023      	movs	r3, r4
 800e1a8:	3344      	adds	r3, #68	@ 0x44
 800e1aa:	4299      	cmp	r1, r3
 800e1ac:	d002      	beq.n	800e1b4 <__swsetup_r+0x4c>
 800e1ae:	0028      	movs	r0, r5
 800e1b0:	f7ff f900 	bl	800d3b4 <_free_r>
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	6363      	str	r3, [r4, #52]	@ 0x34
 800e1b8:	2224      	movs	r2, #36	@ 0x24
 800e1ba:	89a3      	ldrh	r3, [r4, #12]
 800e1bc:	4393      	bics	r3, r2
 800e1be:	81a3      	strh	r3, [r4, #12]
 800e1c0:	2300      	movs	r3, #0
 800e1c2:	6063      	str	r3, [r4, #4]
 800e1c4:	6923      	ldr	r3, [r4, #16]
 800e1c6:	6023      	str	r3, [r4, #0]
 800e1c8:	2308      	movs	r3, #8
 800e1ca:	89a2      	ldrh	r2, [r4, #12]
 800e1cc:	4313      	orrs	r3, r2
 800e1ce:	81a3      	strh	r3, [r4, #12]
 800e1d0:	6923      	ldr	r3, [r4, #16]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d10b      	bne.n	800e1ee <__swsetup_r+0x86>
 800e1d6:	21a0      	movs	r1, #160	@ 0xa0
 800e1d8:	2280      	movs	r2, #128	@ 0x80
 800e1da:	89a3      	ldrh	r3, [r4, #12]
 800e1dc:	0089      	lsls	r1, r1, #2
 800e1de:	0092      	lsls	r2, r2, #2
 800e1e0:	400b      	ands	r3, r1
 800e1e2:	4293      	cmp	r3, r2
 800e1e4:	d003      	beq.n	800e1ee <__swsetup_r+0x86>
 800e1e6:	0021      	movs	r1, r4
 800e1e8:	0028      	movs	r0, r5
 800e1ea:	f000 f8d1 	bl	800e390 <__smakebuf_r>
 800e1ee:	220c      	movs	r2, #12
 800e1f0:	5ea3      	ldrsh	r3, [r4, r2]
 800e1f2:	2101      	movs	r1, #1
 800e1f4:	001a      	movs	r2, r3
 800e1f6:	400a      	ands	r2, r1
 800e1f8:	420b      	tst	r3, r1
 800e1fa:	d00b      	beq.n	800e214 <__swsetup_r+0xac>
 800e1fc:	2200      	movs	r2, #0
 800e1fe:	60a2      	str	r2, [r4, #8]
 800e200:	6962      	ldr	r2, [r4, #20]
 800e202:	4252      	negs	r2, r2
 800e204:	61a2      	str	r2, [r4, #24]
 800e206:	2000      	movs	r0, #0
 800e208:	6922      	ldr	r2, [r4, #16]
 800e20a:	4282      	cmp	r2, r0
 800e20c:	d101      	bne.n	800e212 <__swsetup_r+0xaa>
 800e20e:	061a      	lsls	r2, r3, #24
 800e210:	d4be      	bmi.n	800e190 <__swsetup_r+0x28>
 800e212:	bd70      	pop	{r4, r5, r6, pc}
 800e214:	0799      	lsls	r1, r3, #30
 800e216:	d400      	bmi.n	800e21a <__swsetup_r+0xb2>
 800e218:	6962      	ldr	r2, [r4, #20]
 800e21a:	60a2      	str	r2, [r4, #8]
 800e21c:	e7f3      	b.n	800e206 <__swsetup_r+0x9e>
 800e21e:	46c0      	nop			@ (mov r8, r8)
 800e220:	2000001c 	.word	0x2000001c

0800e224 <_sbrk_r>:
 800e224:	2300      	movs	r3, #0
 800e226:	b570      	push	{r4, r5, r6, lr}
 800e228:	4d06      	ldr	r5, [pc, #24]	@ (800e244 <_sbrk_r+0x20>)
 800e22a:	0004      	movs	r4, r0
 800e22c:	0008      	movs	r0, r1
 800e22e:	602b      	str	r3, [r5, #0]
 800e230:	f7f5 f97c 	bl	800352c <_sbrk>
 800e234:	1c43      	adds	r3, r0, #1
 800e236:	d103      	bne.n	800e240 <_sbrk_r+0x1c>
 800e238:	682b      	ldr	r3, [r5, #0]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d000      	beq.n	800e240 <_sbrk_r+0x1c>
 800e23e:	6023      	str	r3, [r4, #0]
 800e240:	bd70      	pop	{r4, r5, r6, pc}
 800e242:	46c0      	nop			@ (mov r8, r8)
 800e244:	20001e70 	.word	0x20001e70

0800e248 <__assert_func>:
 800e248:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800e24a:	0014      	movs	r4, r2
 800e24c:	001a      	movs	r2, r3
 800e24e:	4b09      	ldr	r3, [pc, #36]	@ (800e274 <__assert_func+0x2c>)
 800e250:	0005      	movs	r5, r0
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	000e      	movs	r6, r1
 800e256:	68d8      	ldr	r0, [r3, #12]
 800e258:	4b07      	ldr	r3, [pc, #28]	@ (800e278 <__assert_func+0x30>)
 800e25a:	2c00      	cmp	r4, #0
 800e25c:	d101      	bne.n	800e262 <__assert_func+0x1a>
 800e25e:	4b07      	ldr	r3, [pc, #28]	@ (800e27c <__assert_func+0x34>)
 800e260:	001c      	movs	r4, r3
 800e262:	4907      	ldr	r1, [pc, #28]	@ (800e280 <__assert_func+0x38>)
 800e264:	9301      	str	r3, [sp, #4]
 800e266:	9402      	str	r4, [sp, #8]
 800e268:	002b      	movs	r3, r5
 800e26a:	9600      	str	r6, [sp, #0]
 800e26c:	f000 f856 	bl	800e31c <fiprintf>
 800e270:	f000 f8f4 	bl	800e45c <abort>
 800e274:	2000001c 	.word	0x2000001c
 800e278:	0800e7fd 	.word	0x0800e7fd
 800e27c:	0800e838 	.word	0x0800e838
 800e280:	0800e80a 	.word	0x0800e80a

0800e284 <_calloc_r>:
 800e284:	b570      	push	{r4, r5, r6, lr}
 800e286:	0c0b      	lsrs	r3, r1, #16
 800e288:	0c15      	lsrs	r5, r2, #16
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d11e      	bne.n	800e2cc <_calloc_r+0x48>
 800e28e:	2d00      	cmp	r5, #0
 800e290:	d10c      	bne.n	800e2ac <_calloc_r+0x28>
 800e292:	b289      	uxth	r1, r1
 800e294:	b294      	uxth	r4, r2
 800e296:	434c      	muls	r4, r1
 800e298:	0021      	movs	r1, r4
 800e29a:	f7ff f901 	bl	800d4a0 <_malloc_r>
 800e29e:	1e05      	subs	r5, r0, #0
 800e2a0:	d01b      	beq.n	800e2da <_calloc_r+0x56>
 800e2a2:	0022      	movs	r2, r4
 800e2a4:	2100      	movs	r1, #0
 800e2a6:	f7fe f975 	bl	800c594 <memset>
 800e2aa:	e016      	b.n	800e2da <_calloc_r+0x56>
 800e2ac:	1c2b      	adds	r3, r5, #0
 800e2ae:	1c0c      	adds	r4, r1, #0
 800e2b0:	b289      	uxth	r1, r1
 800e2b2:	b292      	uxth	r2, r2
 800e2b4:	434a      	muls	r2, r1
 800e2b6:	b29b      	uxth	r3, r3
 800e2b8:	b2a1      	uxth	r1, r4
 800e2ba:	4359      	muls	r1, r3
 800e2bc:	0c14      	lsrs	r4, r2, #16
 800e2be:	190c      	adds	r4, r1, r4
 800e2c0:	0c23      	lsrs	r3, r4, #16
 800e2c2:	d107      	bne.n	800e2d4 <_calloc_r+0x50>
 800e2c4:	0424      	lsls	r4, r4, #16
 800e2c6:	b292      	uxth	r2, r2
 800e2c8:	4314      	orrs	r4, r2
 800e2ca:	e7e5      	b.n	800e298 <_calloc_r+0x14>
 800e2cc:	2d00      	cmp	r5, #0
 800e2ce:	d101      	bne.n	800e2d4 <_calloc_r+0x50>
 800e2d0:	1c14      	adds	r4, r2, #0
 800e2d2:	e7ed      	b.n	800e2b0 <_calloc_r+0x2c>
 800e2d4:	230c      	movs	r3, #12
 800e2d6:	2500      	movs	r5, #0
 800e2d8:	6003      	str	r3, [r0, #0]
 800e2da:	0028      	movs	r0, r5
 800e2dc:	bd70      	pop	{r4, r5, r6, pc}

0800e2de <__ascii_mbtowc>:
 800e2de:	b082      	sub	sp, #8
 800e2e0:	2900      	cmp	r1, #0
 800e2e2:	d100      	bne.n	800e2e6 <__ascii_mbtowc+0x8>
 800e2e4:	a901      	add	r1, sp, #4
 800e2e6:	1e10      	subs	r0, r2, #0
 800e2e8:	d006      	beq.n	800e2f8 <__ascii_mbtowc+0x1a>
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d006      	beq.n	800e2fc <__ascii_mbtowc+0x1e>
 800e2ee:	7813      	ldrb	r3, [r2, #0]
 800e2f0:	600b      	str	r3, [r1, #0]
 800e2f2:	7810      	ldrb	r0, [r2, #0]
 800e2f4:	1e43      	subs	r3, r0, #1
 800e2f6:	4198      	sbcs	r0, r3
 800e2f8:	b002      	add	sp, #8
 800e2fa:	4770      	bx	lr
 800e2fc:	2002      	movs	r0, #2
 800e2fe:	4240      	negs	r0, r0
 800e300:	e7fa      	b.n	800e2f8 <__ascii_mbtowc+0x1a>

0800e302 <__ascii_wctomb>:
 800e302:	0003      	movs	r3, r0
 800e304:	1e08      	subs	r0, r1, #0
 800e306:	d005      	beq.n	800e314 <__ascii_wctomb+0x12>
 800e308:	2aff      	cmp	r2, #255	@ 0xff
 800e30a:	d904      	bls.n	800e316 <__ascii_wctomb+0x14>
 800e30c:	228a      	movs	r2, #138	@ 0x8a
 800e30e:	2001      	movs	r0, #1
 800e310:	601a      	str	r2, [r3, #0]
 800e312:	4240      	negs	r0, r0
 800e314:	4770      	bx	lr
 800e316:	2001      	movs	r0, #1
 800e318:	700a      	strb	r2, [r1, #0]
 800e31a:	e7fb      	b.n	800e314 <__ascii_wctomb+0x12>

0800e31c <fiprintf>:
 800e31c:	b40e      	push	{r1, r2, r3}
 800e31e:	b517      	push	{r0, r1, r2, r4, lr}
 800e320:	4c05      	ldr	r4, [pc, #20]	@ (800e338 <fiprintf+0x1c>)
 800e322:	ab05      	add	r3, sp, #20
 800e324:	cb04      	ldmia	r3!, {r2}
 800e326:	0001      	movs	r1, r0
 800e328:	6820      	ldr	r0, [r4, #0]
 800e32a:	9301      	str	r3, [sp, #4]
 800e32c:	f7ff fd0c 	bl	800dd48 <_vfiprintf_r>
 800e330:	bc1e      	pop	{r1, r2, r3, r4}
 800e332:	bc08      	pop	{r3}
 800e334:	b003      	add	sp, #12
 800e336:	4718      	bx	r3
 800e338:	2000001c 	.word	0x2000001c

0800e33c <__swhatbuf_r>:
 800e33c:	b570      	push	{r4, r5, r6, lr}
 800e33e:	000e      	movs	r6, r1
 800e340:	001d      	movs	r5, r3
 800e342:	230e      	movs	r3, #14
 800e344:	5ec9      	ldrsh	r1, [r1, r3]
 800e346:	0014      	movs	r4, r2
 800e348:	b096      	sub	sp, #88	@ 0x58
 800e34a:	2900      	cmp	r1, #0
 800e34c:	da0c      	bge.n	800e368 <__swhatbuf_r+0x2c>
 800e34e:	89b2      	ldrh	r2, [r6, #12]
 800e350:	2380      	movs	r3, #128	@ 0x80
 800e352:	0011      	movs	r1, r2
 800e354:	4019      	ands	r1, r3
 800e356:	421a      	tst	r2, r3
 800e358:	d114      	bne.n	800e384 <__swhatbuf_r+0x48>
 800e35a:	2380      	movs	r3, #128	@ 0x80
 800e35c:	00db      	lsls	r3, r3, #3
 800e35e:	2000      	movs	r0, #0
 800e360:	6029      	str	r1, [r5, #0]
 800e362:	6023      	str	r3, [r4, #0]
 800e364:	b016      	add	sp, #88	@ 0x58
 800e366:	bd70      	pop	{r4, r5, r6, pc}
 800e368:	466a      	mov	r2, sp
 800e36a:	f000 f853 	bl	800e414 <_fstat_r>
 800e36e:	2800      	cmp	r0, #0
 800e370:	dbed      	blt.n	800e34e <__swhatbuf_r+0x12>
 800e372:	23f0      	movs	r3, #240	@ 0xf0
 800e374:	9901      	ldr	r1, [sp, #4]
 800e376:	021b      	lsls	r3, r3, #8
 800e378:	4019      	ands	r1, r3
 800e37a:	4b04      	ldr	r3, [pc, #16]	@ (800e38c <__swhatbuf_r+0x50>)
 800e37c:	18c9      	adds	r1, r1, r3
 800e37e:	424b      	negs	r3, r1
 800e380:	4159      	adcs	r1, r3
 800e382:	e7ea      	b.n	800e35a <__swhatbuf_r+0x1e>
 800e384:	2100      	movs	r1, #0
 800e386:	2340      	movs	r3, #64	@ 0x40
 800e388:	e7e9      	b.n	800e35e <__swhatbuf_r+0x22>
 800e38a:	46c0      	nop			@ (mov r8, r8)
 800e38c:	ffffe000 	.word	0xffffe000

0800e390 <__smakebuf_r>:
 800e390:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e392:	2602      	movs	r6, #2
 800e394:	898b      	ldrh	r3, [r1, #12]
 800e396:	0005      	movs	r5, r0
 800e398:	000c      	movs	r4, r1
 800e39a:	b085      	sub	sp, #20
 800e39c:	4233      	tst	r3, r6
 800e39e:	d007      	beq.n	800e3b0 <__smakebuf_r+0x20>
 800e3a0:	0023      	movs	r3, r4
 800e3a2:	3347      	adds	r3, #71	@ 0x47
 800e3a4:	6023      	str	r3, [r4, #0]
 800e3a6:	6123      	str	r3, [r4, #16]
 800e3a8:	2301      	movs	r3, #1
 800e3aa:	6163      	str	r3, [r4, #20]
 800e3ac:	b005      	add	sp, #20
 800e3ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e3b0:	ab03      	add	r3, sp, #12
 800e3b2:	aa02      	add	r2, sp, #8
 800e3b4:	f7ff ffc2 	bl	800e33c <__swhatbuf_r>
 800e3b8:	9f02      	ldr	r7, [sp, #8]
 800e3ba:	9001      	str	r0, [sp, #4]
 800e3bc:	0039      	movs	r1, r7
 800e3be:	0028      	movs	r0, r5
 800e3c0:	f7ff f86e 	bl	800d4a0 <_malloc_r>
 800e3c4:	2800      	cmp	r0, #0
 800e3c6:	d108      	bne.n	800e3da <__smakebuf_r+0x4a>
 800e3c8:	220c      	movs	r2, #12
 800e3ca:	5ea3      	ldrsh	r3, [r4, r2]
 800e3cc:	059a      	lsls	r2, r3, #22
 800e3ce:	d4ed      	bmi.n	800e3ac <__smakebuf_r+0x1c>
 800e3d0:	2203      	movs	r2, #3
 800e3d2:	4393      	bics	r3, r2
 800e3d4:	431e      	orrs	r6, r3
 800e3d6:	81a6      	strh	r6, [r4, #12]
 800e3d8:	e7e2      	b.n	800e3a0 <__smakebuf_r+0x10>
 800e3da:	2380      	movs	r3, #128	@ 0x80
 800e3dc:	89a2      	ldrh	r2, [r4, #12]
 800e3de:	6020      	str	r0, [r4, #0]
 800e3e0:	4313      	orrs	r3, r2
 800e3e2:	81a3      	strh	r3, [r4, #12]
 800e3e4:	9b03      	ldr	r3, [sp, #12]
 800e3e6:	6120      	str	r0, [r4, #16]
 800e3e8:	6167      	str	r7, [r4, #20]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d00c      	beq.n	800e408 <__smakebuf_r+0x78>
 800e3ee:	0028      	movs	r0, r5
 800e3f0:	230e      	movs	r3, #14
 800e3f2:	5ee1      	ldrsh	r1, [r4, r3]
 800e3f4:	f000 f820 	bl	800e438 <_isatty_r>
 800e3f8:	2800      	cmp	r0, #0
 800e3fa:	d005      	beq.n	800e408 <__smakebuf_r+0x78>
 800e3fc:	2303      	movs	r3, #3
 800e3fe:	89a2      	ldrh	r2, [r4, #12]
 800e400:	439a      	bics	r2, r3
 800e402:	3b02      	subs	r3, #2
 800e404:	4313      	orrs	r3, r2
 800e406:	81a3      	strh	r3, [r4, #12]
 800e408:	89a3      	ldrh	r3, [r4, #12]
 800e40a:	9a01      	ldr	r2, [sp, #4]
 800e40c:	4313      	orrs	r3, r2
 800e40e:	81a3      	strh	r3, [r4, #12]
 800e410:	e7cc      	b.n	800e3ac <__smakebuf_r+0x1c>
	...

0800e414 <_fstat_r>:
 800e414:	2300      	movs	r3, #0
 800e416:	b570      	push	{r4, r5, r6, lr}
 800e418:	4d06      	ldr	r5, [pc, #24]	@ (800e434 <_fstat_r+0x20>)
 800e41a:	0004      	movs	r4, r0
 800e41c:	0008      	movs	r0, r1
 800e41e:	0011      	movs	r1, r2
 800e420:	602b      	str	r3, [r5, #0]
 800e422:	f7f5 f861 	bl	80034e8 <_fstat>
 800e426:	1c43      	adds	r3, r0, #1
 800e428:	d103      	bne.n	800e432 <_fstat_r+0x1e>
 800e42a:	682b      	ldr	r3, [r5, #0]
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d000      	beq.n	800e432 <_fstat_r+0x1e>
 800e430:	6023      	str	r3, [r4, #0]
 800e432:	bd70      	pop	{r4, r5, r6, pc}
 800e434:	20001e70 	.word	0x20001e70

0800e438 <_isatty_r>:
 800e438:	2300      	movs	r3, #0
 800e43a:	b570      	push	{r4, r5, r6, lr}
 800e43c:	4d06      	ldr	r5, [pc, #24]	@ (800e458 <_isatty_r+0x20>)
 800e43e:	0004      	movs	r4, r0
 800e440:	0008      	movs	r0, r1
 800e442:	602b      	str	r3, [r5, #0]
 800e444:	f7f5 f85e 	bl	8003504 <_isatty>
 800e448:	1c43      	adds	r3, r0, #1
 800e44a:	d103      	bne.n	800e454 <_isatty_r+0x1c>
 800e44c:	682b      	ldr	r3, [r5, #0]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d000      	beq.n	800e454 <_isatty_r+0x1c>
 800e452:	6023      	str	r3, [r4, #0]
 800e454:	bd70      	pop	{r4, r5, r6, pc}
 800e456:	46c0      	nop			@ (mov r8, r8)
 800e458:	20001e70 	.word	0x20001e70

0800e45c <abort>:
 800e45c:	2006      	movs	r0, #6
 800e45e:	b510      	push	{r4, lr}
 800e460:	f000 f82c 	bl	800e4bc <raise>
 800e464:	2001      	movs	r0, #1
 800e466:	f7f5 f80b 	bl	8003480 <_exit>

0800e46a <_raise_r>:
 800e46a:	b570      	push	{r4, r5, r6, lr}
 800e46c:	0004      	movs	r4, r0
 800e46e:	000d      	movs	r5, r1
 800e470:	291f      	cmp	r1, #31
 800e472:	d904      	bls.n	800e47e <_raise_r+0x14>
 800e474:	2316      	movs	r3, #22
 800e476:	6003      	str	r3, [r0, #0]
 800e478:	2001      	movs	r0, #1
 800e47a:	4240      	negs	r0, r0
 800e47c:	bd70      	pop	{r4, r5, r6, pc}
 800e47e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800e480:	2b00      	cmp	r3, #0
 800e482:	d004      	beq.n	800e48e <_raise_r+0x24>
 800e484:	008a      	lsls	r2, r1, #2
 800e486:	189b      	adds	r3, r3, r2
 800e488:	681a      	ldr	r2, [r3, #0]
 800e48a:	2a00      	cmp	r2, #0
 800e48c:	d108      	bne.n	800e4a0 <_raise_r+0x36>
 800e48e:	0020      	movs	r0, r4
 800e490:	f000 f830 	bl	800e4f4 <_getpid_r>
 800e494:	002a      	movs	r2, r5
 800e496:	0001      	movs	r1, r0
 800e498:	0020      	movs	r0, r4
 800e49a:	f000 f819 	bl	800e4d0 <_kill_r>
 800e49e:	e7ed      	b.n	800e47c <_raise_r+0x12>
 800e4a0:	2a01      	cmp	r2, #1
 800e4a2:	d009      	beq.n	800e4b8 <_raise_r+0x4e>
 800e4a4:	1c51      	adds	r1, r2, #1
 800e4a6:	d103      	bne.n	800e4b0 <_raise_r+0x46>
 800e4a8:	2316      	movs	r3, #22
 800e4aa:	6003      	str	r3, [r0, #0]
 800e4ac:	2001      	movs	r0, #1
 800e4ae:	e7e5      	b.n	800e47c <_raise_r+0x12>
 800e4b0:	2100      	movs	r1, #0
 800e4b2:	0028      	movs	r0, r5
 800e4b4:	6019      	str	r1, [r3, #0]
 800e4b6:	4790      	blx	r2
 800e4b8:	2000      	movs	r0, #0
 800e4ba:	e7df      	b.n	800e47c <_raise_r+0x12>

0800e4bc <raise>:
 800e4bc:	b510      	push	{r4, lr}
 800e4be:	4b03      	ldr	r3, [pc, #12]	@ (800e4cc <raise+0x10>)
 800e4c0:	0001      	movs	r1, r0
 800e4c2:	6818      	ldr	r0, [r3, #0]
 800e4c4:	f7ff ffd1 	bl	800e46a <_raise_r>
 800e4c8:	bd10      	pop	{r4, pc}
 800e4ca:	46c0      	nop			@ (mov r8, r8)
 800e4cc:	2000001c 	.word	0x2000001c

0800e4d0 <_kill_r>:
 800e4d0:	2300      	movs	r3, #0
 800e4d2:	b570      	push	{r4, r5, r6, lr}
 800e4d4:	4d06      	ldr	r5, [pc, #24]	@ (800e4f0 <_kill_r+0x20>)
 800e4d6:	0004      	movs	r4, r0
 800e4d8:	0008      	movs	r0, r1
 800e4da:	0011      	movs	r1, r2
 800e4dc:	602b      	str	r3, [r5, #0]
 800e4de:	f7f4 ffbf 	bl	8003460 <_kill>
 800e4e2:	1c43      	adds	r3, r0, #1
 800e4e4:	d103      	bne.n	800e4ee <_kill_r+0x1e>
 800e4e6:	682b      	ldr	r3, [r5, #0]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d000      	beq.n	800e4ee <_kill_r+0x1e>
 800e4ec:	6023      	str	r3, [r4, #0]
 800e4ee:	bd70      	pop	{r4, r5, r6, pc}
 800e4f0:	20001e70 	.word	0x20001e70

0800e4f4 <_getpid_r>:
 800e4f4:	b510      	push	{r4, lr}
 800e4f6:	f7f4 ffad 	bl	8003454 <_getpid>
 800e4fa:	bd10      	pop	{r4, pc}

0800e4fc <_init>:
 800e4fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4fe:	46c0      	nop			@ (mov r8, r8)
 800e500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e502:	bc08      	pop	{r3}
 800e504:	469e      	mov	lr, r3
 800e506:	4770      	bx	lr

0800e508 <_fini>:
 800e508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e50a:	46c0      	nop			@ (mov r8, r8)
 800e50c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e50e:	bc08      	pop	{r3}
 800e510:	469e      	mov	lr, r3
 800e512:	4770      	bx	lr
