// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cornerTracker_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_harris_mat_419_dout,
        in_harris_mat_419_empty_n,
        in_harris_mat_419_read,
        gradx_mat_49_din,
        gradx_mat_49_full_n,
        gradx_mat_49_write,
        grady_mat_410_din,
        grady_mat_410_full_n,
        grady_mat_410_write,
        img_height,
        img_width
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_pp0_stage0 = 6'd2;
parameter    ap_ST_fsm_state4 = 6'd4;
parameter    ap_ST_fsm_state5 = 6'd8;
parameter    ap_ST_fsm_pp1_stage0 = 6'd16;
parameter    ap_ST_fsm_state11 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] in_harris_mat_419_dout;
input   in_harris_mat_419_empty_n;
output   in_harris_mat_419_read;
output  [15:0] gradx_mat_49_din;
input   gradx_mat_49_full_n;
output   gradx_mat_49_write;
output  [15:0] grady_mat_410_din;
input   grady_mat_410_full_n;
output   grady_mat_410_write;
input  [10:0] img_height;
input  [10:0] img_width;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_harris_mat_419_read;
reg[15:0] gradx_mat_49_din;
reg gradx_mat_49_write;
reg[15:0] grady_mat_410_din;
reg grady_mat_410_write;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_harris_mat_419_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln341_reg_625;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln216_reg_686;
reg   [0:0] cmp_i_i548_i_reg_678;
reg    gradx_mat_49_blk_n;
reg    ap_enable_reg_pp1_iter4;
reg   [0:0] icmp_ln874_2_reg_714;
reg   [0:0] icmp_ln874_2_reg_714_pp1_iter3_reg;
wire    ap_CS_fsm_state11;
reg    grady_mat_410_blk_n;
reg   [10:0] empty_reg_210;
reg   [10:0] empty_61_reg_245;
reg   [7:0] p_Val2_2_reg_257;
reg   [7:0] src_buf2_0_V_reg_269;
reg   [7:0] p_Val2_1_reg_281;
reg   [7:0] src_buf3_0_V_reg_294;
reg   [7:0] src_buf1_0_V_reg_307;
reg   [7:0] p_Val2_s_reg_319;
wire   [0:0] icmp_ln341_fu_390_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln695_fu_395_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] zext_ln538_fu_401_p1;
reg   [63:0] zext_ln538_reg_634;
wire   [11:0] img_height_cast2_fu_406_p1;
reg   [11:0] img_height_cast2_reg_664;
wire    ap_CS_fsm_state4;
wire   [11:0] add_ln353_fu_409_p2;
reg   [11:0] add_ln353_reg_669;
wire   [0:0] icmp_ln353_fu_415_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] cmp_i_i548_i_fu_495_p2;
wire   [1:0] trunc_ln324_fu_500_p1;
reg   [1:0] trunc_ln324_reg_682;
wire   [0:0] icmp_ln216_fu_504_p2;
wire    ap_block_state6_pp1_stage0_iter0;
reg    ap_predicate_op96_read_state7;
reg    ap_block_state7_pp1_stage0_iter1;
wire    ap_block_state8_pp1_stage0_iter2;
wire    ap_block_state9_pp1_stage0_iter3;
reg    ap_block_state10_pp1_stage0_iter4;
reg    ap_block_pp1_stage0_11001;
reg   [0:0] icmp_ln216_reg_686_pp1_iter1_reg;
reg   [0:0] icmp_ln216_reg_686_pp1_iter2_reg;
reg   [0:0] icmp_ln216_reg_686_pp1_iter3_reg;
wire   [10:0] add_ln695_3_fu_509_p2;
reg   [10:0] add_ln695_3_reg_690;
reg    ap_enable_reg_pp1_iter0;
reg   [1:0] p_load38_reg_695;
reg   [10:0] buf_0_V_addr_1_reg_699;
reg   [10:0] buf_1_V_addr_1_reg_704;
reg   [10:0] buf_2_V_addr_reg_709;
wire   [0:0] icmp_ln874_2_fu_522_p2;
reg   [0:0] icmp_ln874_2_reg_714_pp1_iter2_reg;
wire   [7:0] src_buf1_2_V_fu_531_p5;
reg   [7:0] src_buf1_2_V_reg_718;
reg    ap_enable_reg_pp1_iter3;
wire   [7:0] src_buf2_2_V_fu_544_p5;
reg   [7:0] src_buf2_2_V_reg_723;
wire   [7:0] src_buf3_2_V_fu_557_p5;
reg   [7:0] src_buf3_2_V_reg_728;
reg   [15:0] GradientValuesX_0_V_1_reg_733;
reg   [15:0] GradientValuesY_0_V_1_reg_738;
wire   [12:0] select_ln426_fu_600_p3;
reg    ap_block_state11;
wire   [11:0] add_ln695_2_fu_608_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter2;
reg    ap_condition_pp1_exit_iter3_state9;
reg    buf_0_V_ce0;
wire   [7:0] buf_0_V_q0;
reg   [10:0] buf_0_V_address1;
reg    buf_0_V_ce1;
reg    buf_0_V_we1;
reg   [7:0] buf_0_V_d1;
reg    buf_1_V_ce0;
wire   [7:0] buf_1_V_q0;
reg   [10:0] buf_1_V_address1;
reg    buf_1_V_ce1;
reg    buf_1_V_we1;
reg   [7:0] buf_1_V_d1;
reg    buf_2_V_ce0;
wire   [7:0] buf_2_V_q0;
wire   [10:0] buf_2_V_address1;
reg    buf_2_V_ce1;
reg    buf_2_V_we1;
reg   [7:0] buf_2_V_d1;
wire    call_ret_xFSobel3x3_1_1_0_3_s_fu_332_ap_ready;
wire   [15:0] call_ret_xFSobel3x3_1_1_0_3_s_fu_332_ap_return_0;
wire   [15:0] call_ret_xFSobel3x3_1_1_0_3_s_fu_332_ap_return_1;
wire    p_Repl2_s_xFGradientX3x3_0_3_s_fu_349_ap_ready;
wire   [10:0] p_Repl2_s_xFGradientX3x3_0_3_s_fu_349_ap_return;
wire    p_Repl2_2_xFGradientY3x3_0_3_s_fu_365_ap_ready;
wire   [10:0] p_Repl2_2_xFGradientY3x3_0_3_s_fu_365_ap_return;
reg   [11:0] empty_59_reg_221;
wire   [12:0] ap_phi_mux_empty_60_phi_fu_237_p4;
reg   [12:0] empty_60_reg_233;
reg   [10:0] ap_phi_mux_empty_61_phi_fu_249_p4;
reg   [7:0] ap_phi_mux_p_Val2_2_phi_fu_261_p4;
reg   [7:0] ap_phi_mux_p_Val2_1_phi_fu_285_p4;
reg   [7:0] ap_phi_mux_src_buf3_0_V_phi_fu_299_p4;
reg   [7:0] ap_phi_mux_src_buf1_0_V_phi_fu_311_p4;
reg   [7:0] ap_phi_mux_p_Val2_s_phi_fu_323_p4;
wire   [63:0] zext_ln538_1_fu_515_p1;
reg   [1:0] empty_56_fu_98;
wire   [1:0] select_ln366_fu_456_p3;
reg   [1:0] empty_57_fu_102;
wire   [1:0] select_ln366_1_fu_464_p3;
reg   [1:0] empty_58_fu_106;
wire   [1:0] select_ln366_2_fu_472_p3;
reg    ap_block_pp1_stage0_01001;
wire  signed [15:0] sext_ln414_fu_578_p1;
wire  signed [15:0] sext_ln414_1_fu_583_p1;
wire   [0:0] icmp_ln874_fu_450_p2;
wire   [12:0] add_ln695_1_fu_588_p2;
wire   [0:0] icmp_ln874_1_fu_594_p2;
reg   [5:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_594;
reg    ap_condition_598;
reg    ap_condition_347;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

cornerTracker_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_0_V_addr_1_reg_699),
    .ce0(buf_0_V_ce0),
    .q0(buf_0_V_q0),
    .address1(buf_0_V_address1),
    .ce1(buf_0_V_ce1),
    .we1(buf_0_V_we1),
    .d1(buf_0_V_d1)
);

cornerTracker_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_1_V_addr_1_reg_704),
    .ce0(buf_1_V_ce0),
    .q0(buf_1_V_q0),
    .address1(buf_1_V_address1),
    .ce1(buf_1_V_ce1),
    .we1(buf_1_V_we1),
    .d1(buf_1_V_d1)
);

cornerTracker_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s_buf_0_V #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_2_V_addr_reg_709),
    .ce0(buf_2_V_ce0),
    .q0(buf_2_V_q0),
    .address1(buf_2_V_address1),
    .ce1(buf_2_V_ce1),
    .we1(buf_2_V_we1),
    .d1(buf_2_V_d1)
);

cornerTracker_xFSobel3x3_1_1_0_3_s call_ret_xFSobel3x3_1_1_0_3_s_fu_332(
    .ap_ready(call_ret_xFSobel3x3_1_1_0_3_s_fu_332_ap_ready),
    .p_read2(ap_phi_mux_p_Val2_s_phi_fu_323_p4),
    .p_read5(ap_phi_mux_src_buf1_0_V_phi_fu_311_p4),
    .p_read6(src_buf1_2_V_fu_531_p5),
    .p_read7(ap_phi_mux_p_Val2_1_phi_fu_285_p4),
    .p_read8(src_buf2_2_V_fu_544_p5),
    .p_read9(ap_phi_mux_p_Val2_2_phi_fu_261_p4),
    .p_read10(ap_phi_mux_src_buf3_0_V_phi_fu_299_p4),
    .p_read11(src_buf3_2_V_fu_557_p5),
    .ap_return_0(call_ret_xFSobel3x3_1_1_0_3_s_fu_332_ap_return_0),
    .ap_return_1(call_ret_xFSobel3x3_1_1_0_3_s_fu_332_ap_return_1)
);

cornerTracker_xFGradientX3x3_0_3_s p_Repl2_s_xFGradientX3x3_0_3_s_fu_349(
    .ap_ready(p_Repl2_s_xFGradientX3x3_0_3_s_fu_349_ap_ready),
    .t0(p_Val2_s_reg_319),
    .t2(8'd0),
    .m0(p_Val2_1_reg_281),
    .m2(8'd0),
    .b0(p_Val2_2_reg_257),
    .b2(8'd0),
    .ap_return(p_Repl2_s_xFGradientX3x3_0_3_s_fu_349_ap_return)
);

cornerTracker_xFGradientY3x3_0_3_s p_Repl2_2_xFGradientY3x3_0_3_s_fu_365(
    .ap_ready(p_Repl2_2_xFGradientY3x3_0_3_s_fu_365_ap_ready),
    .t0(p_Val2_s_reg_319),
    .t1(src_buf1_0_V_reg_307),
    .t2(8'd0),
    .b0(p_Val2_2_reg_257),
    .b1(src_buf3_0_V_reg_294),
    .b2(8'd0),
    .ap_return(p_Repl2_2_xFGradientY3x3_0_3_s_fu_365_ap_return)
);

cornerTracker_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U113(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(empty_58_fu_106),
    .dout(src_buf1_2_V_fu_531_p5)
);

cornerTracker_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U114(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(empty_57_fu_102),
    .dout(src_buf2_2_V_fu_544_p5)
);

cornerTracker_mux_32_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_32_8_1_1_U115(
    .din0(buf_0_V_q0),
    .din1(buf_1_V_q0),
    .din2(buf_2_V_q0),
    .din3(empty_56_fu_98),
    .dout(src_buf3_2_V_fu_557_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter3_state9)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0)))) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter3_state9))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter2;
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        if ((~(ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd2) & ~(ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd0))) begin
            empty_56_fu_98 <= select_ln366_fu_456_p3;
        end else if ((ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd2)) begin
            empty_56_fu_98 <= 2'd2;
        end else if ((ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd0)) begin
            empty_56_fu_98 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        if ((~(ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd2) & ~(ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd0))) begin
            empty_57_fu_102 <= select_ln366_1_fu_464_p3;
        end else if ((ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd2)) begin
            empty_57_fu_102 <= 2'd1;
        end else if ((ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd0)) begin
            empty_57_fu_102 <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        if ((~(ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd2) & ~(ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd0))) begin
            empty_58_fu_106 <= select_ln366_2_fu_472_p3;
        end else if ((ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd2)) begin
            empty_58_fu_106 <= 2'd0;
        end else if ((ap_phi_mux_empty_60_phi_fu_237_p4 == 13'd0)) begin
            empty_58_fu_106 <= 2'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((grady_mat_410_full_n == 1'b0) | (gradx_mat_49_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_59_reg_221 <= add_ln695_2_fu_608_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_59_reg_221 <= 12'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((grady_mat_410_full_n == 1'b0) | (gradx_mat_49_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_60_reg_233 <= select_ln426_fu_600_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_60_reg_233 <= 13'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        empty_61_reg_245 <= add_ln695_3_reg_690;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        empty_61_reg_245 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln341_fu_390_p2 == 1'd0))) begin
        empty_reg_210 <= add_ln695_fu_395_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_reg_210 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        p_Val2_1_reg_281 <= src_buf2_0_V_reg_269;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        p_Val2_1_reg_281 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        p_Val2_2_reg_257 <= src_buf3_0_V_reg_294;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        p_Val2_2_reg_257 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        p_Val2_s_reg_319 <= src_buf1_0_V_reg_307;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        p_Val2_s_reg_319 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        src_buf1_0_V_reg_307 <= src_buf1_2_V_reg_718;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        src_buf1_0_V_reg_307 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        src_buf2_0_V_reg_269 <= src_buf2_2_V_reg_723;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        src_buf2_0_V_reg_269 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        src_buf3_0_V_reg_294 <= src_buf3_2_V_reg_728;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        src_buf3_0_V_reg_294 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln216_reg_686_pp1_iter2_reg == 1'd0))) begin
        GradientValuesX_0_V_1_reg_733 <= call_ret_xFSobel3x3_1_1_0_3_s_fu_332_ap_return_0;
        GradientValuesY_0_V_1_reg_738 <= call_ret_xFSobel3x3_1_1_0_3_s_fu_332_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln353_reg_669 <= add_ln353_fu_409_p2;
        img_height_cast2_reg_664[10 : 0] <= img_height_cast2_fu_406_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln695_3_reg_690 <= add_ln695_3_fu_509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln216_reg_686 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        buf_0_V_addr_1_reg_699 <= zext_ln538_1_fu_515_p1;
        buf_1_V_addr_1_reg_704 <= zext_ln538_1_fu_515_p1;
        buf_2_V_addr_reg_709 <= zext_ln538_1_fu_515_p1;
        icmp_ln874_2_reg_714 <= icmp_ln874_2_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd0))) begin
        cmp_i_i548_i_reg_678 <= cmp_i_i548_i_fu_495_p2;
        trunc_ln324_reg_682 <= trunc_ln324_fu_500_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln216_reg_686 <= icmp_ln216_fu_504_p2;
        icmp_ln216_reg_686_pp1_iter1_reg <= icmp_ln216_reg_686;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln216_reg_686_pp1_iter2_reg <= icmp_ln216_reg_686_pp1_iter1_reg;
        icmp_ln216_reg_686_pp1_iter3_reg <= icmp_ln216_reg_686_pp1_iter2_reg;
        icmp_ln874_2_reg_714_pp1_iter2_reg <= icmp_ln874_2_reg_714;
        icmp_ln874_2_reg_714_pp1_iter3_reg <= icmp_ln874_2_reg_714_pp1_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln341_reg_625 <= icmp_ln341_fu_390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i548_i_reg_678 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln216_fu_504_p2 == 1'd0))) begin
        p_load38_reg_695 <= empty_56_fu_98;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (icmp_ln216_reg_686_pp1_iter2_reg == 1'd0))) begin
        src_buf1_2_V_reg_718 <= src_buf1_2_V_fu_531_p5;
        src_buf2_2_V_reg_723 <= src_buf2_2_V_fu_544_p5;
        src_buf3_2_V_reg_728 <= src_buf3_2_V_fu_557_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln341_fu_390_p2 == 1'd0))) begin
        zext_ln538_reg_634[10 : 0] <= zext_ln538_fu_401_p1[10 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln341_fu_390_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_condition_pp1_exit_iter3_state9 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter3_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln216_fu_504_p2 == 1'd1))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_empty_61_phi_fu_249_p4 = add_ln695_3_reg_690;
    end else begin
        ap_phi_mux_empty_61_phi_fu_249_p4 = empty_61_reg_245;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_p_Val2_1_phi_fu_285_p4 = src_buf2_0_V_reg_269;
    end else begin
        ap_phi_mux_p_Val2_1_phi_fu_285_p4 = p_Val2_1_reg_281;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_p_Val2_2_phi_fu_261_p4 = src_buf3_0_V_reg_294;
    end else begin
        ap_phi_mux_p_Val2_2_phi_fu_261_p4 = p_Val2_2_reg_257;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_p_Val2_s_phi_fu_323_p4 = src_buf1_0_V_reg_307;
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_323_p4 = p_Val2_s_reg_319;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf1_0_V_phi_fu_311_p4 = src_buf1_2_V_reg_718;
    end else begin
        ap_phi_mux_src_buf1_0_V_phi_fu_311_p4 = src_buf1_0_V_reg_307;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln216_reg_686_pp1_iter3_reg == 1'd0))) begin
        ap_phi_mux_src_buf3_0_V_phi_fu_299_p4 = src_buf3_2_V_reg_728;
    end else begin
        ap_phi_mux_src_buf3_0_V_phi_fu_299_p4 = src_buf3_0_V_reg_294;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_682 == 2'd0)) | ((cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_load38_reg_695 == 2'd0)))) begin
        buf_0_V_address1 = zext_ln538_1_fu_515_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        buf_0_V_address1 = zext_ln538_fu_401_p1;
    end else begin
        buf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_0_V_ce0 = 1'b1;
    end else begin
        buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_682 == 2'd0)) | ((cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_load38_reg_695 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        buf_0_V_ce1 = 1'b1;
    end else begin
        buf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_682 == 2'd0))) begin
        buf_0_V_d1 = in_harris_mat_419_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_load38_reg_695 == 2'd0)))) begin
        buf_0_V_d1 = 8'd0;
    end else begin
        buf_0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_682 == 2'd0)) | ((cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_load38_reg_695 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln341_fu_390_p2 == 1'd0)))) begin
        buf_0_V_we1 = 1'b1;
    end else begin
        buf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_682 == 2'd1)) | ((cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_load38_reg_695 == 2'd1)))) begin
        buf_1_V_address1 = zext_ln538_1_fu_515_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        buf_1_V_address1 = zext_ln538_reg_634;
    end else begin
        buf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_1_V_ce0 = 1'b1;
    end else begin
        buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_682 == 2'd1)) | ((cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_load38_reg_695 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_1_V_ce1 = 1'b1;
    end else begin
        buf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_load38_reg_695 == 2'd1))) begin
        buf_1_V_d1 = 8'd0;
    end else if ((((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_682 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        buf_1_V_d1 = in_harris_mat_419_dout;
    end else begin
        buf_1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (trunc_ln324_reg_682 == 2'd1)) | ((icmp_ln341_reg_625 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (p_load38_reg_695 == 2'd1)))) begin
        buf_1_V_we1 = 1'b1;
    end else begin
        buf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        buf_2_V_ce0 = 1'b1;
    end else begin
        buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln324_reg_682 == 2'd1) & ~(trunc_ln324_reg_682 == 2'd0) & (cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(p_load38_reg_695 == 2'd1) & ~(p_load38_reg_695 == 2'd0) & (cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_2_V_ce1 = 1'b1;
    end else begin
        buf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_347)) begin
        if ((1'b1 == ap_condition_598)) begin
            buf_2_V_d1 = in_harris_mat_419_dout;
        end else if ((1'b1 == ap_condition_594)) begin
            buf_2_V_d1 = 8'd0;
        end else begin
            buf_2_V_d1 = 'bx;
        end
    end else begin
        buf_2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln324_reg_682 == 2'd1) & ~(trunc_ln324_reg_682 == 2'd0) & (cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | (~(p_load38_reg_695 == 2'd1) & ~(p_load38_reg_695 == 2'd0) & (cmp_i_i548_i_reg_678 == 1'd0) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        buf_2_V_we1 = 1'b1;
    end else begin
        buf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        gradx_mat_49_blk_n = gradx_mat_49_full_n;
    end else begin
        gradx_mat_49_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((grady_mat_410_full_n == 1'b0) | (gradx_mat_49_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        gradx_mat_49_din = sext_ln414_fu_578_p1;
    end else if (((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        gradx_mat_49_din = GradientValuesX_0_V_1_reg_733;
    end else begin
        gradx_mat_49_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | (~((grady_mat_410_full_n == 1'b0) | (gradx_mat_49_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)))) begin
        gradx_mat_49_write = 1'b1;
    end else begin
        gradx_mat_49_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        grady_mat_410_blk_n = grady_mat_410_full_n;
    end else begin
        grady_mat_410_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((grady_mat_410_full_n == 1'b0) | (gradx_mat_49_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
        grady_mat_410_din = sext_ln414_1_fu_583_p1;
    end else if (((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        grady_mat_410_din = GradientValuesY_0_V_1_reg_738;
    end else begin
        grady_mat_410_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | (~((grady_mat_410_full_n == 1'b0) | (gradx_mat_49_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11)))) begin
        grady_mat_410_write = 1'b1;
    end else begin
        grady_mat_410_write = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln341_reg_625 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_harris_mat_419_blk_n = in_harris_mat_419_empty_n;
    end else begin
        in_harris_mat_419_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op96_read_state7 == 1'b1)) | ((icmp_ln341_reg_625 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_harris_mat_419_read = 1'b1;
    end else begin
        in_harris_mat_419_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln341_fu_390_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln341_fu_390_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln353_fu_415_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            if ((~((grady_mat_410_full_n == 1'b0) | (gradx_mat_49_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln353_fu_409_p2 = (img_height_cast2_fu_406_p1 + 12'd1);

assign add_ln695_1_fu_588_p2 = (empty_60_reg_233 + 13'd1);

assign add_ln695_2_fu_608_p2 = (empty_59_reg_221 + 12'd1);

assign add_ln695_3_fu_509_p2 = (ap_phi_mux_empty_61_phi_fu_249_p4 + 11'd1);

assign add_ln695_fu_395_p2 = (empty_reg_210 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln341_reg_625 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (in_harris_mat_419_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln341_reg_625 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (in_harris_mat_419_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter4 == 1'b1) & (((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (grady_mat_410_full_n == 1'b0)) | ((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (gradx_mat_49_full_n == 1'b0)))) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (in_harris_mat_419_empty_n == 1'b0) & (ap_predicate_op96_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter4 == 1'b1) & (((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (grady_mat_410_full_n == 1'b0)) | ((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (gradx_mat_49_full_n == 1'b0)))) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (in_harris_mat_419_empty_n == 1'b0) & (ap_predicate_op96_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter4 == 1'b1) & (((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (grady_mat_410_full_n == 1'b0)) | ((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (gradx_mat_49_full_n == 1'b0)))) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (in_harris_mat_419_empty_n == 1'b0) & (ap_predicate_op96_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state10_pp1_stage0_iter4 = (((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (grady_mat_410_full_n == 1'b0)) | ((icmp_ln874_2_reg_714_pp1_iter3_reg == 1'd0) & (gradx_mat_49_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state11 = ((grady_mat_410_full_n == 1'b0) | (gradx_mat_49_full_n == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln341_reg_625 == 1'd0) & (in_harris_mat_419_empty_n == 1'b0));
end

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp1_stage0_iter1 = ((in_harris_mat_419_empty_n == 1'b0) & (ap_predicate_op96_read_state7 == 1'b1));
end

assign ap_block_state8_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_347 = ((icmp_ln216_reg_686 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_594 = (~(p_load38_reg_695 == 2'd1) & ~(p_load38_reg_695 == 2'd0) & (cmp_i_i548_i_reg_678 == 1'd0));
end

always @ (*) begin
    ap_condition_598 = (~(trunc_ln324_reg_682 == 2'd1) & ~(trunc_ln324_reg_682 == 2'd0) & (cmp_i_i548_i_reg_678 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_empty_60_phi_fu_237_p4 = empty_60_reg_233;

always @ (*) begin
    ap_predicate_op96_read_state7 = ((cmp_i_i548_i_reg_678 == 1'd1) & (icmp_ln216_reg_686 == 1'd0));
end

assign buf_2_V_address1 = zext_ln538_1_fu_515_p1;

assign cmp_i_i548_i_fu_495_p2 = ((empty_59_reg_221 < img_height_cast2_reg_664) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_504_p2 = ((ap_phi_mux_empty_61_phi_fu_249_p4 == img_width) ? 1'b1 : 1'b0);

assign icmp_ln341_fu_390_p2 = ((empty_reg_210 == img_width) ? 1'b1 : 1'b0);

assign icmp_ln353_fu_415_p2 = ((empty_59_reg_221 == add_ln353_reg_669) ? 1'b1 : 1'b0);

assign icmp_ln874_1_fu_594_p2 = ((add_ln695_1_fu_588_p2 == 13'd3) ? 1'b1 : 1'b0);

assign icmp_ln874_2_fu_522_p2 = ((empty_61_reg_245 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln874_fu_450_p2 = ((empty_60_reg_233 == 13'd1) ? 1'b1 : 1'b0);

assign img_height_cast2_fu_406_p1 = img_height;

assign select_ln366_1_fu_464_p3 = ((icmp_ln874_fu_450_p2[0:0] === 1'b1) ? 2'd0 : empty_57_fu_102);

assign select_ln366_2_fu_472_p3 = ((icmp_ln874_fu_450_p2[0:0] === 1'b1) ? 2'd2 : empty_58_fu_106);

assign select_ln366_fu_456_p3 = ((icmp_ln874_fu_450_p2[0:0] === 1'b1) ? 2'd1 : empty_56_fu_98);

assign select_ln426_fu_600_p3 = ((icmp_ln874_1_fu_594_p2[0:0] === 1'b1) ? 13'd0 : add_ln695_1_fu_588_p2);

assign sext_ln414_1_fu_583_p1 = $signed(p_Repl2_2_xFGradientY3x3_0_3_s_fu_365_ap_return);

assign sext_ln414_fu_578_p1 = $signed(p_Repl2_s_xFGradientX3x3_0_3_s_fu_349_ap_return);

assign trunc_ln324_fu_500_p1 = empty_60_reg_233[1:0];

assign zext_ln538_1_fu_515_p1 = empty_61_reg_245;

assign zext_ln538_fu_401_p1 = empty_reg_210;

always @ (posedge ap_clk) begin
    zext_ln538_reg_634[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    img_height_cast2_reg_664[11] <= 1'b0;
end

endmodule //cornerTracker_xFSobelFilter3x3_0_2_1080_1920_1_0_3_1_1_5_1920_false_s
