|SoC
clk => clk.IN7
rstN => rstN.IN4
GPIO[0] <= IO_controller:IO_Control.GPIO
GPIO[1] <= IO_controller:IO_Control.GPIO
GPIO[2] <= IO_controller:IO_Control.GPIO
GPIO[3] <= IO_controller:IO_Control.GPIO
GPIO[4] <= IO_controller:IO_Control.GPIO
GPIO[5] <= IO_controller:IO_Control.GPIO
GPIO[6] <= IO_controller:IO_Control.GPIO
GPIO[7] <= IO_controller:IO_Control.GPIO
GPIO[8] <= IO_controller:IO_Control.GPIO
GPIO[9] <= IO_controller:IO_Control.GPIO
GPIO[10] <= IO_controller:IO_Control.GPIO
GPIO[11] <= IO_controller:IO_Control.GPIO
GPIO[12] <= IO_controller:IO_Control.GPIO
GPIO[13] <= IO_controller:IO_Control.GPIO
GPIO[14] <= IO_controller:IO_Control.GPIO
GPIO[15] <= IO_controller:IO_Control.GPIO
GPIO[16] <= IO_controller:IO_Control.GPIO
GPIO[17] <= IO_controller:IO_Control.GPIO
GPIO[18] <= IO_controller:IO_Control.GPIO
GPIO[19] <= IO_controller:IO_Control.GPIO
GPIO[20] <= IO_controller:IO_Control.GPIO
GPIO[21] <= IO_controller:IO_Control.GPIO
GPIO[22] <= IO_controller:IO_Control.GPIO
GPIO[23] <= IO_controller:IO_Control.GPIO
GPIO[24] <= IO_controller:IO_Control.GPIO
GPIO[25] <= IO_controller:IO_Control.GPIO
GPIO[26] <= IO_controller:IO_Control.GPIO
GPIO[27] <= IO_controller:IO_Control.GPIO
GPIO[28] <= IO_controller:IO_Control.GPIO
GPIO[29] <= IO_controller:IO_Control.GPIO
GPIO[30] <= IO_controller:IO_Control.GPIO
GPIO[31] <= IO_controller:IO_Control.GPIO


|SoC|FemtoRV32IM:CPU
clk => registerFile.we_a.CLK
clk => registerFile.waddr_a[4].CLK
clk => registerFile.waddr_a[3].CLK
clk => registerFile.waddr_a[2].CLK
clk => registerFile.waddr_a[1].CLK
clk => registerFile.waddr_a[0].CLK
clk => registerFile.data_a[31].CLK
clk => registerFile.data_a[30].CLK
clk => registerFile.data_a[29].CLK
clk => registerFile.data_a[28].CLK
clk => registerFile.data_a[27].CLK
clk => registerFile.data_a[26].CLK
clk => registerFile.data_a[25].CLK
clk => registerFile.data_a[24].CLK
clk => registerFile.data_a[23].CLK
clk => registerFile.data_a[22].CLK
clk => registerFile.data_a[21].CLK
clk => registerFile.data_a[20].CLK
clk => registerFile.data_a[19].CLK
clk => registerFile.data_a[18].CLK
clk => registerFile.data_a[17].CLK
clk => registerFile.data_a[16].CLK
clk => registerFile.data_a[15].CLK
clk => registerFile.data_a[14].CLK
clk => registerFile.data_a[13].CLK
clk => registerFile.data_a[12].CLK
clk => registerFile.data_a[11].CLK
clk => registerFile.data_a[10].CLK
clk => registerFile.data_a[9].CLK
clk => registerFile.data_a[8].CLK
clk => registerFile.data_a[7].CLK
clk => registerFile.data_a[6].CLK
clk => registerFile.data_a[5].CLK
clk => registerFile.data_a[4].CLK
clk => registerFile.data_a[3].CLK
clk => registerFile.data_a[2].CLK
clk => registerFile.data_a[1].CLK
clk => registerFile.data_a[0].CLK
clk => instr[2].CLK
clk => instr[3].CLK
clk => instr[4].CLK
clk => instr[5].CLK
clk => instr[6].CLK
clk => instr[7].CLK
clk => instr[8].CLK
clk => instr[9].CLK
clk => instr[10].CLK
clk => instr[11].CLK
clk => instr[12].CLK
clk => instr[13].CLK
clk => instr[14].CLK
clk => instr[15].CLK
clk => instr[16].CLK
clk => instr[17].CLK
clk => instr[18].CLK
clk => instr[19].CLK
clk => instr[20].CLK
clk => instr[21].CLK
clk => instr[22].CLK
clk => instr[23].CLK
clk => instr[24].CLK
clk => instr[25].CLK
clk => instr[26].CLK
clk => instr[27].CLK
clk => instr[28].CLK
clk => instr[29].CLK
clk => instr[30].CLK
clk => instr[31].CLK
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs2[4].CLK
clk => rs2[5].CLK
clk => rs2[6].CLK
clk => rs2[7].CLK
clk => rs2[8].CLK
clk => rs2[9].CLK
clk => rs2[10].CLK
clk => rs2[11].CLK
clk => rs2[12].CLK
clk => rs2[13].CLK
clk => rs2[14].CLK
clk => rs2[15].CLK
clk => rs2[16].CLK
clk => rs2[17].CLK
clk => rs2[18].CLK
clk => rs2[19].CLK
clk => rs2[20].CLK
clk => rs2[21].CLK
clk => rs2[22].CLK
clk => rs2[23].CLK
clk => rs2[24].CLK
clk => rs2[25].CLK
clk => rs2[26].CLK
clk => rs2[27].CLK
clk => rs2[28].CLK
clk => rs2[29].CLK
clk => rs2[30].CLK
clk => rs2[31].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
clk => rs1[4].CLK
clk => rs1[5].CLK
clk => rs1[6].CLK
clk => rs1[7].CLK
clk => rs1[8].CLK
clk => rs1[9].CLK
clk => rs1[10].CLK
clk => rs1[11].CLK
clk => rs1[12].CLK
clk => rs1[13].CLK
clk => rs1[14].CLK
clk => rs1[15].CLK
clk => rs1[16].CLK
clk => rs1[17].CLK
clk => rs1[18].CLK
clk => rs1[19].CLK
clk => rs1[20].CLK
clk => rs1[21].CLK
clk => rs1[22].CLK
clk => rs1[23].CLK
clk => rs1[24].CLK
clk => rs1[25].CLK
clk => rs1[26].CLK
clk => rs1[27].CLK
clk => rs1[28].CLK
clk => rs1[29].CLK
clk => rs1[30].CLK
clk => rs1[31].CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
clk => PC[16].CLK
clk => PC[17].CLK
clk => PC[18].CLK
clk => PC[19].CLK
clk => PC[20].CLK
clk => PC[21].CLK
clk => PC[22].CLK
clk => PC[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => cycles[0].CLK
clk => cycles[1].CLK
clk => cycles[2].CLK
clk => cycles[3].CLK
clk => cycles[4].CLK
clk => cycles[5].CLK
clk => cycles[6].CLK
clk => cycles[7].CLK
clk => cycles[8].CLK
clk => cycles[9].CLK
clk => cycles[10].CLK
clk => cycles[11].CLK
clk => cycles[12].CLK
clk => cycles[13].CLK
clk => cycles[14].CLK
clk => cycles[15].CLK
clk => cycles[16].CLK
clk => cycles[17].CLK
clk => cycles[18].CLK
clk => cycles[19].CLK
clk => cycles[20].CLK
clk => cycles[21].CLK
clk => cycles[22].CLK
clk => cycles[23].CLK
clk => cycles[24].CLK
clk => cycles[25].CLK
clk => cycles[26].CLK
clk => cycles[27].CLK
clk => cycles[28].CLK
clk => cycles[29].CLK
clk => cycles[30].CLK
clk => cycles[31].CLK
clk => cycles[32].CLK
clk => cycles[33].CLK
clk => cycles[34].CLK
clk => cycles[35].CLK
clk => cycles[36].CLK
clk => cycles[37].CLK
clk => cycles[38].CLK
clk => cycles[39].CLK
clk => cycles[40].CLK
clk => cycles[41].CLK
clk => cycles[42].CLK
clk => cycles[43].CLK
clk => cycles[44].CLK
clk => cycles[45].CLK
clk => cycles[46].CLK
clk => cycles[47].CLK
clk => cycles[48].CLK
clk => cycles[49].CLK
clk => cycles[50].CLK
clk => cycles[51].CLK
clk => cycles[52].CLK
clk => cycles[53].CLK
clk => cycles[54].CLK
clk => cycles[55].CLK
clk => cycles[56].CLK
clk => cycles[57].CLK
clk => cycles[58].CLK
clk => cycles[59].CLK
clk => cycles[60].CLK
clk => cycles[61].CLK
clk => cycles[62].CLK
clk => cycles[63].CLK
clk => divResult[0].CLK
clk => divResult[1].CLK
clk => divResult[2].CLK
clk => divResult[3].CLK
clk => divResult[4].CLK
clk => divResult[5].CLK
clk => divResult[6].CLK
clk => divResult[7].CLK
clk => divResult[8].CLK
clk => divResult[9].CLK
clk => divResult[10].CLK
clk => divResult[11].CLK
clk => divResult[12].CLK
clk => divResult[13].CLK
clk => divResult[14].CLK
clk => divResult[15].CLK
clk => divResult[16].CLK
clk => divResult[17].CLK
clk => divResult[18].CLK
clk => divResult[19].CLK
clk => divResult[20].CLK
clk => divResult[21].CLK
clk => divResult[22].CLK
clk => divResult[23].CLK
clk => divResult[24].CLK
clk => divResult[25].CLK
clk => divResult[26].CLK
clk => divResult[27].CLK
clk => divResult[28].CLK
clk => divResult[29].CLK
clk => divResult[30].CLK
clk => divResult[31].CLK
clk => quotient_msk[0].CLK
clk => quotient_msk[1].CLK
clk => quotient_msk[2].CLK
clk => quotient_msk[3].CLK
clk => quotient_msk[4].CLK
clk => quotient_msk[5].CLK
clk => quotient_msk[6].CLK
clk => quotient_msk[7].CLK
clk => quotient_msk[8].CLK
clk => quotient_msk[9].CLK
clk => quotient_msk[10].CLK
clk => quotient_msk[11].CLK
clk => quotient_msk[12].CLK
clk => quotient_msk[13].CLK
clk => quotient_msk[14].CLK
clk => quotient_msk[15].CLK
clk => quotient_msk[16].CLK
clk => quotient_msk[17].CLK
clk => quotient_msk[18].CLK
clk => quotient_msk[19].CLK
clk => quotient_msk[20].CLK
clk => quotient_msk[21].CLK
clk => quotient_msk[22].CLK
clk => quotient_msk[23].CLK
clk => quotient_msk[24].CLK
clk => quotient_msk[25].CLK
clk => quotient_msk[26].CLK
clk => quotient_msk[27].CLK
clk => quotient_msk[28].CLK
clk => quotient_msk[29].CLK
clk => quotient_msk[30].CLK
clk => quotient_msk[31].CLK
clk => quotient[0].CLK
clk => quotient[1].CLK
clk => quotient[2].CLK
clk => quotient[3].CLK
clk => quotient[4].CLK
clk => quotient[5].CLK
clk => quotient[6].CLK
clk => quotient[7].CLK
clk => quotient[8].CLK
clk => quotient[9].CLK
clk => quotient[10].CLK
clk => quotient[11].CLK
clk => quotient[12].CLK
clk => quotient[13].CLK
clk => quotient[14].CLK
clk => quotient[15].CLK
clk => quotient[16].CLK
clk => quotient[17].CLK
clk => quotient[18].CLK
clk => quotient[19].CLK
clk => quotient[20].CLK
clk => quotient[21].CLK
clk => quotient[22].CLK
clk => quotient[23].CLK
clk => quotient[24].CLK
clk => quotient[25].CLK
clk => quotient[26].CLK
clk => quotient[27].CLK
clk => quotient[28].CLK
clk => quotient[29].CLK
clk => quotient[30].CLK
clk => quotient[31].CLK
clk => divisor[0].CLK
clk => divisor[1].CLK
clk => divisor[2].CLK
clk => divisor[3].CLK
clk => divisor[4].CLK
clk => divisor[5].CLK
clk => divisor[6].CLK
clk => divisor[7].CLK
clk => divisor[8].CLK
clk => divisor[9].CLK
clk => divisor[10].CLK
clk => divisor[11].CLK
clk => divisor[12].CLK
clk => divisor[13].CLK
clk => divisor[14].CLK
clk => divisor[15].CLK
clk => divisor[16].CLK
clk => divisor[17].CLK
clk => divisor[18].CLK
clk => divisor[19].CLK
clk => divisor[20].CLK
clk => divisor[21].CLK
clk => divisor[22].CLK
clk => divisor[23].CLK
clk => divisor[24].CLK
clk => divisor[25].CLK
clk => divisor[26].CLK
clk => divisor[27].CLK
clk => divisor[28].CLK
clk => divisor[29].CLK
clk => divisor[30].CLK
clk => divisor[31].CLK
clk => divisor[32].CLK
clk => divisor[33].CLK
clk => divisor[34].CLK
clk => divisor[35].CLK
clk => divisor[36].CLK
clk => divisor[37].CLK
clk => divisor[38].CLK
clk => divisor[39].CLK
clk => divisor[40].CLK
clk => divisor[41].CLK
clk => divisor[42].CLK
clk => divisor[43].CLK
clk => divisor[44].CLK
clk => divisor[45].CLK
clk => divisor[46].CLK
clk => divisor[47].CLK
clk => divisor[48].CLK
clk => divisor[49].CLK
clk => divisor[50].CLK
clk => divisor[51].CLK
clk => divisor[52].CLK
clk => divisor[53].CLK
clk => divisor[54].CLK
clk => divisor[55].CLK
clk => divisor[56].CLK
clk => divisor[57].CLK
clk => divisor[58].CLK
clk => divisor[59].CLK
clk => divisor[60].CLK
clk => divisor[61].CLK
clk => divisor[62].CLK
clk => dividend[0].CLK
clk => dividend[1].CLK
clk => dividend[2].CLK
clk => dividend[3].CLK
clk => dividend[4].CLK
clk => dividend[5].CLK
clk => dividend[6].CLK
clk => dividend[7].CLK
clk => dividend[8].CLK
clk => dividend[9].CLK
clk => dividend[10].CLK
clk => dividend[11].CLK
clk => dividend[12].CLK
clk => dividend[13].CLK
clk => dividend[14].CLK
clk => dividend[15].CLK
clk => dividend[16].CLK
clk => dividend[17].CLK
clk => dividend[18].CLK
clk => dividend[19].CLK
clk => dividend[20].CLK
clk => dividend[21].CLK
clk => dividend[22].CLK
clk => dividend[23].CLK
clk => dividend[24].CLK
clk => dividend[25].CLK
clk => dividend[26].CLK
clk => dividend[27].CLK
clk => dividend[28].CLK
clk => dividend[29].CLK
clk => dividend[30].CLK
clk => dividend[31].CLK
clk => registerFile.CLK0
mem_addr[0] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= <GND>
mem_addr[25] <= <GND>
mem_addr[26] <= <GND>
mem_addr[27] <= <GND>
mem_addr[28] <= <GND>
mem_addr[29] <= <GND>
mem_addr[30] <= <GND>
mem_addr[31] <= <GND>
mem_wdata[0] <= rs2[0].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= rs2[1].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= rs2[2].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= rs2[3].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= rs2[4].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= rs2[5].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= rs2[6].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= rs2[7].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wmask[0] <= mem_wmask.DB_MAX_OUTPUT_PORT_TYPE
mem_wmask[1] <= mem_wmask.DB_MAX_OUTPUT_PORT_TYPE
mem_wmask[2] <= mem_wmask.DB_MAX_OUTPUT_PORT_TYPE
mem_wmask[3] <= mem_wmask.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] => LOAD_halfword[0].DATAA
mem_rdata[0] => comb.DATAA
mem_rdata[1] => LOAD_halfword[1].DATAA
mem_rdata[1] => comb.DATAA
mem_rdata[2] => LOAD_halfword[2].DATAA
mem_rdata[2] => comb.DATAA
mem_rdata[2] => instr.DATAB
mem_rdata[3] => LOAD_halfword[3].DATAA
mem_rdata[3] => comb.DATAA
mem_rdata[3] => instr.DATAB
mem_rdata[4] => LOAD_halfword[4].DATAA
mem_rdata[4] => comb.DATAA
mem_rdata[4] => instr.DATAB
mem_rdata[5] => LOAD_halfword[5].DATAA
mem_rdata[5] => comb.DATAA
mem_rdata[5] => instr.DATAB
mem_rdata[6] => LOAD_halfword[6].DATAA
mem_rdata[6] => comb.DATAA
mem_rdata[6] => instr.DATAB
mem_rdata[7] => LOAD_halfword[7].DATAA
mem_rdata[7] => comb.DATAA
mem_rdata[7] => instr.DATAB
mem_rdata[8] => LOAD_halfword[8].DATAA
mem_rdata[8] => comb.DATAA
mem_rdata[8] => instr.DATAB
mem_rdata[9] => LOAD_halfword[9].DATAA
mem_rdata[9] => comb.DATAA
mem_rdata[9] => instr.DATAB
mem_rdata[10] => LOAD_halfword[10].DATAA
mem_rdata[10] => comb.DATAA
mem_rdata[10] => instr.DATAB
mem_rdata[11] => LOAD_halfword[11].DATAA
mem_rdata[11] => comb.DATAA
mem_rdata[11] => instr.DATAB
mem_rdata[12] => LOAD_halfword[12].DATAA
mem_rdata[12] => comb.DATAA
mem_rdata[12] => instr.DATAB
mem_rdata[13] => LOAD_halfword[13].DATAA
mem_rdata[13] => comb.DATAA
mem_rdata[13] => instr.DATAB
mem_rdata[14] => LOAD_halfword[14].DATAA
mem_rdata[14] => comb.DATAA
mem_rdata[14] => instr.DATAB
mem_rdata[15] => LOAD_halfword[15].DATAA
mem_rdata[15] => comb.DATAA
mem_rdata[15] => instr.DATAB
mem_rdata[15] => registerFile.RADDR
mem_rdata[16] => LOAD_halfword[0].DATAB
mem_rdata[16] => comb.DATAA
mem_rdata[16] => instr.DATAB
mem_rdata[16] => registerFile.RADDR1
mem_rdata[17] => LOAD_halfword[1].DATAB
mem_rdata[17] => comb.DATAA
mem_rdata[17] => instr.DATAB
mem_rdata[17] => registerFile.RADDR2
mem_rdata[18] => LOAD_halfword[2].DATAB
mem_rdata[18] => comb.DATAA
mem_rdata[18] => instr.DATAB
mem_rdata[18] => registerFile.RADDR3
mem_rdata[19] => LOAD_halfword[3].DATAB
mem_rdata[19] => comb.DATAA
mem_rdata[19] => instr.DATAB
mem_rdata[19] => registerFile.RADDR4
mem_rdata[20] => LOAD_halfword[4].DATAB
mem_rdata[20] => comb.DATAA
mem_rdata[20] => instr.DATAB
mem_rdata[20] => registerFile.PORTBRADDR
mem_rdata[21] => LOAD_halfword[5].DATAB
mem_rdata[21] => comb.DATAA
mem_rdata[21] => instr.DATAB
mem_rdata[21] => registerFile.PORTBRADDR1
mem_rdata[22] => LOAD_halfword[6].DATAB
mem_rdata[22] => comb.DATAA
mem_rdata[22] => instr.DATAB
mem_rdata[22] => registerFile.PORTBRADDR2
mem_rdata[23] => LOAD_halfword[7].DATAB
mem_rdata[23] => comb.DATAA
mem_rdata[23] => instr.DATAB
mem_rdata[23] => registerFile.PORTBRADDR3
mem_rdata[24] => LOAD_halfword[8].DATAB
mem_rdata[24] => comb.DATAA
mem_rdata[24] => instr.DATAB
mem_rdata[24] => registerFile.PORTBRADDR4
mem_rdata[25] => LOAD_halfword[9].DATAB
mem_rdata[25] => comb.DATAA
mem_rdata[25] => instr.DATAB
mem_rdata[26] => LOAD_halfword[10].DATAB
mem_rdata[26] => comb.DATAA
mem_rdata[26] => instr.DATAB
mem_rdata[27] => LOAD_halfword[11].DATAB
mem_rdata[27] => comb.DATAA
mem_rdata[27] => instr.DATAB
mem_rdata[28] => LOAD_halfword[12].DATAB
mem_rdata[28] => comb.DATAA
mem_rdata[28] => instr.DATAB
mem_rdata[29] => LOAD_halfword[13].DATAB
mem_rdata[29] => comb.DATAA
mem_rdata[29] => instr.DATAB
mem_rdata[30] => LOAD_halfword[14].DATAB
mem_rdata[30] => comb.DATAA
mem_rdata[30] => instr.DATAB
mem_rdata[31] => LOAD_halfword[15].DATAB
mem_rdata[31] => comb.DATAA
mem_rdata[31] => instr.DATAB
mem_rstrb <= mem_rstrb.DB_MAX_OUTPUT_PORT_TYPE
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => state.OUTPUTSELECT
mem_rbusy => state.OUTPUTSELECT
mem_rbusy => state.OUTPUTSELECT
mem_rbusy => state.OUTPUTSELECT
mem_rbusy => always4.IN1
mem_wbusy => always4.IN1
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => instr[23].ENA
reset => instr[22].ENA
reset => instr[21].ENA
reset => instr[20].ENA
reset => instr[19].ENA
reset => instr[18].ENA
reset => instr[17].ENA
reset => instr[16].ENA
reset => instr[15].ENA
reset => instr[14].ENA
reset => instr[13].ENA
reset => instr[12].ENA
reset => instr[11].ENA
reset => instr[10].ENA
reset => instr[9].ENA
reset => instr[8].ENA
reset => instr[7].ENA
reset => instr[6].ENA
reset => instr[5].ENA
reset => instr[4].ENA
reset => instr[3].ENA
reset => instr[2].ENA
reset => instr[24].ENA
reset => instr[25].ENA
reset => instr[26].ENA
reset => instr[27].ENA
reset => instr[28].ENA
reset => instr[29].ENA
reset => instr[30].ENA
reset => instr[31].ENA
reset => rs2[0].ENA
reset => rs2[1].ENA
reset => rs2[2].ENA
reset => rs2[3].ENA
reset => rs2[4].ENA
reset => rs2[5].ENA
reset => rs2[6].ENA
reset => rs2[7].ENA
reset => rs2[8].ENA
reset => rs2[9].ENA
reset => rs2[10].ENA
reset => rs2[11].ENA
reset => rs2[12].ENA
reset => rs2[13].ENA
reset => rs2[14].ENA
reset => rs2[15].ENA
reset => rs2[16].ENA
reset => rs2[17].ENA
reset => rs2[18].ENA
reset => rs2[19].ENA
reset => rs2[20].ENA
reset => rs2[21].ENA
reset => rs2[22].ENA
reset => rs2[23].ENA
reset => rs2[24].ENA
reset => rs2[25].ENA
reset => rs2[26].ENA
reset => rs2[27].ENA
reset => rs2[28].ENA
reset => rs2[29].ENA
reset => rs2[30].ENA
reset => rs2[31].ENA
reset => rs1[0].ENA
reset => rs1[1].ENA
reset => rs1[2].ENA
reset => rs1[3].ENA
reset => rs1[4].ENA
reset => rs1[5].ENA
reset => rs1[6].ENA
reset => rs1[7].ENA
reset => rs1[8].ENA
reset => rs1[9].ENA
reset => rs1[10].ENA
reset => rs1[11].ENA
reset => rs1[12].ENA
reset => rs1[13].ENA
reset => rs1[14].ENA
reset => rs1[15].ENA
reset => rs1[16].ENA
reset => rs1[17].ENA
reset => rs1[18].ENA
reset => rs1[19].ENA
reset => rs1[20].ENA
reset => rs1[21].ENA
reset => rs1[22].ENA
reset => rs1[23].ENA
reset => rs1[24].ENA
reset => rs1[25].ENA
reset => rs1[26].ENA
reset => rs1[27].ENA
reset => rs1[28].ENA
reset => rs1[29].ENA
reset => rs1[30].ENA
reset => rs1[31].ENA


|SoC|RAM1_controller:RAM1_Control
clk => ram_controller:RAM1_CTRL.clk
reset_n => ram_controller:RAM1_CTRL.reset_n
riscv_addr[0] => ram_controller:RAM1_CTRL.riscv_addr[0]
riscv_addr[1] => ram_controller:RAM1_CTRL.riscv_addr[1]
riscv_addr[2] => ram_controller:RAM1_CTRL.riscv_addr[2]
riscv_addr[3] => ram_controller:RAM1_CTRL.riscv_addr[3]
riscv_addr[4] => ram_controller:RAM1_CTRL.riscv_addr[4]
riscv_addr[5] => ram_controller:RAM1_CTRL.riscv_addr[5]
riscv_addr[6] => ram_controller:RAM1_CTRL.riscv_addr[6]
riscv_addr[7] => ram_controller:RAM1_CTRL.riscv_addr[7]
riscv_addr[8] => ram_controller:RAM1_CTRL.riscv_addr[8]
riscv_addr[9] => ram_controller:RAM1_CTRL.riscv_addr[9]
riscv_addr[10] => ram_controller:RAM1_CTRL.riscv_addr[10]
riscv_addr[11] => ram_controller:RAM1_CTRL.riscv_addr[11]
riscv_addr[12] => ram_controller:RAM1_CTRL.riscv_addr[12]
riscv_addr[12] => comb.IN0
riscv_addr[13] => ram_controller:RAM1_CTRL.riscv_addr[13]
riscv_addr[14] => ram_controller:RAM1_CTRL.riscv_addr[14]
riscv_addr[15] => ram_controller:RAM1_CTRL.riscv_addr[15]
riscv_addr[16] => ram_controller:RAM1_CTRL.riscv_addr[16]
riscv_addr[17] => ram_controller:RAM1_CTRL.riscv_addr[17]
riscv_addr[18] => ram_controller:RAM1_CTRL.riscv_addr[18]
riscv_addr[19] => ram_controller:RAM1_CTRL.riscv_addr[19]
riscv_addr[20] => ram_controller:RAM1_CTRL.riscv_addr[20]
riscv_addr[21] => ram_controller:RAM1_CTRL.riscv_addr[21]
riscv_addr[22] => ram_controller:RAM1_CTRL.riscv_addr[22]
riscv_addr[23] => ram_controller:RAM1_CTRL.riscv_addr[23]
riscv_addr[24] => ram_controller:RAM1_CTRL.riscv_addr[24]
riscv_addr[25] => ram_controller:RAM1_CTRL.riscv_addr[25]
riscv_addr[26] => ram_controller:RAM1_CTRL.riscv_addr[26]
riscv_addr[27] => ram_controller:RAM1_CTRL.riscv_addr[27]
riscv_addr[28] => ram_controller:RAM1_CTRL.riscv_addr[28]
riscv_addr[29] => ram_controller:RAM1_CTRL.riscv_addr[29]
riscv_addr[30] => ram_controller:RAM1_CTRL.riscv_addr[30]
riscv_addr[31] => ram_controller:RAM1_CTRL.riscv_addr[31]
riscv_wdata[0] => ram_controller:RAM1_CTRL.riscv_wdata[0]
riscv_wdata[1] => ram_controller:RAM1_CTRL.riscv_wdata[1]
riscv_wdata[2] => ram_controller:RAM1_CTRL.riscv_wdata[2]
riscv_wdata[3] => ram_controller:RAM1_CTRL.riscv_wdata[3]
riscv_wdata[4] => ram_controller:RAM1_CTRL.riscv_wdata[4]
riscv_wdata[5] => ram_controller:RAM1_CTRL.riscv_wdata[5]
riscv_wdata[6] => ram_controller:RAM1_CTRL.riscv_wdata[6]
riscv_wdata[7] => ram_controller:RAM1_CTRL.riscv_wdata[7]
riscv_wdata[8] => ram_controller:RAM1_CTRL.riscv_wdata[8]
riscv_wdata[9] => ram_controller:RAM1_CTRL.riscv_wdata[9]
riscv_wdata[10] => ram_controller:RAM1_CTRL.riscv_wdata[10]
riscv_wdata[11] => ram_controller:RAM1_CTRL.riscv_wdata[11]
riscv_wdata[12] => ram_controller:RAM1_CTRL.riscv_wdata[12]
riscv_wdata[13] => ram_controller:RAM1_CTRL.riscv_wdata[13]
riscv_wdata[14] => ram_controller:RAM1_CTRL.riscv_wdata[14]
riscv_wdata[15] => ram_controller:RAM1_CTRL.riscv_wdata[15]
riscv_wdata[16] => ram_controller:RAM1_CTRL.riscv_wdata[16]
riscv_wdata[17] => ram_controller:RAM1_CTRL.riscv_wdata[17]
riscv_wdata[18] => ram_controller:RAM1_CTRL.riscv_wdata[18]
riscv_wdata[19] => ram_controller:RAM1_CTRL.riscv_wdata[19]
riscv_wdata[20] => ram_controller:RAM1_CTRL.riscv_wdata[20]
riscv_wdata[21] => ram_controller:RAM1_CTRL.riscv_wdata[21]
riscv_wdata[22] => ram_controller:RAM1_CTRL.riscv_wdata[22]
riscv_wdata[23] => ram_controller:RAM1_CTRL.riscv_wdata[23]
riscv_wdata[24] => ram_controller:RAM1_CTRL.riscv_wdata[24]
riscv_wdata[25] => ram_controller:RAM1_CTRL.riscv_wdata[25]
riscv_wdata[26] => ram_controller:RAM1_CTRL.riscv_wdata[26]
riscv_wdata[27] => ram_controller:RAM1_CTRL.riscv_wdata[27]
riscv_wdata[28] => ram_controller:RAM1_CTRL.riscv_wdata[28]
riscv_wdata[29] => ram_controller:RAM1_CTRL.riscv_wdata[29]
riscv_wdata[30] => ram_controller:RAM1_CTRL.riscv_wdata[30]
riscv_wdata[31] => ram_controller:RAM1_CTRL.riscv_wdata[31]
riscv_wmask[0] => ram_controller:RAM1_CTRL.riscv_wmask[0]
riscv_wmask[1] => ram_controller:RAM1_CTRL.riscv_wmask[1]
riscv_wmask[2] => ram_controller:RAM1_CTRL.riscv_wmask[2]
riscv_wmask[3] => ram_controller:RAM1_CTRL.riscv_wmask[3]
riscv_rstrb => ram_controller:RAM1_CTRL.riscv_rstrb
riscv_rdata[0] <= ram_controller:RAM1_CTRL.riscv_rdata[0]
riscv_rdata[1] <= ram_controller:RAM1_CTRL.riscv_rdata[1]
riscv_rdata[2] <= ram_controller:RAM1_CTRL.riscv_rdata[2]
riscv_rdata[3] <= ram_controller:RAM1_CTRL.riscv_rdata[3]
riscv_rdata[4] <= ram_controller:RAM1_CTRL.riscv_rdata[4]
riscv_rdata[5] <= ram_controller:RAM1_CTRL.riscv_rdata[5]
riscv_rdata[6] <= ram_controller:RAM1_CTRL.riscv_rdata[6]
riscv_rdata[7] <= ram_controller:RAM1_CTRL.riscv_rdata[7]
riscv_rdata[8] <= ram_controller:RAM1_CTRL.riscv_rdata[8]
riscv_rdata[9] <= ram_controller:RAM1_CTRL.riscv_rdata[9]
riscv_rdata[10] <= ram_controller:RAM1_CTRL.riscv_rdata[10]
riscv_rdata[11] <= ram_controller:RAM1_CTRL.riscv_rdata[11]
riscv_rdata[12] <= ram_controller:RAM1_CTRL.riscv_rdata[12]
riscv_rdata[13] <= ram_controller:RAM1_CTRL.riscv_rdata[13]
riscv_rdata[14] <= ram_controller:RAM1_CTRL.riscv_rdata[14]
riscv_rdata[15] <= ram_controller:RAM1_CTRL.riscv_rdata[15]
riscv_rdata[16] <= ram_controller:RAM1_CTRL.riscv_rdata[16]
riscv_rdata[17] <= ram_controller:RAM1_CTRL.riscv_rdata[17]
riscv_rdata[18] <= ram_controller:RAM1_CTRL.riscv_rdata[18]
riscv_rdata[19] <= ram_controller:RAM1_CTRL.riscv_rdata[19]
riscv_rdata[20] <= ram_controller:RAM1_CTRL.riscv_rdata[20]
riscv_rdata[21] <= ram_controller:RAM1_CTRL.riscv_rdata[21]
riscv_rdata[22] <= ram_controller:RAM1_CTRL.riscv_rdata[22]
riscv_rdata[23] <= ram_controller:RAM1_CTRL.riscv_rdata[23]
riscv_rdata[24] <= ram_controller:RAM1_CTRL.riscv_rdata[24]
riscv_rdata[25] <= ram_controller:RAM1_CTRL.riscv_rdata[25]
riscv_rdata[26] <= ram_controller:RAM1_CTRL.riscv_rdata[26]
riscv_rdata[27] <= ram_controller:RAM1_CTRL.riscv_rdata[27]
riscv_rdata[28] <= ram_controller:RAM1_CTRL.riscv_rdata[28]
riscv_rdata[29] <= ram_controller:RAM1_CTRL.riscv_rdata[29]
riscv_rdata[30] <= ram_controller:RAM1_CTRL.riscv_rdata[30]
riscv_rdata[31] <= ram_controller:RAM1_CTRL.riscv_rdata[31]
riscv_rbusy <= ram_controller:RAM1_CTRL.riscv_rbusy
riscv_wbusy <= ram_controller:RAM1_CTRL.riscv_wbusy
ram_addr[0] <= ram_controller:RAM1_CTRL.ram_addr[0]
ram_addr[1] <= ram_controller:RAM1_CTRL.ram_addr[1]
ram_addr[2] <= ram_controller:RAM1_CTRL.ram_addr[2]
ram_addr[3] <= ram_controller:RAM1_CTRL.ram_addr[3]
ram_addr[4] <= ram_controller:RAM1_CTRL.ram_addr[4]
ram_addr[5] <= ram_controller:RAM1_CTRL.ram_addr[5]
ram_addr[6] <= ram_controller:RAM1_CTRL.ram_addr[6]
ram_addr[7] <= ram_controller:RAM1_CTRL.ram_addr[7]
ram_addr[8] <= ram_controller:RAM1_CTRL.ram_addr[8]
ram_addr[9] <= ram_controller:RAM1_CTRL.ram_addr[9]
ram_wdata[0] <= ram_controller:RAM1_CTRL.ram_wdata[0]
ram_wdata[1] <= ram_controller:RAM1_CTRL.ram_wdata[1]
ram_wdata[2] <= ram_controller:RAM1_CTRL.ram_wdata[2]
ram_wdata[3] <= ram_controller:RAM1_CTRL.ram_wdata[3]
ram_wdata[4] <= ram_controller:RAM1_CTRL.ram_wdata[4]
ram_wdata[5] <= ram_controller:RAM1_CTRL.ram_wdata[5]
ram_wdata[6] <= ram_controller:RAM1_CTRL.ram_wdata[6]
ram_wdata[7] <= ram_controller:RAM1_CTRL.ram_wdata[7]
ram_wdata[8] <= ram_controller:RAM1_CTRL.ram_wdata[8]
ram_wdata[9] <= ram_controller:RAM1_CTRL.ram_wdata[9]
ram_wdata[10] <= ram_controller:RAM1_CTRL.ram_wdata[10]
ram_wdata[11] <= ram_controller:RAM1_CTRL.ram_wdata[11]
ram_wdata[12] <= ram_controller:RAM1_CTRL.ram_wdata[12]
ram_wdata[13] <= ram_controller:RAM1_CTRL.ram_wdata[13]
ram_wdata[14] <= ram_controller:RAM1_CTRL.ram_wdata[14]
ram_wdata[15] <= ram_controller:RAM1_CTRL.ram_wdata[15]
ram_wdata[16] <= ram_controller:RAM1_CTRL.ram_wdata[16]
ram_wdata[17] <= ram_controller:RAM1_CTRL.ram_wdata[17]
ram_wdata[18] <= ram_controller:RAM1_CTRL.ram_wdata[18]
ram_wdata[19] <= ram_controller:RAM1_CTRL.ram_wdata[19]
ram_wdata[20] <= ram_controller:RAM1_CTRL.ram_wdata[20]
ram_wdata[21] <= ram_controller:RAM1_CTRL.ram_wdata[21]
ram_wdata[22] <= ram_controller:RAM1_CTRL.ram_wdata[22]
ram_wdata[23] <= ram_controller:RAM1_CTRL.ram_wdata[23]
ram_wdata[24] <= ram_controller:RAM1_CTRL.ram_wdata[24]
ram_wdata[25] <= ram_controller:RAM1_CTRL.ram_wdata[25]
ram_wdata[26] <= ram_controller:RAM1_CTRL.ram_wdata[26]
ram_wdata[27] <= ram_controller:RAM1_CTRL.ram_wdata[27]
ram_wdata[28] <= ram_controller:RAM1_CTRL.ram_wdata[28]
ram_wdata[29] <= ram_controller:RAM1_CTRL.ram_wdata[29]
ram_wdata[30] <= ram_controller:RAM1_CTRL.ram_wdata[30]
ram_wdata[31] <= ram_controller:RAM1_CTRL.ram_wdata[31]
ram_wen <= ram_controller:RAM1_CTRL.ram_wen
ram_rden <= ram_controller:RAM1_CTRL.ram_rden
ram_byteena[0] <= ram_controller:RAM1_CTRL.ram_byteena[0]
ram_byteena[1] <= ram_controller:RAM1_CTRL.ram_byteena[1]
ram_byteena[2] <= ram_controller:RAM1_CTRL.ram_byteena[2]
ram_byteena[3] <= ram_controller:RAM1_CTRL.ram_byteena[3]
ram_rdata[0] => ram_controller:RAM1_CTRL.ram_rdata[0]
ram_rdata[1] => ram_controller:RAM1_CTRL.ram_rdata[1]
ram_rdata[2] => ram_controller:RAM1_CTRL.ram_rdata[2]
ram_rdata[3] => ram_controller:RAM1_CTRL.ram_rdata[3]
ram_rdata[4] => ram_controller:RAM1_CTRL.ram_rdata[4]
ram_rdata[5] => ram_controller:RAM1_CTRL.ram_rdata[5]
ram_rdata[6] => ram_controller:RAM1_CTRL.ram_rdata[6]
ram_rdata[7] => ram_controller:RAM1_CTRL.ram_rdata[7]
ram_rdata[8] => ram_controller:RAM1_CTRL.ram_rdata[8]
ram_rdata[9] => ram_controller:RAM1_CTRL.ram_rdata[9]
ram_rdata[10] => ram_controller:RAM1_CTRL.ram_rdata[10]
ram_rdata[11] => ram_controller:RAM1_CTRL.ram_rdata[11]
ram_rdata[12] => ram_controller:RAM1_CTRL.ram_rdata[12]
ram_rdata[13] => ram_controller:RAM1_CTRL.ram_rdata[13]
ram_rdata[14] => ram_controller:RAM1_CTRL.ram_rdata[14]
ram_rdata[15] => ram_controller:RAM1_CTRL.ram_rdata[15]
ram_rdata[16] => ram_controller:RAM1_CTRL.ram_rdata[16]
ram_rdata[17] => ram_controller:RAM1_CTRL.ram_rdata[17]
ram_rdata[18] => ram_controller:RAM1_CTRL.ram_rdata[18]
ram_rdata[19] => ram_controller:RAM1_CTRL.ram_rdata[19]
ram_rdata[20] => ram_controller:RAM1_CTRL.ram_rdata[20]
ram_rdata[21] => ram_controller:RAM1_CTRL.ram_rdata[21]
ram_rdata[22] => ram_controller:RAM1_CTRL.ram_rdata[22]
ram_rdata[23] => ram_controller:RAM1_CTRL.ram_rdata[23]
ram_rdata[24] => ram_controller:RAM1_CTRL.ram_rdata[24]
ram_rdata[25] => ram_controller:RAM1_CTRL.ram_rdata[25]
ram_rdata[26] => ram_controller:RAM1_CTRL.ram_rdata[26]
ram_rdata[27] => ram_controller:RAM1_CTRL.ram_rdata[27]
ram_rdata[28] => ram_controller:RAM1_CTRL.ram_rdata[28]
ram_rdata[29] => ram_controller:RAM1_CTRL.ram_rdata[29]
ram_rdata[30] => ram_controller:RAM1_CTRL.ram_rdata[30]
ram_rdata[31] => ram_controller:RAM1_CTRL.ram_rdata[31]
pim_sel => comb.IN1


|SoC|RAM1_controller:RAM1_Control|ram_controller:RAM1_CTRL
clk => ram_byteena[0]~reg0.CLK
clk => ram_byteena[1]~reg0.CLK
clk => ram_byteena[2]~reg0.CLK
clk => ram_byteena[3]~reg0.CLK
clk => state~1.DATAIN
reset_n => ram_byteena[0]~reg0.ACLR
reset_n => ram_byteena[1]~reg0.ACLR
reset_n => ram_byteena[2]~reg0.ACLR
reset_n => ram_byteena[3]~reg0.ACLR
reset_n => state~3.DATAIN
riscv_addr[0] => Equal0.IN31
riscv_addr[0] => Equal1.IN31
riscv_addr[1] => Equal0.IN30
riscv_addr[1] => Equal1.IN30
riscv_addr[2] => ram_addr[0].DATAIN
riscv_addr[2] => Equal0.IN9
riscv_addr[2] => Equal1.IN10
riscv_addr[3] => ram_addr[1].DATAIN
riscv_addr[3] => Equal0.IN8
riscv_addr[3] => Equal1.IN9
riscv_addr[4] => ram_addr[2].DATAIN
riscv_addr[4] => Equal0.IN7
riscv_addr[4] => Equal1.IN8
riscv_addr[5] => ram_addr[3].DATAIN
riscv_addr[5] => Equal0.IN6
riscv_addr[5] => Equal1.IN7
riscv_addr[6] => ram_addr[4].DATAIN
riscv_addr[6] => Equal0.IN5
riscv_addr[6] => Equal1.IN6
riscv_addr[7] => ram_addr[5].DATAIN
riscv_addr[7] => Equal0.IN4
riscv_addr[7] => Equal1.IN5
riscv_addr[8] => ram_addr[6].DATAIN
riscv_addr[8] => Equal0.IN3
riscv_addr[8] => Equal1.IN4
riscv_addr[9] => ram_addr[7].DATAIN
riscv_addr[9] => Equal0.IN2
riscv_addr[9] => Equal1.IN3
riscv_addr[10] => ram_addr[8].DATAIN
riscv_addr[10] => Equal0.IN1
riscv_addr[10] => Equal1.IN2
riscv_addr[11] => ram_addr[9].DATAIN
riscv_addr[11] => Equal0.IN0
riscv_addr[11] => Equal1.IN1
riscv_addr[12] => Equal0.IN29
riscv_addr[12] => Equal1.IN0
riscv_addr[13] => Equal0.IN28
riscv_addr[13] => Equal1.IN29
riscv_addr[14] => Equal0.IN27
riscv_addr[14] => Equal1.IN28
riscv_addr[15] => Equal0.IN26
riscv_addr[15] => Equal1.IN27
riscv_addr[16] => Equal0.IN25
riscv_addr[16] => Equal1.IN26
riscv_addr[17] => Equal0.IN24
riscv_addr[17] => Equal1.IN25
riscv_addr[18] => Equal0.IN23
riscv_addr[18] => Equal1.IN24
riscv_addr[19] => Equal0.IN22
riscv_addr[19] => Equal1.IN23
riscv_addr[20] => Equal0.IN21
riscv_addr[20] => Equal1.IN22
riscv_addr[21] => Equal0.IN20
riscv_addr[21] => Equal1.IN21
riscv_addr[22] => Equal0.IN19
riscv_addr[22] => Equal1.IN20
riscv_addr[23] => Equal0.IN18
riscv_addr[23] => Equal1.IN19
riscv_addr[24] => Equal0.IN17
riscv_addr[24] => Equal1.IN18
riscv_addr[25] => Equal0.IN16
riscv_addr[25] => Equal1.IN17
riscv_addr[26] => Equal0.IN15
riscv_addr[26] => Equal1.IN16
riscv_addr[27] => Equal0.IN14
riscv_addr[27] => Equal1.IN15
riscv_addr[28] => Equal0.IN13
riscv_addr[28] => Equal1.IN14
riscv_addr[29] => Equal0.IN12
riscv_addr[29] => Equal1.IN13
riscv_addr[30] => Equal0.IN11
riscv_addr[30] => Equal1.IN12
riscv_addr[31] => Equal0.IN10
riscv_addr[31] => Equal1.IN11
riscv_wdata[0] => ram_wdata[0].DATAIN
riscv_wdata[1] => ram_wdata[1].DATAIN
riscv_wdata[2] => ram_wdata[2].DATAIN
riscv_wdata[3] => ram_wdata[3].DATAIN
riscv_wdata[4] => ram_wdata[4].DATAIN
riscv_wdata[5] => ram_wdata[5].DATAIN
riscv_wdata[6] => ram_wdata[6].DATAIN
riscv_wdata[7] => ram_wdata[7].DATAIN
riscv_wdata[8] => ram_wdata[8].DATAIN
riscv_wdata[9] => ram_wdata[9].DATAIN
riscv_wdata[10] => ram_wdata[10].DATAIN
riscv_wdata[11] => ram_wdata[11].DATAIN
riscv_wdata[12] => ram_wdata[12].DATAIN
riscv_wdata[13] => ram_wdata[13].DATAIN
riscv_wdata[14] => ram_wdata[14].DATAIN
riscv_wdata[15] => ram_wdata[15].DATAIN
riscv_wdata[16] => ram_wdata[16].DATAIN
riscv_wdata[17] => ram_wdata[17].DATAIN
riscv_wdata[18] => ram_wdata[18].DATAIN
riscv_wdata[19] => ram_wdata[19].DATAIN
riscv_wdata[20] => ram_wdata[20].DATAIN
riscv_wdata[21] => ram_wdata[21].DATAIN
riscv_wdata[22] => ram_wdata[22].DATAIN
riscv_wdata[23] => ram_wdata[23].DATAIN
riscv_wdata[24] => ram_wdata[24].DATAIN
riscv_wdata[25] => ram_wdata[25].DATAIN
riscv_wdata[26] => ram_wdata[26].DATAIN
riscv_wdata[27] => ram_wdata[27].DATAIN
riscv_wdata[28] => ram_wdata[28].DATAIN
riscv_wdata[29] => ram_wdata[29].DATAIN
riscv_wdata[30] => ram_wdata[30].DATAIN
riscv_wdata[31] => ram_wdata[31].DATAIN
riscv_wmask[0] => WideOr0.IN0
riscv_wmask[0] => Selector3.IN1
riscv_wmask[1] => WideOr0.IN1
riscv_wmask[1] => Selector2.IN1
riscv_wmask[2] => WideOr0.IN2
riscv_wmask[2] => Selector1.IN1
riscv_wmask[3] => WideOr0.IN3
riscv_wmask[3] => Selector0.IN1
riscv_rstrb => always2.IN1
riscv_rstrb => always2.IN1
riscv_rdata[0] <= riscv_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[1] <= riscv_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[2] <= riscv_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[3] <= riscv_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[4] <= riscv_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[5] <= riscv_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[6] <= riscv_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[7] <= riscv_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[8] <= riscv_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[9] <= riscv_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[10] <= riscv_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[11] <= riscv_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[12] <= riscv_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[13] <= riscv_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[14] <= riscv_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[15] <= riscv_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[16] <= riscv_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[17] <= riscv_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[18] <= riscv_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[19] <= riscv_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[20] <= riscv_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[21] <= riscv_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[22] <= riscv_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[23] <= riscv_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[24] <= riscv_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[25] <= riscv_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[26] <= riscv_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[27] <= riscv_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[28] <= riscv_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[29] <= riscv_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[30] <= riscv_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[31] <= riscv_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
riscv_rbusy <= riscv_rbusy.DB_MAX_OUTPUT_PORT_TYPE
riscv_wbusy <= riscv_wbusy.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= riscv_addr[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= riscv_addr[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= riscv_addr[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= riscv_addr[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= riscv_addr[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= riscv_addr[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= riscv_addr[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= riscv_addr[9].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[8] <= riscv_addr[10].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[9] <= riscv_addr[11].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[0] <= riscv_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[1] <= riscv_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[2] <= riscv_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[3] <= riscv_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[4] <= riscv_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[5] <= riscv_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[6] <= riscv_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[7] <= riscv_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[8] <= riscv_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[9] <= riscv_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[10] <= riscv_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[11] <= riscv_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[12] <= riscv_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[13] <= riscv_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[14] <= riscv_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[15] <= riscv_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[16] <= riscv_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[17] <= riscv_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[18] <= riscv_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[19] <= riscv_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[20] <= riscv_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[21] <= riscv_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[22] <= riscv_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[23] <= riscv_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[24] <= riscv_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[25] <= riscv_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[26] <= riscv_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[27] <= riscv_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[28] <= riscv_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[29] <= riscv_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[30] <= riscv_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[31] <= riscv_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
ram_wen <= ram_wen.DB_MAX_OUTPUT_PORT_TYPE
ram_rden <= ram_rden.DB_MAX_OUTPUT_PORT_TYPE
ram_byteena[0] <= ram_byteena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_byteena[1] <= ram_byteena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_byteena[2] <= ram_byteena[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_byteena[3] <= ram_byteena[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rdata[0] => riscv_rdata[0].DATAIN
ram_rdata[1] => riscv_rdata[1].DATAIN
ram_rdata[2] => riscv_rdata[2].DATAIN
ram_rdata[3] => riscv_rdata[3].DATAIN
ram_rdata[4] => riscv_rdata[4].DATAIN
ram_rdata[5] => riscv_rdata[5].DATAIN
ram_rdata[6] => riscv_rdata[6].DATAIN
ram_rdata[7] => riscv_rdata[7].DATAIN
ram_rdata[8] => riscv_rdata[8].DATAIN
ram_rdata[9] => riscv_rdata[9].DATAIN
ram_rdata[10] => riscv_rdata[10].DATAIN
ram_rdata[11] => riscv_rdata[11].DATAIN
ram_rdata[12] => riscv_rdata[12].DATAIN
ram_rdata[13] => riscv_rdata[13].DATAIN
ram_rdata[14] => riscv_rdata[14].DATAIN
ram_rdata[15] => riscv_rdata[15].DATAIN
ram_rdata[16] => riscv_rdata[16].DATAIN
ram_rdata[17] => riscv_rdata[17].DATAIN
ram_rdata[18] => riscv_rdata[18].DATAIN
ram_rdata[19] => riscv_rdata[19].DATAIN
ram_rdata[20] => riscv_rdata[20].DATAIN
ram_rdata[21] => riscv_rdata[21].DATAIN
ram_rdata[22] => riscv_rdata[22].DATAIN
ram_rdata[23] => riscv_rdata[23].DATAIN
ram_rdata[24] => riscv_rdata[24].DATAIN
ram_rdata[25] => riscv_rdata[25].DATAIN
ram_rdata[26] => riscv_rdata[26].DATAIN
ram_rdata[27] => riscv_rdata[27].DATAIN
ram_rdata[28] => riscv_rdata[28].DATAIN
ram_rdata[29] => riscv_rdata[29].DATAIN
ram_rdata[30] => riscv_rdata[30].DATAIN
ram_rdata[31] => riscv_rdata[31].DATAIN
oe => riscv_wbusy.OE
oe => riscv_rbusy.OE
oe => riscv_rdata[0].OE
oe => riscv_rdata[1].OE
oe => riscv_rdata[2].OE
oe => riscv_rdata[3].OE
oe => riscv_rdata[4].OE
oe => riscv_rdata[5].OE
oe => riscv_rdata[6].OE
oe => riscv_rdata[7].OE
oe => riscv_rdata[8].OE
oe => riscv_rdata[9].OE
oe => riscv_rdata[10].OE
oe => riscv_rdata[11].OE
oe => riscv_rdata[12].OE
oe => riscv_rdata[13].OE
oe => riscv_rdata[14].OE
oe => riscv_rdata[15].OE
oe => riscv_rdata[16].OE
oe => riscv_rdata[17].OE
oe => riscv_rdata[18].OE
oe => riscv_rdata[19].OE
oe => riscv_rdata[20].OE
oe => riscv_rdata[21].OE
oe => riscv_rdata[22].OE
oe => riscv_rdata[23].OE
oe => riscv_rdata[24].OE
oe => riscv_rdata[25].OE
oe => riscv_rdata[26].OE
oe => riscv_rdata[27].OE
oe => riscv_rdata[28].OE
oe => riscv_rdata[29].OE
oe => riscv_rdata[30].OE
oe => riscv_rdata[31].OE
oe => ram_rden.OUTPUTSELECT
oe => ram_wen.OUTPUTSELECT


|SoC|RAM1_IP:RAM1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|SoC|RAM1_IP:RAM1|altsyncram:altsyncram_component
wren_a => altsyncram_8tv1:auto_generated.wren_a
rden_a => altsyncram_8tv1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8tv1:auto_generated.data_a[0]
data_a[1] => altsyncram_8tv1:auto_generated.data_a[1]
data_a[2] => altsyncram_8tv1:auto_generated.data_a[2]
data_a[3] => altsyncram_8tv1:auto_generated.data_a[3]
data_a[4] => altsyncram_8tv1:auto_generated.data_a[4]
data_a[5] => altsyncram_8tv1:auto_generated.data_a[5]
data_a[6] => altsyncram_8tv1:auto_generated.data_a[6]
data_a[7] => altsyncram_8tv1:auto_generated.data_a[7]
data_a[8] => altsyncram_8tv1:auto_generated.data_a[8]
data_a[9] => altsyncram_8tv1:auto_generated.data_a[9]
data_a[10] => altsyncram_8tv1:auto_generated.data_a[10]
data_a[11] => altsyncram_8tv1:auto_generated.data_a[11]
data_a[12] => altsyncram_8tv1:auto_generated.data_a[12]
data_a[13] => altsyncram_8tv1:auto_generated.data_a[13]
data_a[14] => altsyncram_8tv1:auto_generated.data_a[14]
data_a[15] => altsyncram_8tv1:auto_generated.data_a[15]
data_a[16] => altsyncram_8tv1:auto_generated.data_a[16]
data_a[17] => altsyncram_8tv1:auto_generated.data_a[17]
data_a[18] => altsyncram_8tv1:auto_generated.data_a[18]
data_a[19] => altsyncram_8tv1:auto_generated.data_a[19]
data_a[20] => altsyncram_8tv1:auto_generated.data_a[20]
data_a[21] => altsyncram_8tv1:auto_generated.data_a[21]
data_a[22] => altsyncram_8tv1:auto_generated.data_a[22]
data_a[23] => altsyncram_8tv1:auto_generated.data_a[23]
data_a[24] => altsyncram_8tv1:auto_generated.data_a[24]
data_a[25] => altsyncram_8tv1:auto_generated.data_a[25]
data_a[26] => altsyncram_8tv1:auto_generated.data_a[26]
data_a[27] => altsyncram_8tv1:auto_generated.data_a[27]
data_a[28] => altsyncram_8tv1:auto_generated.data_a[28]
data_a[29] => altsyncram_8tv1:auto_generated.data_a[29]
data_a[30] => altsyncram_8tv1:auto_generated.data_a[30]
data_a[31] => altsyncram_8tv1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8tv1:auto_generated.address_a[0]
address_a[1] => altsyncram_8tv1:auto_generated.address_a[1]
address_a[2] => altsyncram_8tv1:auto_generated.address_a[2]
address_a[3] => altsyncram_8tv1:auto_generated.address_a[3]
address_a[4] => altsyncram_8tv1:auto_generated.address_a[4]
address_a[5] => altsyncram_8tv1:auto_generated.address_a[5]
address_a[6] => altsyncram_8tv1:auto_generated.address_a[6]
address_a[7] => altsyncram_8tv1:auto_generated.address_a[7]
address_a[8] => altsyncram_8tv1:auto_generated.address_a[8]
address_a[9] => altsyncram_8tv1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8tv1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_8tv1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_8tv1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_8tv1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_8tv1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8tv1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8tv1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8tv1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8tv1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8tv1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8tv1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8tv1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8tv1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8tv1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8tv1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8tv1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8tv1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8tv1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8tv1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8tv1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8tv1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8tv1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8tv1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8tv1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8tv1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8tv1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8tv1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8tv1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8tv1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8tv1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8tv1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8tv1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8tv1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8tv1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8tv1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8tv1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8tv1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoC|RAM1_IP:RAM1|altsyncram:altsyncram_component|altsyncram_8tv1:auto_generated
address_a[0] => altsyncram_l8m2:altsyncram1.address_a[0]
address_a[1] => altsyncram_l8m2:altsyncram1.address_a[1]
address_a[2] => altsyncram_l8m2:altsyncram1.address_a[2]
address_a[3] => altsyncram_l8m2:altsyncram1.address_a[3]
address_a[4] => altsyncram_l8m2:altsyncram1.address_a[4]
address_a[5] => altsyncram_l8m2:altsyncram1.address_a[5]
address_a[6] => altsyncram_l8m2:altsyncram1.address_a[6]
address_a[7] => altsyncram_l8m2:altsyncram1.address_a[7]
address_a[8] => altsyncram_l8m2:altsyncram1.address_a[8]
address_a[9] => altsyncram_l8m2:altsyncram1.address_a[9]
byteena_a[0] => altsyncram_l8m2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_l8m2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_l8m2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_l8m2:altsyncram1.byteena_a[3]
clock0 => altsyncram_l8m2:altsyncram1.clock0
data_a[0] => altsyncram_l8m2:altsyncram1.data_a[0]
data_a[1] => altsyncram_l8m2:altsyncram1.data_a[1]
data_a[2] => altsyncram_l8m2:altsyncram1.data_a[2]
data_a[3] => altsyncram_l8m2:altsyncram1.data_a[3]
data_a[4] => altsyncram_l8m2:altsyncram1.data_a[4]
data_a[5] => altsyncram_l8m2:altsyncram1.data_a[5]
data_a[6] => altsyncram_l8m2:altsyncram1.data_a[6]
data_a[7] => altsyncram_l8m2:altsyncram1.data_a[7]
data_a[8] => altsyncram_l8m2:altsyncram1.data_a[8]
data_a[9] => altsyncram_l8m2:altsyncram1.data_a[9]
data_a[10] => altsyncram_l8m2:altsyncram1.data_a[10]
data_a[11] => altsyncram_l8m2:altsyncram1.data_a[11]
data_a[12] => altsyncram_l8m2:altsyncram1.data_a[12]
data_a[13] => altsyncram_l8m2:altsyncram1.data_a[13]
data_a[14] => altsyncram_l8m2:altsyncram1.data_a[14]
data_a[15] => altsyncram_l8m2:altsyncram1.data_a[15]
data_a[16] => altsyncram_l8m2:altsyncram1.data_a[16]
data_a[17] => altsyncram_l8m2:altsyncram1.data_a[17]
data_a[18] => altsyncram_l8m2:altsyncram1.data_a[18]
data_a[19] => altsyncram_l8m2:altsyncram1.data_a[19]
data_a[20] => altsyncram_l8m2:altsyncram1.data_a[20]
data_a[21] => altsyncram_l8m2:altsyncram1.data_a[21]
data_a[22] => altsyncram_l8m2:altsyncram1.data_a[22]
data_a[23] => altsyncram_l8m2:altsyncram1.data_a[23]
data_a[24] => altsyncram_l8m2:altsyncram1.data_a[24]
data_a[25] => altsyncram_l8m2:altsyncram1.data_a[25]
data_a[26] => altsyncram_l8m2:altsyncram1.data_a[26]
data_a[27] => altsyncram_l8m2:altsyncram1.data_a[27]
data_a[28] => altsyncram_l8m2:altsyncram1.data_a[28]
data_a[29] => altsyncram_l8m2:altsyncram1.data_a[29]
data_a[30] => altsyncram_l8m2:altsyncram1.data_a[30]
data_a[31] => altsyncram_l8m2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_l8m2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_l8m2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_l8m2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_l8m2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_l8m2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_l8m2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_l8m2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_l8m2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_l8m2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_l8m2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_l8m2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_l8m2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_l8m2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_l8m2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_l8m2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_l8m2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_l8m2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_l8m2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_l8m2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_l8m2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_l8m2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_l8m2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_l8m2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_l8m2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_l8m2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_l8m2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_l8m2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_l8m2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_l8m2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_l8m2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_l8m2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_l8m2:altsyncram1.q_a[31]
rden_a => altsyncram_l8m2:altsyncram1.rden_a
wren_a => altsyncram_l8m2:altsyncram1.wren_a


|SoC|RAM1_IP:RAM1|altsyncram:altsyncram_component|altsyncram_8tv1:auto_generated|altsyncram_l8m2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|SoC|RAM1_IP:RAM1|altsyncram:altsyncram_component|altsyncram_8tv1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|SoC|RAM1_IP:RAM1|altsyncram:altsyncram_component|altsyncram_8tv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|SoC|RAM1_IP:RAM1|altsyncram:altsyncram_component|altsyncram_8tv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|SoC|RAM1_IP:RAM1|altsyncram:altsyncram_component|altsyncram_8tv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|SoC|FemtoRV32IM:PIM
clk => registerFile.we_a.CLK
clk => registerFile.waddr_a[4].CLK
clk => registerFile.waddr_a[3].CLK
clk => registerFile.waddr_a[2].CLK
clk => registerFile.waddr_a[1].CLK
clk => registerFile.waddr_a[0].CLK
clk => registerFile.data_a[31].CLK
clk => registerFile.data_a[30].CLK
clk => registerFile.data_a[29].CLK
clk => registerFile.data_a[28].CLK
clk => registerFile.data_a[27].CLK
clk => registerFile.data_a[26].CLK
clk => registerFile.data_a[25].CLK
clk => registerFile.data_a[24].CLK
clk => registerFile.data_a[23].CLK
clk => registerFile.data_a[22].CLK
clk => registerFile.data_a[21].CLK
clk => registerFile.data_a[20].CLK
clk => registerFile.data_a[19].CLK
clk => registerFile.data_a[18].CLK
clk => registerFile.data_a[17].CLK
clk => registerFile.data_a[16].CLK
clk => registerFile.data_a[15].CLK
clk => registerFile.data_a[14].CLK
clk => registerFile.data_a[13].CLK
clk => registerFile.data_a[12].CLK
clk => registerFile.data_a[11].CLK
clk => registerFile.data_a[10].CLK
clk => registerFile.data_a[9].CLK
clk => registerFile.data_a[8].CLK
clk => registerFile.data_a[7].CLK
clk => registerFile.data_a[6].CLK
clk => registerFile.data_a[5].CLK
clk => registerFile.data_a[4].CLK
clk => registerFile.data_a[3].CLK
clk => registerFile.data_a[2].CLK
clk => registerFile.data_a[1].CLK
clk => registerFile.data_a[0].CLK
clk => instr[2].CLK
clk => instr[3].CLK
clk => instr[4].CLK
clk => instr[5].CLK
clk => instr[6].CLK
clk => instr[7].CLK
clk => instr[8].CLK
clk => instr[9].CLK
clk => instr[10].CLK
clk => instr[11].CLK
clk => instr[12].CLK
clk => instr[13].CLK
clk => instr[14].CLK
clk => instr[15].CLK
clk => instr[16].CLK
clk => instr[17].CLK
clk => instr[18].CLK
clk => instr[19].CLK
clk => instr[20].CLK
clk => instr[21].CLK
clk => instr[22].CLK
clk => instr[23].CLK
clk => instr[24].CLK
clk => instr[25].CLK
clk => instr[26].CLK
clk => instr[27].CLK
clk => instr[28].CLK
clk => instr[29].CLK
clk => instr[30].CLK
clk => instr[31].CLK
clk => rs2[0].CLK
clk => rs2[1].CLK
clk => rs2[2].CLK
clk => rs2[3].CLK
clk => rs2[4].CLK
clk => rs2[5].CLK
clk => rs2[6].CLK
clk => rs2[7].CLK
clk => rs2[8].CLK
clk => rs2[9].CLK
clk => rs2[10].CLK
clk => rs2[11].CLK
clk => rs2[12].CLK
clk => rs2[13].CLK
clk => rs2[14].CLK
clk => rs2[15].CLK
clk => rs2[16].CLK
clk => rs2[17].CLK
clk => rs2[18].CLK
clk => rs2[19].CLK
clk => rs2[20].CLK
clk => rs2[21].CLK
clk => rs2[22].CLK
clk => rs2[23].CLK
clk => rs2[24].CLK
clk => rs2[25].CLK
clk => rs2[26].CLK
clk => rs2[27].CLK
clk => rs2[28].CLK
clk => rs2[29].CLK
clk => rs2[30].CLK
clk => rs2[31].CLK
clk => rs1[0].CLK
clk => rs1[1].CLK
clk => rs1[2].CLK
clk => rs1[3].CLK
clk => rs1[4].CLK
clk => rs1[5].CLK
clk => rs1[6].CLK
clk => rs1[7].CLK
clk => rs1[8].CLK
clk => rs1[9].CLK
clk => rs1[10].CLK
clk => rs1[11].CLK
clk => rs1[12].CLK
clk => rs1[13].CLK
clk => rs1[14].CLK
clk => rs1[15].CLK
clk => rs1[16].CLK
clk => rs1[17].CLK
clk => rs1[18].CLK
clk => rs1[19].CLK
clk => rs1[20].CLK
clk => rs1[21].CLK
clk => rs1[22].CLK
clk => rs1[23].CLK
clk => rs1[24].CLK
clk => rs1[25].CLK
clk => rs1[26].CLK
clk => rs1[27].CLK
clk => rs1[28].CLK
clk => rs1[29].CLK
clk => rs1[30].CLK
clk => rs1[31].CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
clk => PC[16].CLK
clk => PC[17].CLK
clk => PC[18].CLK
clk => PC[19].CLK
clk => PC[20].CLK
clk => PC[21].CLK
clk => PC[22].CLK
clk => PC[23].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => cycles[0].CLK
clk => cycles[1].CLK
clk => cycles[2].CLK
clk => cycles[3].CLK
clk => cycles[4].CLK
clk => cycles[5].CLK
clk => cycles[6].CLK
clk => cycles[7].CLK
clk => cycles[8].CLK
clk => cycles[9].CLK
clk => cycles[10].CLK
clk => cycles[11].CLK
clk => cycles[12].CLK
clk => cycles[13].CLK
clk => cycles[14].CLK
clk => cycles[15].CLK
clk => cycles[16].CLK
clk => cycles[17].CLK
clk => cycles[18].CLK
clk => cycles[19].CLK
clk => cycles[20].CLK
clk => cycles[21].CLK
clk => cycles[22].CLK
clk => cycles[23].CLK
clk => cycles[24].CLK
clk => cycles[25].CLK
clk => cycles[26].CLK
clk => cycles[27].CLK
clk => cycles[28].CLK
clk => cycles[29].CLK
clk => cycles[30].CLK
clk => cycles[31].CLK
clk => cycles[32].CLK
clk => cycles[33].CLK
clk => cycles[34].CLK
clk => cycles[35].CLK
clk => cycles[36].CLK
clk => cycles[37].CLK
clk => cycles[38].CLK
clk => cycles[39].CLK
clk => cycles[40].CLK
clk => cycles[41].CLK
clk => cycles[42].CLK
clk => cycles[43].CLK
clk => cycles[44].CLK
clk => cycles[45].CLK
clk => cycles[46].CLK
clk => cycles[47].CLK
clk => cycles[48].CLK
clk => cycles[49].CLK
clk => cycles[50].CLK
clk => cycles[51].CLK
clk => cycles[52].CLK
clk => cycles[53].CLK
clk => cycles[54].CLK
clk => cycles[55].CLK
clk => cycles[56].CLK
clk => cycles[57].CLK
clk => cycles[58].CLK
clk => cycles[59].CLK
clk => cycles[60].CLK
clk => cycles[61].CLK
clk => cycles[62].CLK
clk => cycles[63].CLK
clk => divResult[0].CLK
clk => divResult[1].CLK
clk => divResult[2].CLK
clk => divResult[3].CLK
clk => divResult[4].CLK
clk => divResult[5].CLK
clk => divResult[6].CLK
clk => divResult[7].CLK
clk => divResult[8].CLK
clk => divResult[9].CLK
clk => divResult[10].CLK
clk => divResult[11].CLK
clk => divResult[12].CLK
clk => divResult[13].CLK
clk => divResult[14].CLK
clk => divResult[15].CLK
clk => divResult[16].CLK
clk => divResult[17].CLK
clk => divResult[18].CLK
clk => divResult[19].CLK
clk => divResult[20].CLK
clk => divResult[21].CLK
clk => divResult[22].CLK
clk => divResult[23].CLK
clk => divResult[24].CLK
clk => divResult[25].CLK
clk => divResult[26].CLK
clk => divResult[27].CLK
clk => divResult[28].CLK
clk => divResult[29].CLK
clk => divResult[30].CLK
clk => divResult[31].CLK
clk => quotient_msk[0].CLK
clk => quotient_msk[1].CLK
clk => quotient_msk[2].CLK
clk => quotient_msk[3].CLK
clk => quotient_msk[4].CLK
clk => quotient_msk[5].CLK
clk => quotient_msk[6].CLK
clk => quotient_msk[7].CLK
clk => quotient_msk[8].CLK
clk => quotient_msk[9].CLK
clk => quotient_msk[10].CLK
clk => quotient_msk[11].CLK
clk => quotient_msk[12].CLK
clk => quotient_msk[13].CLK
clk => quotient_msk[14].CLK
clk => quotient_msk[15].CLK
clk => quotient_msk[16].CLK
clk => quotient_msk[17].CLK
clk => quotient_msk[18].CLK
clk => quotient_msk[19].CLK
clk => quotient_msk[20].CLK
clk => quotient_msk[21].CLK
clk => quotient_msk[22].CLK
clk => quotient_msk[23].CLK
clk => quotient_msk[24].CLK
clk => quotient_msk[25].CLK
clk => quotient_msk[26].CLK
clk => quotient_msk[27].CLK
clk => quotient_msk[28].CLK
clk => quotient_msk[29].CLK
clk => quotient_msk[30].CLK
clk => quotient_msk[31].CLK
clk => quotient[0].CLK
clk => quotient[1].CLK
clk => quotient[2].CLK
clk => quotient[3].CLK
clk => quotient[4].CLK
clk => quotient[5].CLK
clk => quotient[6].CLK
clk => quotient[7].CLK
clk => quotient[8].CLK
clk => quotient[9].CLK
clk => quotient[10].CLK
clk => quotient[11].CLK
clk => quotient[12].CLK
clk => quotient[13].CLK
clk => quotient[14].CLK
clk => quotient[15].CLK
clk => quotient[16].CLK
clk => quotient[17].CLK
clk => quotient[18].CLK
clk => quotient[19].CLK
clk => quotient[20].CLK
clk => quotient[21].CLK
clk => quotient[22].CLK
clk => quotient[23].CLK
clk => quotient[24].CLK
clk => quotient[25].CLK
clk => quotient[26].CLK
clk => quotient[27].CLK
clk => quotient[28].CLK
clk => quotient[29].CLK
clk => quotient[30].CLK
clk => quotient[31].CLK
clk => divisor[0].CLK
clk => divisor[1].CLK
clk => divisor[2].CLK
clk => divisor[3].CLK
clk => divisor[4].CLK
clk => divisor[5].CLK
clk => divisor[6].CLK
clk => divisor[7].CLK
clk => divisor[8].CLK
clk => divisor[9].CLK
clk => divisor[10].CLK
clk => divisor[11].CLK
clk => divisor[12].CLK
clk => divisor[13].CLK
clk => divisor[14].CLK
clk => divisor[15].CLK
clk => divisor[16].CLK
clk => divisor[17].CLK
clk => divisor[18].CLK
clk => divisor[19].CLK
clk => divisor[20].CLK
clk => divisor[21].CLK
clk => divisor[22].CLK
clk => divisor[23].CLK
clk => divisor[24].CLK
clk => divisor[25].CLK
clk => divisor[26].CLK
clk => divisor[27].CLK
clk => divisor[28].CLK
clk => divisor[29].CLK
clk => divisor[30].CLK
clk => divisor[31].CLK
clk => divisor[32].CLK
clk => divisor[33].CLK
clk => divisor[34].CLK
clk => divisor[35].CLK
clk => divisor[36].CLK
clk => divisor[37].CLK
clk => divisor[38].CLK
clk => divisor[39].CLK
clk => divisor[40].CLK
clk => divisor[41].CLK
clk => divisor[42].CLK
clk => divisor[43].CLK
clk => divisor[44].CLK
clk => divisor[45].CLK
clk => divisor[46].CLK
clk => divisor[47].CLK
clk => divisor[48].CLK
clk => divisor[49].CLK
clk => divisor[50].CLK
clk => divisor[51].CLK
clk => divisor[52].CLK
clk => divisor[53].CLK
clk => divisor[54].CLK
clk => divisor[55].CLK
clk => divisor[56].CLK
clk => divisor[57].CLK
clk => divisor[58].CLK
clk => divisor[59].CLK
clk => divisor[60].CLK
clk => divisor[61].CLK
clk => divisor[62].CLK
clk => dividend[0].CLK
clk => dividend[1].CLK
clk => dividend[2].CLK
clk => dividend[3].CLK
clk => dividend[4].CLK
clk => dividend[5].CLK
clk => dividend[6].CLK
clk => dividend[7].CLK
clk => dividend[8].CLK
clk => dividend[9].CLK
clk => dividend[10].CLK
clk => dividend[11].CLK
clk => dividend[12].CLK
clk => dividend[13].CLK
clk => dividend[14].CLK
clk => dividend[15].CLK
clk => dividend[16].CLK
clk => dividend[17].CLK
clk => dividend[18].CLK
clk => dividend[19].CLK
clk => dividend[20].CLK
clk => dividend[21].CLK
clk => dividend[22].CLK
clk => dividend[23].CLK
clk => dividend[24].CLK
clk => dividend[25].CLK
clk => dividend[26].CLK
clk => dividend[27].CLK
clk => dividend[28].CLK
clk => dividend[29].CLK
clk => dividend[30].CLK
clk => dividend[31].CLK
clk => registerFile.CLK0
mem_addr[0] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[22] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[23] <= mem_addr.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[24] <= <GND>
mem_addr[25] <= <GND>
mem_addr[26] <= <GND>
mem_addr[27] <= <GND>
mem_addr[28] <= <GND>
mem_addr[29] <= <GND>
mem_addr[30] <= <GND>
mem_addr[31] <= <GND>
mem_wdata[0] <= rs2[0].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[1] <= rs2[1].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[2] <= rs2[2].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[3] <= rs2[3].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[4] <= rs2[4].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[5] <= rs2[5].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[6] <= rs2[6].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[7] <= rs2[7].DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[8] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[9] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[10] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[11] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[12] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[13] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[14] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[15] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[16] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[17] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[18] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[19] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[20] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[21] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[22] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[23] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[24] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[25] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[26] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[27] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[28] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[29] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[30] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wdata[31] <= mem_wdata.DB_MAX_OUTPUT_PORT_TYPE
mem_wmask[0] <= mem_wmask.DB_MAX_OUTPUT_PORT_TYPE
mem_wmask[1] <= mem_wmask.DB_MAX_OUTPUT_PORT_TYPE
mem_wmask[2] <= mem_wmask.DB_MAX_OUTPUT_PORT_TYPE
mem_wmask[3] <= mem_wmask.DB_MAX_OUTPUT_PORT_TYPE
mem_rdata[0] => LOAD_halfword[0].DATAA
mem_rdata[0] => comb.DATAA
mem_rdata[1] => LOAD_halfword[1].DATAA
mem_rdata[1] => comb.DATAA
mem_rdata[2] => LOAD_halfword[2].DATAA
mem_rdata[2] => comb.DATAA
mem_rdata[2] => instr.DATAB
mem_rdata[3] => LOAD_halfword[3].DATAA
mem_rdata[3] => comb.DATAA
mem_rdata[3] => instr.DATAB
mem_rdata[4] => LOAD_halfword[4].DATAA
mem_rdata[4] => comb.DATAA
mem_rdata[4] => instr.DATAB
mem_rdata[5] => LOAD_halfword[5].DATAA
mem_rdata[5] => comb.DATAA
mem_rdata[5] => instr.DATAB
mem_rdata[6] => LOAD_halfword[6].DATAA
mem_rdata[6] => comb.DATAA
mem_rdata[6] => instr.DATAB
mem_rdata[7] => LOAD_halfword[7].DATAA
mem_rdata[7] => comb.DATAA
mem_rdata[7] => instr.DATAB
mem_rdata[8] => LOAD_halfword[8].DATAA
mem_rdata[8] => comb.DATAA
mem_rdata[8] => instr.DATAB
mem_rdata[9] => LOAD_halfword[9].DATAA
mem_rdata[9] => comb.DATAA
mem_rdata[9] => instr.DATAB
mem_rdata[10] => LOAD_halfword[10].DATAA
mem_rdata[10] => comb.DATAA
mem_rdata[10] => instr.DATAB
mem_rdata[11] => LOAD_halfword[11].DATAA
mem_rdata[11] => comb.DATAA
mem_rdata[11] => instr.DATAB
mem_rdata[12] => LOAD_halfword[12].DATAA
mem_rdata[12] => comb.DATAA
mem_rdata[12] => instr.DATAB
mem_rdata[13] => LOAD_halfword[13].DATAA
mem_rdata[13] => comb.DATAA
mem_rdata[13] => instr.DATAB
mem_rdata[14] => LOAD_halfword[14].DATAA
mem_rdata[14] => comb.DATAA
mem_rdata[14] => instr.DATAB
mem_rdata[15] => LOAD_halfword[15].DATAA
mem_rdata[15] => comb.DATAA
mem_rdata[15] => instr.DATAB
mem_rdata[15] => registerFile.RADDR
mem_rdata[16] => LOAD_halfword[0].DATAB
mem_rdata[16] => comb.DATAA
mem_rdata[16] => instr.DATAB
mem_rdata[16] => registerFile.RADDR1
mem_rdata[17] => LOAD_halfword[1].DATAB
mem_rdata[17] => comb.DATAA
mem_rdata[17] => instr.DATAB
mem_rdata[17] => registerFile.RADDR2
mem_rdata[18] => LOAD_halfword[2].DATAB
mem_rdata[18] => comb.DATAA
mem_rdata[18] => instr.DATAB
mem_rdata[18] => registerFile.RADDR3
mem_rdata[19] => LOAD_halfword[3].DATAB
mem_rdata[19] => comb.DATAA
mem_rdata[19] => instr.DATAB
mem_rdata[19] => registerFile.RADDR4
mem_rdata[20] => LOAD_halfword[4].DATAB
mem_rdata[20] => comb.DATAA
mem_rdata[20] => instr.DATAB
mem_rdata[20] => registerFile.PORTBRADDR
mem_rdata[21] => LOAD_halfword[5].DATAB
mem_rdata[21] => comb.DATAA
mem_rdata[21] => instr.DATAB
mem_rdata[21] => registerFile.PORTBRADDR1
mem_rdata[22] => LOAD_halfword[6].DATAB
mem_rdata[22] => comb.DATAA
mem_rdata[22] => instr.DATAB
mem_rdata[22] => registerFile.PORTBRADDR2
mem_rdata[23] => LOAD_halfword[7].DATAB
mem_rdata[23] => comb.DATAA
mem_rdata[23] => instr.DATAB
mem_rdata[23] => registerFile.PORTBRADDR3
mem_rdata[24] => LOAD_halfword[8].DATAB
mem_rdata[24] => comb.DATAA
mem_rdata[24] => instr.DATAB
mem_rdata[24] => registerFile.PORTBRADDR4
mem_rdata[25] => LOAD_halfword[9].DATAB
mem_rdata[25] => comb.DATAA
mem_rdata[25] => instr.DATAB
mem_rdata[26] => LOAD_halfword[10].DATAB
mem_rdata[26] => comb.DATAA
mem_rdata[26] => instr.DATAB
mem_rdata[27] => LOAD_halfword[11].DATAB
mem_rdata[27] => comb.DATAA
mem_rdata[27] => instr.DATAB
mem_rdata[28] => LOAD_halfword[12].DATAB
mem_rdata[28] => comb.DATAA
mem_rdata[28] => instr.DATAB
mem_rdata[29] => LOAD_halfword[13].DATAB
mem_rdata[29] => comb.DATAA
mem_rdata[29] => instr.DATAB
mem_rdata[30] => LOAD_halfword[14].DATAB
mem_rdata[30] => comb.DATAA
mem_rdata[30] => instr.DATAB
mem_rdata[31] => LOAD_halfword[15].DATAB
mem_rdata[31] => comb.DATAA
mem_rdata[31] => instr.DATAB
mem_rstrb <= mem_rstrb.DB_MAX_OUTPUT_PORT_TYPE
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs1.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => rs2.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => instr.OUTPUTSELECT
mem_rbusy => state.OUTPUTSELECT
mem_rbusy => state.OUTPUTSELECT
mem_rbusy => state.OUTPUTSELECT
mem_rbusy => state.OUTPUTSELECT
mem_rbusy => always4.IN1
mem_wbusy => always4.IN1
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => instr[23].ENA
reset => instr[22].ENA
reset => instr[21].ENA
reset => instr[20].ENA
reset => instr[19].ENA
reset => instr[18].ENA
reset => instr[17].ENA
reset => instr[16].ENA
reset => instr[15].ENA
reset => instr[14].ENA
reset => instr[13].ENA
reset => instr[12].ENA
reset => instr[11].ENA
reset => instr[10].ENA
reset => instr[9].ENA
reset => instr[8].ENA
reset => instr[7].ENA
reset => instr[6].ENA
reset => instr[5].ENA
reset => instr[4].ENA
reset => instr[3].ENA
reset => instr[2].ENA
reset => instr[24].ENA
reset => instr[25].ENA
reset => instr[26].ENA
reset => instr[27].ENA
reset => instr[28].ENA
reset => instr[29].ENA
reset => instr[30].ENA
reset => instr[31].ENA
reset => rs2[0].ENA
reset => rs2[1].ENA
reset => rs2[2].ENA
reset => rs2[3].ENA
reset => rs2[4].ENA
reset => rs2[5].ENA
reset => rs2[6].ENA
reset => rs2[7].ENA
reset => rs2[8].ENA
reset => rs2[9].ENA
reset => rs2[10].ENA
reset => rs2[11].ENA
reset => rs2[12].ENA
reset => rs2[13].ENA
reset => rs2[14].ENA
reset => rs2[15].ENA
reset => rs2[16].ENA
reset => rs2[17].ENA
reset => rs2[18].ENA
reset => rs2[19].ENA
reset => rs2[20].ENA
reset => rs2[21].ENA
reset => rs2[22].ENA
reset => rs2[23].ENA
reset => rs2[24].ENA
reset => rs2[25].ENA
reset => rs2[26].ENA
reset => rs2[27].ENA
reset => rs2[28].ENA
reset => rs2[29].ENA
reset => rs2[30].ENA
reset => rs2[31].ENA
reset => rs1[0].ENA
reset => rs1[1].ENA
reset => rs1[2].ENA
reset => rs1[3].ENA
reset => rs1[4].ENA
reset => rs1[5].ENA
reset => rs1[6].ENA
reset => rs1[7].ENA
reset => rs1[8].ENA
reset => rs1[9].ENA
reset => rs1[10].ENA
reset => rs1[11].ENA
reset => rs1[12].ENA
reset => rs1[13].ENA
reset => rs1[14].ENA
reset => rs1[15].ENA
reset => rs1[16].ENA
reset => rs1[17].ENA
reset => rs1[18].ENA
reset => rs1[19].ENA
reset => rs1[20].ENA
reset => rs1[21].ENA
reset => rs1[22].ENA
reset => rs1[23].ENA
reset => rs1[24].ENA
reset => rs1[25].ENA
reset => rs1[26].ENA
reset => rs1[27].ENA
reset => rs1[28].ENA
reset => rs1[29].ENA
reset => rs1[30].ENA
reset => rs1[31].ENA


|SoC|RAM2_IP:RAM2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|SoC|RAM2_IP:RAM2|altsyncram:altsyncram_component
wren_a => altsyncram_aqv1:auto_generated.wren_a
rden_a => altsyncram_aqv1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aqv1:auto_generated.data_a[0]
data_a[1] => altsyncram_aqv1:auto_generated.data_a[1]
data_a[2] => altsyncram_aqv1:auto_generated.data_a[2]
data_a[3] => altsyncram_aqv1:auto_generated.data_a[3]
data_a[4] => altsyncram_aqv1:auto_generated.data_a[4]
data_a[5] => altsyncram_aqv1:auto_generated.data_a[5]
data_a[6] => altsyncram_aqv1:auto_generated.data_a[6]
data_a[7] => altsyncram_aqv1:auto_generated.data_a[7]
data_a[8] => altsyncram_aqv1:auto_generated.data_a[8]
data_a[9] => altsyncram_aqv1:auto_generated.data_a[9]
data_a[10] => altsyncram_aqv1:auto_generated.data_a[10]
data_a[11] => altsyncram_aqv1:auto_generated.data_a[11]
data_a[12] => altsyncram_aqv1:auto_generated.data_a[12]
data_a[13] => altsyncram_aqv1:auto_generated.data_a[13]
data_a[14] => altsyncram_aqv1:auto_generated.data_a[14]
data_a[15] => altsyncram_aqv1:auto_generated.data_a[15]
data_a[16] => altsyncram_aqv1:auto_generated.data_a[16]
data_a[17] => altsyncram_aqv1:auto_generated.data_a[17]
data_a[18] => altsyncram_aqv1:auto_generated.data_a[18]
data_a[19] => altsyncram_aqv1:auto_generated.data_a[19]
data_a[20] => altsyncram_aqv1:auto_generated.data_a[20]
data_a[21] => altsyncram_aqv1:auto_generated.data_a[21]
data_a[22] => altsyncram_aqv1:auto_generated.data_a[22]
data_a[23] => altsyncram_aqv1:auto_generated.data_a[23]
data_a[24] => altsyncram_aqv1:auto_generated.data_a[24]
data_a[25] => altsyncram_aqv1:auto_generated.data_a[25]
data_a[26] => altsyncram_aqv1:auto_generated.data_a[26]
data_a[27] => altsyncram_aqv1:auto_generated.data_a[27]
data_a[28] => altsyncram_aqv1:auto_generated.data_a[28]
data_a[29] => altsyncram_aqv1:auto_generated.data_a[29]
data_a[30] => altsyncram_aqv1:auto_generated.data_a[30]
data_a[31] => altsyncram_aqv1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aqv1:auto_generated.address_a[0]
address_a[1] => altsyncram_aqv1:auto_generated.address_a[1]
address_a[2] => altsyncram_aqv1:auto_generated.address_a[2]
address_a[3] => altsyncram_aqv1:auto_generated.address_a[3]
address_a[4] => altsyncram_aqv1:auto_generated.address_a[4]
address_a[5] => altsyncram_aqv1:auto_generated.address_a[5]
address_a[6] => altsyncram_aqv1:auto_generated.address_a[6]
address_a[7] => altsyncram_aqv1:auto_generated.address_a[7]
address_a[8] => altsyncram_aqv1:auto_generated.address_a[8]
address_a[9] => altsyncram_aqv1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aqv1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_aqv1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_aqv1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_aqv1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_aqv1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aqv1:auto_generated.q_a[0]
q_a[1] <= altsyncram_aqv1:auto_generated.q_a[1]
q_a[2] <= altsyncram_aqv1:auto_generated.q_a[2]
q_a[3] <= altsyncram_aqv1:auto_generated.q_a[3]
q_a[4] <= altsyncram_aqv1:auto_generated.q_a[4]
q_a[5] <= altsyncram_aqv1:auto_generated.q_a[5]
q_a[6] <= altsyncram_aqv1:auto_generated.q_a[6]
q_a[7] <= altsyncram_aqv1:auto_generated.q_a[7]
q_a[8] <= altsyncram_aqv1:auto_generated.q_a[8]
q_a[9] <= altsyncram_aqv1:auto_generated.q_a[9]
q_a[10] <= altsyncram_aqv1:auto_generated.q_a[10]
q_a[11] <= altsyncram_aqv1:auto_generated.q_a[11]
q_a[12] <= altsyncram_aqv1:auto_generated.q_a[12]
q_a[13] <= altsyncram_aqv1:auto_generated.q_a[13]
q_a[14] <= altsyncram_aqv1:auto_generated.q_a[14]
q_a[15] <= altsyncram_aqv1:auto_generated.q_a[15]
q_a[16] <= altsyncram_aqv1:auto_generated.q_a[16]
q_a[17] <= altsyncram_aqv1:auto_generated.q_a[17]
q_a[18] <= altsyncram_aqv1:auto_generated.q_a[18]
q_a[19] <= altsyncram_aqv1:auto_generated.q_a[19]
q_a[20] <= altsyncram_aqv1:auto_generated.q_a[20]
q_a[21] <= altsyncram_aqv1:auto_generated.q_a[21]
q_a[22] <= altsyncram_aqv1:auto_generated.q_a[22]
q_a[23] <= altsyncram_aqv1:auto_generated.q_a[23]
q_a[24] <= altsyncram_aqv1:auto_generated.q_a[24]
q_a[25] <= altsyncram_aqv1:auto_generated.q_a[25]
q_a[26] <= altsyncram_aqv1:auto_generated.q_a[26]
q_a[27] <= altsyncram_aqv1:auto_generated.q_a[27]
q_a[28] <= altsyncram_aqv1:auto_generated.q_a[28]
q_a[29] <= altsyncram_aqv1:auto_generated.q_a[29]
q_a[30] <= altsyncram_aqv1:auto_generated.q_a[30]
q_a[31] <= altsyncram_aqv1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SoC|RAM2_IP:RAM2|altsyncram:altsyncram_component|altsyncram_aqv1:auto_generated
address_a[0] => altsyncram_m5m2:altsyncram1.address_a[0]
address_a[1] => altsyncram_m5m2:altsyncram1.address_a[1]
address_a[2] => altsyncram_m5m2:altsyncram1.address_a[2]
address_a[3] => altsyncram_m5m2:altsyncram1.address_a[3]
address_a[4] => altsyncram_m5m2:altsyncram1.address_a[4]
address_a[5] => altsyncram_m5m2:altsyncram1.address_a[5]
address_a[6] => altsyncram_m5m2:altsyncram1.address_a[6]
address_a[7] => altsyncram_m5m2:altsyncram1.address_a[7]
address_a[8] => altsyncram_m5m2:altsyncram1.address_a[8]
address_a[9] => altsyncram_m5m2:altsyncram1.address_a[9]
byteena_a[0] => altsyncram_m5m2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_m5m2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_m5m2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_m5m2:altsyncram1.byteena_a[3]
clock0 => altsyncram_m5m2:altsyncram1.clock0
data_a[0] => altsyncram_m5m2:altsyncram1.data_a[0]
data_a[1] => altsyncram_m5m2:altsyncram1.data_a[1]
data_a[2] => altsyncram_m5m2:altsyncram1.data_a[2]
data_a[3] => altsyncram_m5m2:altsyncram1.data_a[3]
data_a[4] => altsyncram_m5m2:altsyncram1.data_a[4]
data_a[5] => altsyncram_m5m2:altsyncram1.data_a[5]
data_a[6] => altsyncram_m5m2:altsyncram1.data_a[6]
data_a[7] => altsyncram_m5m2:altsyncram1.data_a[7]
data_a[8] => altsyncram_m5m2:altsyncram1.data_a[8]
data_a[9] => altsyncram_m5m2:altsyncram1.data_a[9]
data_a[10] => altsyncram_m5m2:altsyncram1.data_a[10]
data_a[11] => altsyncram_m5m2:altsyncram1.data_a[11]
data_a[12] => altsyncram_m5m2:altsyncram1.data_a[12]
data_a[13] => altsyncram_m5m2:altsyncram1.data_a[13]
data_a[14] => altsyncram_m5m2:altsyncram1.data_a[14]
data_a[15] => altsyncram_m5m2:altsyncram1.data_a[15]
data_a[16] => altsyncram_m5m2:altsyncram1.data_a[16]
data_a[17] => altsyncram_m5m2:altsyncram1.data_a[17]
data_a[18] => altsyncram_m5m2:altsyncram1.data_a[18]
data_a[19] => altsyncram_m5m2:altsyncram1.data_a[19]
data_a[20] => altsyncram_m5m2:altsyncram1.data_a[20]
data_a[21] => altsyncram_m5m2:altsyncram1.data_a[21]
data_a[22] => altsyncram_m5m2:altsyncram1.data_a[22]
data_a[23] => altsyncram_m5m2:altsyncram1.data_a[23]
data_a[24] => altsyncram_m5m2:altsyncram1.data_a[24]
data_a[25] => altsyncram_m5m2:altsyncram1.data_a[25]
data_a[26] => altsyncram_m5m2:altsyncram1.data_a[26]
data_a[27] => altsyncram_m5m2:altsyncram1.data_a[27]
data_a[28] => altsyncram_m5m2:altsyncram1.data_a[28]
data_a[29] => altsyncram_m5m2:altsyncram1.data_a[29]
data_a[30] => altsyncram_m5m2:altsyncram1.data_a[30]
data_a[31] => altsyncram_m5m2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_m5m2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_m5m2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_m5m2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_m5m2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_m5m2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_m5m2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_m5m2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_m5m2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_m5m2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_m5m2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_m5m2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_m5m2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_m5m2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_m5m2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_m5m2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_m5m2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_m5m2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_m5m2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_m5m2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_m5m2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_m5m2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_m5m2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_m5m2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_m5m2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_m5m2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_m5m2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_m5m2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_m5m2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_m5m2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_m5m2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_m5m2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_m5m2:altsyncram1.q_a[31]
rden_a => altsyncram_m5m2:altsyncram1.rden_a
wren_a => altsyncram_m5m2:altsyncram1.wren_a


|SoC|RAM2_IP:RAM2|altsyncram:altsyncram_component|altsyncram_aqv1:auto_generated|altsyncram_m5m2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|SoC|RAM2_IP:RAM2|altsyncram:altsyncram_component|altsyncram_aqv1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|SoC|RAM2_IP:RAM2|altsyncram:altsyncram_component|altsyncram_aqv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|SoC|RAM2_IP:RAM2|altsyncram:altsyncram_component|altsyncram_aqv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|SoC|RAM2_IP:RAM2|altsyncram:altsyncram_component|altsyncram_aqv1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|SoC|PIM_controller:PIM_Control
clk => clk.IN1
rstN => rstN.IN1
pim_rstN <= pim_rstN.DB_MAX_OUTPUT_PORT_TYPE
riscv_addr[0] => sel_addr.DATAA
riscv_addr[0] => Equal0.IN31
riscv_addr[1] => sel_addr.DATAA
riscv_addr[1] => Equal0.IN30
riscv_addr[2] => sel_addr.DATAA
riscv_addr[2] => Equal0.IN10
riscv_addr[3] => sel_addr.DATAA
riscv_addr[3] => Equal0.IN9
riscv_addr[4] => sel_addr.DATAA
riscv_addr[4] => Equal0.IN8
riscv_addr[5] => sel_addr.DATAA
riscv_addr[5] => Equal0.IN7
riscv_addr[6] => sel_addr.DATAA
riscv_addr[6] => Equal0.IN6
riscv_addr[7] => sel_addr.DATAA
riscv_addr[7] => Equal0.IN5
riscv_addr[8] => sel_addr.DATAA
riscv_addr[8] => Equal0.IN4
riscv_addr[9] => sel_addr.DATAA
riscv_addr[9] => Equal0.IN3
riscv_addr[10] => sel_addr.DATAA
riscv_addr[10] => Equal0.IN2
riscv_addr[11] => sel_addr.DATAA
riscv_addr[11] => Equal0.IN1
riscv_addr[12] => comb.IN1
riscv_addr[12] => riscv_rdata[31].IN1
riscv_addr[12] => sel_addr.DATAA
riscv_addr[12] => Equal0.IN0
riscv_addr[13] => sel_addr.DATAA
riscv_addr[13] => Equal0.IN29
riscv_addr[14] => sel_addr.DATAA
riscv_addr[14] => Equal0.IN28
riscv_addr[15] => sel_addr.DATAA
riscv_addr[15] => Equal0.IN27
riscv_addr[16] => sel_addr.DATAA
riscv_addr[16] => Equal0.IN26
riscv_addr[17] => sel_addr.DATAA
riscv_addr[17] => Equal0.IN25
riscv_addr[18] => sel_addr.DATAA
riscv_addr[18] => Equal0.IN24
riscv_addr[19] => sel_addr.DATAA
riscv_addr[19] => Equal0.IN23
riscv_addr[20] => sel_addr.DATAA
riscv_addr[20] => Equal0.IN22
riscv_addr[21] => sel_addr.DATAA
riscv_addr[21] => Equal0.IN21
riscv_addr[22] => sel_addr.DATAA
riscv_addr[22] => Equal0.IN20
riscv_addr[23] => sel_addr.DATAA
riscv_addr[23] => Equal0.IN19
riscv_addr[24] => sel_addr.DATAA
riscv_addr[24] => Equal0.IN18
riscv_addr[25] => sel_addr.DATAA
riscv_addr[25] => Equal0.IN17
riscv_addr[26] => sel_addr.DATAA
riscv_addr[26] => Equal0.IN16
riscv_addr[27] => sel_addr.DATAA
riscv_addr[27] => Equal0.IN15
riscv_addr[28] => sel_addr.DATAA
riscv_addr[28] => Equal0.IN14
riscv_addr[29] => sel_addr.DATAA
riscv_addr[29] => Equal0.IN13
riscv_addr[30] => sel_addr.DATAA
riscv_addr[30] => Equal0.IN12
riscv_addr[31] => sel_addr.DATAA
riscv_addr[31] => Equal0.IN11
riscv_wdata[0] => pim_sel.DATAB
riscv_wdata[0] => sel_wdata.DATAA
riscv_wdata[1] => sel_wdata.DATAA
riscv_wdata[2] => sel_wdata.DATAA
riscv_wdata[3] => sel_wdata.DATAA
riscv_wdata[4] => sel_wdata.DATAA
riscv_wdata[5] => sel_wdata.DATAA
riscv_wdata[6] => sel_wdata.DATAA
riscv_wdata[7] => sel_wdata.DATAA
riscv_wdata[8] => sel_wdata.DATAA
riscv_wdata[9] => sel_wdata.DATAA
riscv_wdata[10] => sel_wdata.DATAA
riscv_wdata[11] => sel_wdata.DATAA
riscv_wdata[12] => sel_wdata.DATAA
riscv_wdata[13] => sel_wdata.DATAA
riscv_wdata[14] => sel_wdata.DATAA
riscv_wdata[15] => sel_wdata.DATAA
riscv_wdata[16] => sel_wdata.DATAA
riscv_wdata[17] => sel_wdata.DATAA
riscv_wdata[18] => sel_wdata.DATAA
riscv_wdata[19] => sel_wdata.DATAA
riscv_wdata[20] => sel_wdata.DATAA
riscv_wdata[21] => sel_wdata.DATAA
riscv_wdata[22] => sel_wdata.DATAA
riscv_wdata[23] => sel_wdata.DATAA
riscv_wdata[24] => sel_wdata.DATAA
riscv_wdata[25] => sel_wdata.DATAA
riscv_wdata[26] => sel_wdata.DATAA
riscv_wdata[27] => sel_wdata.DATAA
riscv_wdata[28] => sel_wdata.DATAA
riscv_wdata[29] => sel_wdata.DATAA
riscv_wdata[30] => sel_wdata.DATAA
riscv_wdata[31] => sel_wdata.DATAA
riscv_wmask[0] => sel_wmask.DATAA
riscv_wmask[1] => sel_wmask.DATAA
riscv_wmask[2] => sel_wmask.DATAA
riscv_wmask[3] => sel_wmask.DATAA
riscv_rstrb => sel_rstrb.DATAA
riscv_rdata[0] <= riscv_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[1] <= riscv_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[2] <= riscv_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[3] <= riscv_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[4] <= riscv_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[5] <= riscv_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[6] <= riscv_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[7] <= riscv_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[8] <= riscv_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[9] <= riscv_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[10] <= riscv_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[11] <= riscv_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[12] <= riscv_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[13] <= riscv_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[14] <= riscv_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[15] <= riscv_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[16] <= riscv_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[17] <= riscv_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[18] <= riscv_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[19] <= riscv_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[20] <= riscv_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[21] <= riscv_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[22] <= riscv_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[23] <= riscv_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[24] <= riscv_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[25] <= riscv_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[26] <= riscv_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[27] <= riscv_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[28] <= riscv_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[29] <= riscv_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[30] <= riscv_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[31] <= riscv_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
riscv_rbusy <= riscv_rbusy.DB_MAX_OUTPUT_PORT_TYPE
riscv_wbusy <= riscv_wbusy.DB_MAX_OUTPUT_PORT_TYPE
pim_addr[0] => sel_addr.DATAB
pim_addr[0] => Equal1.IN31
pim_addr[1] => sel_addr.DATAB
pim_addr[1] => Equal1.IN30
pim_addr[2] => sel_addr.DATAB
pim_addr[2] => Equal1.IN9
pim_addr[3] => sel_addr.DATAB
pim_addr[3] => Equal1.IN8
pim_addr[4] => sel_addr.DATAB
pim_addr[4] => Equal1.IN7
pim_addr[5] => sel_addr.DATAB
pim_addr[5] => Equal1.IN6
pim_addr[6] => sel_addr.DATAB
pim_addr[6] => Equal1.IN5
pim_addr[7] => sel_addr.DATAB
pim_addr[7] => Equal1.IN4
pim_addr[8] => sel_addr.DATAB
pim_addr[8] => Equal1.IN3
pim_addr[9] => sel_addr.DATAB
pim_addr[9] => Equal1.IN2
pim_addr[10] => sel_addr.DATAB
pim_addr[10] => Equal1.IN1
pim_addr[11] => sel_addr.DATAB
pim_addr[11] => Equal1.IN0
pim_addr[12] => sel_addr.DATAB
pim_addr[12] => Equal1.IN29
pim_addr[13] => sel_addr.DATAB
pim_addr[13] => Equal1.IN28
pim_addr[14] => sel_addr.DATAB
pim_addr[14] => Equal1.IN27
pim_addr[15] => sel_addr.DATAB
pim_addr[15] => Equal1.IN26
pim_addr[16] => sel_addr.DATAB
pim_addr[16] => Equal1.IN25
pim_addr[17] => sel_addr.DATAB
pim_addr[17] => Equal1.IN24
pim_addr[18] => sel_addr.DATAB
pim_addr[18] => Equal1.IN23
pim_addr[19] => sel_addr.DATAB
pim_addr[19] => Equal1.IN22
pim_addr[20] => sel_addr.DATAB
pim_addr[20] => Equal1.IN21
pim_addr[21] => sel_addr.DATAB
pim_addr[21] => Equal1.IN20
pim_addr[22] => sel_addr.DATAB
pim_addr[22] => Equal1.IN19
pim_addr[23] => sel_addr.DATAB
pim_addr[23] => Equal1.IN18
pim_addr[24] => sel_addr.DATAB
pim_addr[24] => Equal1.IN17
pim_addr[25] => sel_addr.DATAB
pim_addr[25] => Equal1.IN16
pim_addr[26] => sel_addr.DATAB
pim_addr[26] => Equal1.IN15
pim_addr[27] => sel_addr.DATAB
pim_addr[27] => Equal1.IN14
pim_addr[28] => sel_addr.DATAB
pim_addr[28] => Equal1.IN13
pim_addr[29] => sel_addr.DATAB
pim_addr[29] => Equal1.IN12
pim_addr[30] => sel_addr.DATAB
pim_addr[30] => Equal1.IN11
pim_addr[31] => sel_addr.DATAB
pim_addr[31] => Equal1.IN10
pim_wdata[0] => pim_sel.DATAB
pim_wdata[0] => sel_wdata.DATAB
pim_wdata[1] => sel_wdata.DATAB
pim_wdata[2] => sel_wdata.DATAB
pim_wdata[3] => sel_wdata.DATAB
pim_wdata[4] => sel_wdata.DATAB
pim_wdata[5] => sel_wdata.DATAB
pim_wdata[6] => sel_wdata.DATAB
pim_wdata[7] => sel_wdata.DATAB
pim_wdata[8] => sel_wdata.DATAB
pim_wdata[9] => sel_wdata.DATAB
pim_wdata[10] => sel_wdata.DATAB
pim_wdata[11] => sel_wdata.DATAB
pim_wdata[12] => sel_wdata.DATAB
pim_wdata[13] => sel_wdata.DATAB
pim_wdata[14] => sel_wdata.DATAB
pim_wdata[15] => sel_wdata.DATAB
pim_wdata[16] => sel_wdata.DATAB
pim_wdata[17] => sel_wdata.DATAB
pim_wdata[18] => sel_wdata.DATAB
pim_wdata[19] => sel_wdata.DATAB
pim_wdata[20] => sel_wdata.DATAB
pim_wdata[21] => sel_wdata.DATAB
pim_wdata[22] => sel_wdata.DATAB
pim_wdata[23] => sel_wdata.DATAB
pim_wdata[24] => sel_wdata.DATAB
pim_wdata[25] => sel_wdata.DATAB
pim_wdata[26] => sel_wdata.DATAB
pim_wdata[27] => sel_wdata.DATAB
pim_wdata[28] => sel_wdata.DATAB
pim_wdata[29] => sel_wdata.DATAB
pim_wdata[30] => sel_wdata.DATAB
pim_wdata[31] => sel_wdata.DATAB
pim_wmask[0] => sel_wmask.DATAB
pim_wmask[1] => sel_wmask.DATAB
pim_wmask[2] => sel_wmask.DATAB
pim_wmask[3] => sel_wmask.DATAB
pim_rstrb => sel_rstrb.DATAB
pim_rdata[0] <= pim_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[1] <= pim_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[2] <= pim_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[3] <= pim_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[4] <= pim_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[5] <= pim_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[6] <= pim_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[7] <= pim_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[8] <= pim_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[9] <= pim_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[10] <= pim_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[11] <= pim_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[12] <= pim_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[13] <= pim_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[14] <= pim_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[15] <= pim_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[16] <= pim_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[17] <= pim_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[18] <= pim_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[19] <= pim_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[20] <= pim_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[21] <= pim_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[22] <= pim_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[23] <= pim_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[24] <= pim_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[25] <= pim_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[26] <= pim_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[27] <= pim_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[28] <= pim_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[29] <= pim_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[30] <= pim_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
pim_rdata[31] <= pim_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
pim_rbusy <= pim_rbusy.DB_MAX_OUTPUT_PORT_TYPE
pim_wbusy <= pim_wbusy.DB_MAX_OUTPUT_PORT_TYPE
pim_sel <= pim_sel~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[1] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[2] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[3] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[4] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[5] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[6] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[7] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[8] <= ram_controller:ram_controller_inst.ram_addr
ram_addr[9] <= ram_controller:ram_controller_inst.ram_addr
ram_wdata[0] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[1] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[2] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[3] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[4] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[5] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[6] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[7] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[8] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[9] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[10] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[11] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[12] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[13] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[14] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[15] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[16] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[17] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[18] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[19] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[20] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[21] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[22] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[23] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[24] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[25] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[26] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[27] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[28] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[29] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[30] <= ram_controller:ram_controller_inst.ram_wdata
ram_wdata[31] <= ram_controller:ram_controller_inst.ram_wdata
ram_wen <= ram_controller:ram_controller_inst.ram_wen
ram_rden <= ram_controller:ram_controller_inst.ram_rden
ram_byteena[0] <= ram_controller:ram_controller_inst.ram_byteena
ram_byteena[1] <= ram_controller:ram_controller_inst.ram_byteena
ram_byteena[2] <= ram_controller:ram_controller_inst.ram_byteena
ram_byteena[3] <= ram_controller:ram_controller_inst.ram_byteena
ram_rdata[0] => ram_rdata[0].IN1
ram_rdata[1] => ram_rdata[1].IN1
ram_rdata[2] => ram_rdata[2].IN1
ram_rdata[3] => ram_rdata[3].IN1
ram_rdata[4] => ram_rdata[4].IN1
ram_rdata[5] => ram_rdata[5].IN1
ram_rdata[6] => ram_rdata[6].IN1
ram_rdata[7] => ram_rdata[7].IN1
ram_rdata[8] => ram_rdata[8].IN1
ram_rdata[9] => ram_rdata[9].IN1
ram_rdata[10] => ram_rdata[10].IN1
ram_rdata[11] => ram_rdata[11].IN1
ram_rdata[12] => ram_rdata[12].IN1
ram_rdata[13] => ram_rdata[13].IN1
ram_rdata[14] => ram_rdata[14].IN1
ram_rdata[15] => ram_rdata[15].IN1
ram_rdata[16] => ram_rdata[16].IN1
ram_rdata[17] => ram_rdata[17].IN1
ram_rdata[18] => ram_rdata[18].IN1
ram_rdata[19] => ram_rdata[19].IN1
ram_rdata[20] => ram_rdata[20].IN1
ram_rdata[21] => ram_rdata[21].IN1
ram_rdata[22] => ram_rdata[22].IN1
ram_rdata[23] => ram_rdata[23].IN1
ram_rdata[24] => ram_rdata[24].IN1
ram_rdata[25] => ram_rdata[25].IN1
ram_rdata[26] => ram_rdata[26].IN1
ram_rdata[27] => ram_rdata[27].IN1
ram_rdata[28] => ram_rdata[28].IN1
ram_rdata[29] => ram_rdata[29].IN1
ram_rdata[30] => ram_rdata[30].IN1
ram_rdata[31] => ram_rdata[31].IN1


|SoC|PIM_controller:PIM_Control|ram_controller:ram_controller_inst
clk => ram_byteena[0]~reg0.CLK
clk => ram_byteena[1]~reg0.CLK
clk => ram_byteena[2]~reg0.CLK
clk => ram_byteena[3]~reg0.CLK
clk => state~1.DATAIN
reset_n => ram_byteena[0]~reg0.ACLR
reset_n => ram_byteena[1]~reg0.ACLR
reset_n => ram_byteena[2]~reg0.ACLR
reset_n => ram_byteena[3]~reg0.ACLR
reset_n => state~3.DATAIN
riscv_addr[0] => Equal0.IN31
riscv_addr[0] => Equal1.IN31
riscv_addr[1] => Equal0.IN30
riscv_addr[1] => Equal1.IN30
riscv_addr[2] => ram_addr[0].DATAIN
riscv_addr[2] => Equal0.IN9
riscv_addr[2] => Equal1.IN10
riscv_addr[3] => ram_addr[1].DATAIN
riscv_addr[3] => Equal0.IN8
riscv_addr[3] => Equal1.IN9
riscv_addr[4] => ram_addr[2].DATAIN
riscv_addr[4] => Equal0.IN7
riscv_addr[4] => Equal1.IN8
riscv_addr[5] => ram_addr[3].DATAIN
riscv_addr[5] => Equal0.IN6
riscv_addr[5] => Equal1.IN7
riscv_addr[6] => ram_addr[4].DATAIN
riscv_addr[6] => Equal0.IN5
riscv_addr[6] => Equal1.IN6
riscv_addr[7] => ram_addr[5].DATAIN
riscv_addr[7] => Equal0.IN4
riscv_addr[7] => Equal1.IN5
riscv_addr[8] => ram_addr[6].DATAIN
riscv_addr[8] => Equal0.IN3
riscv_addr[8] => Equal1.IN4
riscv_addr[9] => ram_addr[7].DATAIN
riscv_addr[9] => Equal0.IN2
riscv_addr[9] => Equal1.IN3
riscv_addr[10] => ram_addr[8].DATAIN
riscv_addr[10] => Equal0.IN1
riscv_addr[10] => Equal1.IN2
riscv_addr[11] => ram_addr[9].DATAIN
riscv_addr[11] => Equal0.IN0
riscv_addr[11] => Equal1.IN1
riscv_addr[12] => Equal0.IN29
riscv_addr[12] => Equal1.IN0
riscv_addr[13] => Equal0.IN28
riscv_addr[13] => Equal1.IN29
riscv_addr[14] => Equal0.IN27
riscv_addr[14] => Equal1.IN28
riscv_addr[15] => Equal0.IN26
riscv_addr[15] => Equal1.IN27
riscv_addr[16] => Equal0.IN25
riscv_addr[16] => Equal1.IN26
riscv_addr[17] => Equal0.IN24
riscv_addr[17] => Equal1.IN25
riscv_addr[18] => Equal0.IN23
riscv_addr[18] => Equal1.IN24
riscv_addr[19] => Equal0.IN22
riscv_addr[19] => Equal1.IN23
riscv_addr[20] => Equal0.IN21
riscv_addr[20] => Equal1.IN22
riscv_addr[21] => Equal0.IN20
riscv_addr[21] => Equal1.IN21
riscv_addr[22] => Equal0.IN19
riscv_addr[22] => Equal1.IN20
riscv_addr[23] => Equal0.IN18
riscv_addr[23] => Equal1.IN19
riscv_addr[24] => Equal0.IN17
riscv_addr[24] => Equal1.IN18
riscv_addr[25] => Equal0.IN16
riscv_addr[25] => Equal1.IN17
riscv_addr[26] => Equal0.IN15
riscv_addr[26] => Equal1.IN16
riscv_addr[27] => Equal0.IN14
riscv_addr[27] => Equal1.IN15
riscv_addr[28] => Equal0.IN13
riscv_addr[28] => Equal1.IN14
riscv_addr[29] => Equal0.IN12
riscv_addr[29] => Equal1.IN13
riscv_addr[30] => Equal0.IN11
riscv_addr[30] => Equal1.IN12
riscv_addr[31] => Equal0.IN10
riscv_addr[31] => Equal1.IN11
riscv_wdata[0] => ram_wdata[0].DATAIN
riscv_wdata[1] => ram_wdata[1].DATAIN
riscv_wdata[2] => ram_wdata[2].DATAIN
riscv_wdata[3] => ram_wdata[3].DATAIN
riscv_wdata[4] => ram_wdata[4].DATAIN
riscv_wdata[5] => ram_wdata[5].DATAIN
riscv_wdata[6] => ram_wdata[6].DATAIN
riscv_wdata[7] => ram_wdata[7].DATAIN
riscv_wdata[8] => ram_wdata[8].DATAIN
riscv_wdata[9] => ram_wdata[9].DATAIN
riscv_wdata[10] => ram_wdata[10].DATAIN
riscv_wdata[11] => ram_wdata[11].DATAIN
riscv_wdata[12] => ram_wdata[12].DATAIN
riscv_wdata[13] => ram_wdata[13].DATAIN
riscv_wdata[14] => ram_wdata[14].DATAIN
riscv_wdata[15] => ram_wdata[15].DATAIN
riscv_wdata[16] => ram_wdata[16].DATAIN
riscv_wdata[17] => ram_wdata[17].DATAIN
riscv_wdata[18] => ram_wdata[18].DATAIN
riscv_wdata[19] => ram_wdata[19].DATAIN
riscv_wdata[20] => ram_wdata[20].DATAIN
riscv_wdata[21] => ram_wdata[21].DATAIN
riscv_wdata[22] => ram_wdata[22].DATAIN
riscv_wdata[23] => ram_wdata[23].DATAIN
riscv_wdata[24] => ram_wdata[24].DATAIN
riscv_wdata[25] => ram_wdata[25].DATAIN
riscv_wdata[26] => ram_wdata[26].DATAIN
riscv_wdata[27] => ram_wdata[27].DATAIN
riscv_wdata[28] => ram_wdata[28].DATAIN
riscv_wdata[29] => ram_wdata[29].DATAIN
riscv_wdata[30] => ram_wdata[30].DATAIN
riscv_wdata[31] => ram_wdata[31].DATAIN
riscv_wmask[0] => WideOr0.IN0
riscv_wmask[0] => Selector3.IN1
riscv_wmask[1] => WideOr0.IN1
riscv_wmask[1] => Selector2.IN1
riscv_wmask[2] => WideOr0.IN2
riscv_wmask[2] => Selector1.IN1
riscv_wmask[3] => WideOr0.IN3
riscv_wmask[3] => Selector0.IN1
riscv_rstrb => always2.IN1
riscv_rstrb => always2.IN1
riscv_rdata[0] <= riscv_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[1] <= riscv_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[2] <= riscv_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[3] <= riscv_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[4] <= riscv_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[5] <= riscv_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[6] <= riscv_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[7] <= riscv_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[8] <= riscv_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[9] <= riscv_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[10] <= riscv_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[11] <= riscv_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[12] <= riscv_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[13] <= riscv_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[14] <= riscv_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[15] <= riscv_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[16] <= riscv_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[17] <= riscv_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[18] <= riscv_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[19] <= riscv_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[20] <= riscv_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[21] <= riscv_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[22] <= riscv_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[23] <= riscv_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[24] <= riscv_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[25] <= riscv_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[26] <= riscv_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[27] <= riscv_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[28] <= riscv_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[29] <= riscv_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[30] <= riscv_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
riscv_rdata[31] <= riscv_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
riscv_rbusy <= riscv_rbusy.DB_MAX_OUTPUT_PORT_TYPE
riscv_wbusy <= riscv_wbusy.DB_MAX_OUTPUT_PORT_TYPE
ram_addr[0] <= riscv_addr[2].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[1] <= riscv_addr[3].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[2] <= riscv_addr[4].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[3] <= riscv_addr[5].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[4] <= riscv_addr[6].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[5] <= riscv_addr[7].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[6] <= riscv_addr[8].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[7] <= riscv_addr[9].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[8] <= riscv_addr[10].DB_MAX_OUTPUT_PORT_TYPE
ram_addr[9] <= riscv_addr[11].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[0] <= riscv_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[1] <= riscv_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[2] <= riscv_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[3] <= riscv_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[4] <= riscv_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[5] <= riscv_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[6] <= riscv_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[7] <= riscv_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[8] <= riscv_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[9] <= riscv_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[10] <= riscv_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[11] <= riscv_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[12] <= riscv_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[13] <= riscv_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[14] <= riscv_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[15] <= riscv_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[16] <= riscv_wdata[16].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[17] <= riscv_wdata[17].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[18] <= riscv_wdata[18].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[19] <= riscv_wdata[19].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[20] <= riscv_wdata[20].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[21] <= riscv_wdata[21].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[22] <= riscv_wdata[22].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[23] <= riscv_wdata[23].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[24] <= riscv_wdata[24].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[25] <= riscv_wdata[25].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[26] <= riscv_wdata[26].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[27] <= riscv_wdata[27].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[28] <= riscv_wdata[28].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[29] <= riscv_wdata[29].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[30] <= riscv_wdata[30].DB_MAX_OUTPUT_PORT_TYPE
ram_wdata[31] <= riscv_wdata[31].DB_MAX_OUTPUT_PORT_TYPE
ram_wen <= ram_wen.DB_MAX_OUTPUT_PORT_TYPE
ram_rden <= ram_rden.DB_MAX_OUTPUT_PORT_TYPE
ram_byteena[0] <= ram_byteena[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_byteena[1] <= ram_byteena[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_byteena[2] <= ram_byteena[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_byteena[3] <= ram_byteena[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rdata[0] => riscv_rdata[0].DATAIN
ram_rdata[1] => riscv_rdata[1].DATAIN
ram_rdata[2] => riscv_rdata[2].DATAIN
ram_rdata[3] => riscv_rdata[3].DATAIN
ram_rdata[4] => riscv_rdata[4].DATAIN
ram_rdata[5] => riscv_rdata[5].DATAIN
ram_rdata[6] => riscv_rdata[6].DATAIN
ram_rdata[7] => riscv_rdata[7].DATAIN
ram_rdata[8] => riscv_rdata[8].DATAIN
ram_rdata[9] => riscv_rdata[9].DATAIN
ram_rdata[10] => riscv_rdata[10].DATAIN
ram_rdata[11] => riscv_rdata[11].DATAIN
ram_rdata[12] => riscv_rdata[12].DATAIN
ram_rdata[13] => riscv_rdata[13].DATAIN
ram_rdata[14] => riscv_rdata[14].DATAIN
ram_rdata[15] => riscv_rdata[15].DATAIN
ram_rdata[16] => riscv_rdata[16].DATAIN
ram_rdata[17] => riscv_rdata[17].DATAIN
ram_rdata[18] => riscv_rdata[18].DATAIN
ram_rdata[19] => riscv_rdata[19].DATAIN
ram_rdata[20] => riscv_rdata[20].DATAIN
ram_rdata[21] => riscv_rdata[21].DATAIN
ram_rdata[22] => riscv_rdata[22].DATAIN
ram_rdata[23] => riscv_rdata[23].DATAIN
ram_rdata[24] => riscv_rdata[24].DATAIN
ram_rdata[25] => riscv_rdata[25].DATAIN
ram_rdata[26] => riscv_rdata[26].DATAIN
ram_rdata[27] => riscv_rdata[27].DATAIN
ram_rdata[28] => riscv_rdata[28].DATAIN
ram_rdata[29] => riscv_rdata[29].DATAIN
ram_rdata[30] => riscv_rdata[30].DATAIN
ram_rdata[31] => riscv_rdata[31].DATAIN
oe => riscv_wbusy.OE
oe => riscv_rbusy.OE
oe => riscv_rdata[0].OE
oe => riscv_rdata[1].OE
oe => riscv_rdata[2].OE
oe => riscv_rdata[3].OE
oe => riscv_rdata[4].OE
oe => riscv_rdata[5].OE
oe => riscv_rdata[6].OE
oe => riscv_rdata[7].OE
oe => riscv_rdata[8].OE
oe => riscv_rdata[9].OE
oe => riscv_rdata[10].OE
oe => riscv_rdata[11].OE
oe => riscv_rdata[12].OE
oe => riscv_rdata[13].OE
oe => riscv_rdata[14].OE
oe => riscv_rdata[15].OE
oe => riscv_rdata[16].OE
oe => riscv_rdata[17].OE
oe => riscv_rdata[18].OE
oe => riscv_rdata[19].OE
oe => riscv_rdata[20].OE
oe => riscv_rdata[21].OE
oe => riscv_rdata[22].OE
oe => riscv_rdata[23].OE
oe => riscv_rdata[24].OE
oe => riscv_rdata[25].OE
oe => riscv_rdata[26].OE
oe => riscv_rdata[27].OE
oe => riscv_rdata[28].OE
oe => riscv_rdata[29].OE
oe => riscv_rdata[30].OE
oe => riscv_rdata[31].OE
oe => ram_rden.OUTPUTSELECT
oe => ram_wen.OUTPUTSELECT


|SoC|IO_controller:IO_Control
clk => GPIO[0]~reg0.CLK
clk => GPIO[1]~reg0.CLK
clk => GPIO[2]~reg0.CLK
clk => GPIO[3]~reg0.CLK
clk => GPIO[4]~reg0.CLK
clk => GPIO[5]~reg0.CLK
clk => GPIO[6]~reg0.CLK
clk => GPIO[7]~reg0.CLK
clk => GPIO[8]~reg0.CLK
clk => GPIO[9]~reg0.CLK
clk => GPIO[10]~reg0.CLK
clk => GPIO[11]~reg0.CLK
clk => GPIO[12]~reg0.CLK
clk => GPIO[13]~reg0.CLK
clk => GPIO[14]~reg0.CLK
clk => GPIO[15]~reg0.CLK
clk => GPIO[16]~reg0.CLK
clk => GPIO[17]~reg0.CLK
clk => GPIO[18]~reg0.CLK
clk => GPIO[19]~reg0.CLK
clk => GPIO[20]~reg0.CLK
clk => GPIO[21]~reg0.CLK
clk => GPIO[22]~reg0.CLK
clk => GPIO[23]~reg0.CLK
clk => GPIO[24]~reg0.CLK
clk => GPIO[25]~reg0.CLK
clk => GPIO[26]~reg0.CLK
clk => GPIO[27]~reg0.CLK
clk => GPIO[28]~reg0.CLK
clk => GPIO[29]~reg0.CLK
clk => GPIO[30]~reg0.CLK
clk => GPIO[31]~reg0.CLK
reset_n => GPIO[0]~reg0.ACLR
reset_n => GPIO[1]~reg0.ACLR
reset_n => GPIO[2]~reg0.ACLR
reset_n => GPIO[3]~reg0.ACLR
reset_n => GPIO[4]~reg0.ACLR
reset_n => GPIO[5]~reg0.ACLR
reset_n => GPIO[6]~reg0.ACLR
reset_n => GPIO[7]~reg0.ACLR
reset_n => GPIO[8]~reg0.ACLR
reset_n => GPIO[9]~reg0.ACLR
reset_n => GPIO[10]~reg0.ACLR
reset_n => GPIO[11]~reg0.ACLR
reset_n => GPIO[12]~reg0.ACLR
reset_n => GPIO[13]~reg0.ACLR
reset_n => GPIO[14]~reg0.ACLR
reset_n => GPIO[15]~reg0.ACLR
reset_n => GPIO[16]~reg0.ACLR
reset_n => GPIO[17]~reg0.ACLR
reset_n => GPIO[18]~reg0.ACLR
reset_n => GPIO[19]~reg0.ACLR
reset_n => GPIO[20]~reg0.ACLR
reset_n => GPIO[21]~reg0.ACLR
reset_n => GPIO[22]~reg0.ACLR
reset_n => GPIO[23]~reg0.ACLR
reset_n => GPIO[24]~reg0.ACLR
reset_n => GPIO[25]~reg0.ACLR
reset_n => GPIO[26]~reg0.ACLR
reset_n => GPIO[27]~reg0.ACLR
reset_n => GPIO[28]~reg0.ACLR
reset_n => GPIO[29]~reg0.ACLR
reset_n => GPIO[30]~reg0.ACLR
reset_n => GPIO[31]~reg0.ACLR
riscv_addr[0] => Equal0.IN31
riscv_addr[1] => Equal0.IN30
riscv_addr[2] => Equal0.IN9
riscv_addr[3] => Equal0.IN8
riscv_addr[4] => Equal0.IN7
riscv_addr[5] => Equal0.IN6
riscv_addr[6] => Equal0.IN5
riscv_addr[7] => Equal0.IN4
riscv_addr[8] => Equal0.IN3
riscv_addr[9] => Equal0.IN2
riscv_addr[10] => Equal0.IN1
riscv_addr[11] => Equal0.IN0
riscv_addr[12] => Equal0.IN29
riscv_addr[13] => Equal0.IN28
riscv_addr[14] => Equal0.IN27
riscv_addr[15] => Equal0.IN26
riscv_addr[16] => Equal0.IN25
riscv_addr[17] => Equal0.IN24
riscv_addr[18] => Equal0.IN23
riscv_addr[19] => Equal0.IN22
riscv_addr[20] => Equal0.IN21
riscv_addr[21] => Equal0.IN20
riscv_addr[22] => Equal0.IN19
riscv_addr[23] => Equal0.IN18
riscv_addr[24] => Equal0.IN17
riscv_addr[25] => Equal0.IN16
riscv_addr[26] => Equal0.IN15
riscv_addr[27] => Equal0.IN14
riscv_addr[28] => Equal0.IN13
riscv_addr[29] => Equal0.IN12
riscv_addr[30] => Equal0.IN11
riscv_addr[31] => Equal0.IN10
riscv_wdata[0] => GPIO.DATAB
riscv_wdata[1] => GPIO.DATAB
riscv_wdata[2] => GPIO.DATAB
riscv_wdata[3] => GPIO.DATAB
riscv_wdata[4] => GPIO.DATAB
riscv_wdata[5] => GPIO.DATAB
riscv_wdata[6] => GPIO.DATAB
riscv_wdata[7] => GPIO.DATAB
riscv_wdata[8] => GPIO.DATAB
riscv_wdata[9] => GPIO.DATAB
riscv_wdata[10] => GPIO.DATAB
riscv_wdata[11] => GPIO.DATAB
riscv_wdata[12] => GPIO.DATAB
riscv_wdata[13] => GPIO.DATAB
riscv_wdata[14] => GPIO.DATAB
riscv_wdata[15] => GPIO.DATAB
riscv_wdata[16] => GPIO.DATAB
riscv_wdata[17] => GPIO.DATAB
riscv_wdata[18] => GPIO.DATAB
riscv_wdata[19] => GPIO.DATAB
riscv_wdata[20] => GPIO.DATAB
riscv_wdata[21] => GPIO.DATAB
riscv_wdata[22] => GPIO.DATAB
riscv_wdata[23] => GPIO.DATAB
riscv_wdata[24] => GPIO.DATAB
riscv_wdata[25] => GPIO.DATAB
riscv_wdata[26] => GPIO.DATAB
riscv_wdata[27] => GPIO.DATAB
riscv_wdata[28] => GPIO.DATAB
riscv_wdata[29] => GPIO.DATAB
riscv_wdata[30] => GPIO.DATAB
riscv_wdata[31] => GPIO.DATAB
riscv_wmask[0] => GPIO.OUTPUTSELECT
riscv_wmask[0] => GPIO.OUTPUTSELECT
riscv_wmask[0] => GPIO.OUTPUTSELECT
riscv_wmask[0] => GPIO.OUTPUTSELECT
riscv_wmask[0] => GPIO.OUTPUTSELECT
riscv_wmask[0] => GPIO.OUTPUTSELECT
riscv_wmask[0] => GPIO.OUTPUTSELECT
riscv_wmask[0] => GPIO.OUTPUTSELECT
riscv_wmask[1] => GPIO.OUTPUTSELECT
riscv_wmask[1] => GPIO.OUTPUTSELECT
riscv_wmask[1] => GPIO.OUTPUTSELECT
riscv_wmask[1] => GPIO.OUTPUTSELECT
riscv_wmask[1] => GPIO.OUTPUTSELECT
riscv_wmask[1] => GPIO.OUTPUTSELECT
riscv_wmask[1] => GPIO.OUTPUTSELECT
riscv_wmask[1] => GPIO.OUTPUTSELECT
riscv_wmask[2] => GPIO.OUTPUTSELECT
riscv_wmask[2] => GPIO.OUTPUTSELECT
riscv_wmask[2] => GPIO.OUTPUTSELECT
riscv_wmask[2] => GPIO.OUTPUTSELECT
riscv_wmask[2] => GPIO.OUTPUTSELECT
riscv_wmask[2] => GPIO.OUTPUTSELECT
riscv_wmask[2] => GPIO.OUTPUTSELECT
riscv_wmask[2] => GPIO.OUTPUTSELECT
riscv_wmask[3] => GPIO.OUTPUTSELECT
riscv_wmask[3] => GPIO.OUTPUTSELECT
riscv_wmask[3] => GPIO.OUTPUTSELECT
riscv_wmask[3] => GPIO.OUTPUTSELECT
riscv_wmask[3] => GPIO.OUTPUTSELECT
riscv_wmask[3] => GPIO.OUTPUTSELECT
riscv_wmask[3] => GPIO.OUTPUTSELECT
riscv_wmask[3] => GPIO.OUTPUTSELECT
riscv_rstrb => ~NO_FANOUT~
GPIO[0] <= GPIO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[1] <= GPIO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[2] <= GPIO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[3] <= GPIO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[4] <= GPIO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[5] <= GPIO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[6] <= GPIO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[7] <= GPIO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[8] <= GPIO[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[9] <= GPIO[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[10] <= GPIO[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[11] <= GPIO[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[12] <= GPIO[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[13] <= GPIO[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[14] <= GPIO[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[15] <= GPIO[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[16] <= GPIO[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[17] <= GPIO[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[18] <= GPIO[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[19] <= GPIO[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[20] <= GPIO[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[21] <= GPIO[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[22] <= GPIO[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[23] <= GPIO[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[24] <= GPIO[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[25] <= GPIO[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[26] <= GPIO[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[27] <= GPIO[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[28] <= GPIO[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[29] <= GPIO[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[30] <= GPIO[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO[31] <= GPIO[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


