Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Oct  5 22:02:34 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-437751291.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.339        0.000                      0                 6177        0.022        0.000                      0                 6176        3.000        0.000                       0                  1939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  crg_pll_fb   {0.000 5.000}      10.000          100.000         
  crg_pll_sys  {0.000 5.000}      10.000          100.000         
sys_clk        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                           3.000        0.000                       0                     1  
  crg_pll_fb                                                                                                                                                     8.751        0.000                       0                     2  
  crg_pll_sys                                                                                                                                                    7.845        0.000                       0                     2  
sys_clk              1.339        0.000                      0                 6176        0.022        0.000                      0                 6176        3.750        0.000                       0                  1934  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              sys_clk             2.333        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_sys
  To Clock:  crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.552ns (18.707%)  route 6.744ns (81.293%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.978     9.849    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.450    11.450    lm32_cpu/mc_arithmetic/out
    SLICE_X49Y42         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[24]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X49Y42         FDRE (Setup_fdre_C_CE)      -0.205    11.189    lm32_cpu/mc_arithmetic/a_reg[24]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.552ns (18.707%)  route 6.744ns (81.293%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.978     9.849    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.450    11.450    lm32_cpu/mc_arithmetic/out
    SLICE_X49Y42         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[25]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X49Y42         FDRE (Setup_fdre_C_CE)      -0.205    11.189    lm32_cpu/mc_arithmetic/a_reg[25]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.552ns (18.707%)  route 6.744ns (81.293%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          0.978     9.849    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.450    11.450    lm32_cpu/mc_arithmetic/out
    SLICE_X49Y42         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[28]/C
                         clock pessimism              0.000    11.450    
                         clock uncertainty           -0.057    11.394    
    SLICE_X49Y42         FDRE (Setup_fdre_C_CE)      -0.205    11.189    lm32_cpu/mc_arithmetic/a_reg[28]
  -------------------------------------------------------------------
                         required time                         11.189    
                         arrival time                          -9.849    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 1.552ns (18.571%)  route 6.805ns (81.429%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.038     9.910    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.516    11.516    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[28]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    11.255    lm32_cpu/mc_arithmetic/p_reg[28]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 1.552ns (18.571%)  route 6.805ns (81.429%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.038     9.910    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.516    11.516    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[29]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    11.255    lm32_cpu/mc_arithmetic/p_reg[29]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 1.552ns (18.571%)  route 6.805ns (81.429%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.038     9.910    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.516    11.516    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y38         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[30]/C
                         clock pessimism              0.000    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X63Y38         FDRE (Setup_fdre_C_CE)      -0.205    11.255    lm32_cpu/mc_arithmetic/p_reg[30]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 1.552ns (18.593%)  route 6.795ns (81.407%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.029     9.900    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.511    11.511    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[4]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.057    11.455    
    SLICE_X63Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.250    lm32_cpu/mc_arithmetic/p_reg[4]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 1.552ns (18.593%)  route 6.795ns (81.407%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.029     9.900    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.511    11.511    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[5]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.057    11.455    
    SLICE_X63Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.250    lm32_cpu/mc_arithmetic/p_reg[5]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 1.552ns (18.593%)  route 6.795ns (81.407%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.029     9.900    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.511    11.511    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[6]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.057    11.455    
    SLICE_X63Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.250    lm32_cpu/mc_arithmetic/p_reg[6]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 basesoc_uart_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/p_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 1.552ns (18.593%)  route 6.795ns (81.407%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        1.553     1.553    sys_clk
    SLICE_X36Y54         FDRE                                         r  basesoc_uart_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     2.009 f  basesoc_uart_storage_full_reg[0]/Q
                         net (fo=4, routed)           0.672     2.681    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/basesoc_uart_storage_full_reg[0]
    SLICE_X36Y54         LUT4 (Prop_lut4_I1_O)        0.124     2.805 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_5/O
                         net (fo=1, routed)           0.768     3.573    lm32_cpu/interrupt_unit/basesoc_lm32_interrupt[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.697 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=4, routed)           0.864     4.561    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124     4.685 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=187, routed)         0.627     5.312    lm32_cpu/mc_arithmetic/branch_flushX_m0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.124     5.436 r  lm32_cpu/mc_arithmetic/pc_x[31]_i_2/O
                         net (fo=255, routed)         0.867     6.303    lm32_cpu/load_store_unit/dcache/state_reg[0]_0
    SLICE_X39Y30         LUT4 (Prop_lut4_I3_O)        0.150     6.453 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.702     7.155    lm32_cpu/load_store_unit/dcache/b[31]_i_8_n_0
    SLICE_X39Y30         LUT5 (Prop_lut5_I0_O)        0.326     7.481 r  lm32_cpu/load_store_unit/dcache/mem_reg_i_12/O
                         net (fo=156, routed)         1.267     8.748    lm32_cpu/mc_arithmetic/load_x_reg
    SLICE_X54Y35         LUT3 (Prop_lut3_I1_O)        0.124     8.872 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.029     9.900    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0
    SLICE_X63Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1935, routed)        1.511    11.511    lm32_cpu/mc_arithmetic/out
    SLICE_X63Y32         FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[7]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.057    11.455    
    SLICE_X63Y32         FDRE (Setup_fdre_C_CE)      -0.205    11.250    lm32_cpu/mc_arithmetic/p_reg[7]
  -------------------------------------------------------------------
                         required time                         11.250    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  1.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 interface0_bank_bus_dat_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_bus_wishbone_dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.505%)  route 0.168ns (44.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.561     0.561    sys_clk
    SLICE_X42Y54         FDRE                                         r  interface0_bank_bus_dat_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  interface0_bank_bus_dat_r_reg[7]/Q
                         net (fo=1, routed)           0.168     0.892    interface0_bank_bus_dat_r_reg_n_0_[7]
    SLICE_X35Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.937 r  basesoc_bus_wishbone_dat_r[7]_i_1/O
                         net (fo=1, routed)           0.000     0.937    basesoc_bus_wishbone_dat_r[7]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.828     0.828    sys_clk
    SLICE_X35Y55         FDRE                                         r  basesoc_bus_wishbone_dat_r_reg[7]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.092     0.915    basesoc_bus_wishbone_dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X43Y57         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.830     0.830    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X43Y57         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.830     0.830    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X43Y57         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.830     0.830    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X43Y57         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.830     0.830    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X43Y57         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.830     0.830    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X43Y57         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.830     0.830    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y57         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X43Y57         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y57         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.830     0.830    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y57         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.370%)  route 0.217ns (60.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.560     0.560    sys_clk
    SLICE_X43Y57         FDRE                                         r  basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.918    storage_reg_0_15_0_5/ADDRD0
    SLICE_X42Y57         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.830     0.830    storage_reg_0_15_0_5/WCLK
    SLICE_X42Y57         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y57         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.883    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 basesoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.558     0.558    sys_clk
    SLICE_X35Y60         FDRE                                         r  basesoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  basesoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.917    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X34Y60         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1935, routed)        0.826     0.826    storage_1_reg_0_15_0_5/WCLK
    SLICE_X34Y60         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.571    
    SLICE_X34Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y40  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y36  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl_rst_meta
    SLICE_X30Y47         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1935, routed)        0.564     2.564    sys_clk
    SLICE_X30Y47         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.564    
                         clock uncertainty           -0.129     2.434    
    SLICE_X30Y47         FDPE (Setup_fdpe_C_D)       -0.035     2.399    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.399    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.333    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input            | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port             | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk   | serial_rx        | FDRE    | -     |     3.140 (r) | SLOW    |    -0.683 (r) | FAST    |          |
sys_clk   | spiflash_1x_miso | FDRE    | -     |     2.438 (r) | SLOW    |    -0.200 (r) | FAST    |          |
sys_clk   | user_btn         | FDPE    | -     |     3.853 (r) | SLOW    |    -0.949 (r) | FAST    |          |
----------+------------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output           | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port             | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk   | serial_tx        | FDSE   | -     |      9.602 (r) | SLOW    |      3.145 (r) | FAST    |          |
sys_clk   | spiflash_1x_cs_n | FDRE   | -     |      9.617 (r) | SLOW    |      2.879 (r) | FAST    |          |
sys_clk   | spiflash_1x_mosi | FDRE   | -     |      9.407 (r) | SLOW    |      2.878 (r) | FAST    |          |
----------+------------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk | sys_clk     |         8.661 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



