
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Implementation : LEDtest

# Written on Sun Jan 24 17:22:23 2021

##### DESIGN INFO #######################################################

Top View:                "topcount"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                        Ending                          |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |     1.938            |     No paths         |     No paths         |     No paths                         
System                          my_pll|CLKOK_inferred_clock     |     3.696            |     No paths         |     No paths         |     No paths                         
System                          topcount|direction              |     1000.000         |     No paths         |     No paths         |     No paths                         
System                          topcount|clk                    |     1.198            |     No paths         |     No paths         |     No paths                         
my_pll|CLKOK_inferred_clock     my_pll|CLKOK_inferred_clock     |     3.696            |     No paths         |     No paths         |     No paths                         
topcount|direction              System                          |     1000.000         |     No paths         |     No paths         |     No paths                         
topcount|clk                    topcount|clk                    |     1.198            |     No paths         |     No paths         |     No paths                         
===========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LOCK
p:count2t[0]
p:count2t[1]
p:count2t[2]
p:count2t[3]
p:count3t[0]
p:count3t[1]
p:count3t[2]
p:count3t[3]
p:count3t[4]
p:count3t[5]
p:count3t[6]
p:count3t[7]
p:reset
p:seg_1
p:seg_2
p:seg_3
p:seg_4
p:seg_5
p:seg_6
p:seg_7
p:seg_8
p:seg_9
p:seg_10
p:seg_11
p:seg_12
p:seg_13
p:seg_14
p:seg_15
p:seg_16


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
