m255
K3
13
cModel Technology
Z0 dD:\VHDL_NOVO\user_HW_Copia1\hw\aaaaa\NIOS-IV\SimpleNiosII\software\teste_NIOS_IV_1\obj\default\runtime\sim\mentor
vUsPbMST27O2JnpsvjsR44Yrkb6l5XBNdwqUuHnRoqsg=
Z1 !s100 19ffK]QVZo3Rik1L4c_2n3
Z2 I]>g;mJfGi6M<QI9Ek6cbi0
Z3 VBWWT<i0A@QcN4KE]hBS<V0
xsip
d.
Z4 Fnofile
L0 38
Z5 OV;L;10.1d;51
r1
31
Z6 !s90 -reportprogress|300|D:/VHDL_NOVO/user_HW_Copia1/hw/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_reset_controller.v|-work|rst_controller|
Z7 o-work rst_controller -O0
Z8 nf2f26c2
!i10b 0
!i8a 246442752
!s85 0
Z9 !s108 1600350795.329000
Z10 !s107 D:/VHDL_NOVO/user_HW_Copia1/hw/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_reset_controller.v|
!s101 -O0
vMMX/JkmadnedO8cJ87/M/NTwolmtShNkhdQcoMK607s=
!i10b 0
Z11 !s100 Z15J1[]SkCT7C]ABNjIk?2
Z12 I1:2Q;P5Ia^Xzg[z0`L;@60
Z13 V3CjoOZCIEdzCJgPn8]D7`2
xsip
!i8a 44586176
d.
R4
L0 38
R5
r1
!s85 0
31
!s108 1600350796.334000
!s107 D:/VHDL_NOVO/user_HW_Copia1/hw/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|
Z14 !s90 -reportprogress|300|D:/VHDL_NOVO/user_HW_Copia1/hw/aaaaa/NIOS-IV/SimpleNiosII/HostSystem/testbench/HostSystem_tb/simulation/submodules/mentor/altera_reset_synchronizer.v|-work|rst_controller|
!s101 -O0
R7
Z15 n15f2da2
