<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-imx35.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-imx35.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2012 Sascha Hauer, Pengutronix &lt;s.hauer@pengutronix.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cp">#include &quot;crmregs-imx3.h&quot;</span>
<span class="cp">#include &quot;clk.h&quot;</span>

<span class="k">struct</span> <span class="n">arm_ahb_div</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">arm</span><span class="p">,</span> <span class="n">ahb</span><span class="p">,</span> <span class="n">sel</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">arm_ahb_div</span> <span class="n">clk_consumer</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">1</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">arm</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">ahb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">char</span> <span class="n">hsp_div_532</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>
<span class="k">static</span> <span class="kt">char</span> <span class="n">hsp_div_400</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">std_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="s">&quot;ppll&quot;</span><span class="p">,</span> <span class="s">&quot;arm&quot;</span><span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ipg_per_sel</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="s">&quot;ahb_per_div&quot;</span><span class="p">,</span> <span class="s">&quot;arm_per_div&quot;</span><span class="p">};</span>

<span class="k">enum</span> <span class="n">mx35_clks</span> <span class="p">{</span>
	<span class="n">ckih</span><span class="p">,</span> <span class="n">mpll</span><span class="p">,</span> <span class="n">ppll</span><span class="p">,</span> <span class="n">mpll_075</span><span class="p">,</span> <span class="n">arm</span><span class="p">,</span> <span class="n">hsp</span><span class="p">,</span> <span class="n">hsp_div</span><span class="p">,</span> <span class="n">hsp_sel</span><span class="p">,</span> <span class="n">ahb</span><span class="p">,</span> <span class="n">ipg</span><span class="p">,</span>
	<span class="n">arm_per_div</span><span class="p">,</span> <span class="n">ahb_per_div</span><span class="p">,</span> <span class="n">ipg_per</span><span class="p">,</span> <span class="n">uart_sel</span><span class="p">,</span> <span class="n">uart_div</span><span class="p">,</span> <span class="n">esdhc_sel</span><span class="p">,</span>
	<span class="n">esdhc1_div</span><span class="p">,</span> <span class="n">esdhc2_div</span><span class="p">,</span> <span class="n">esdhc3_div</span><span class="p">,</span> <span class="n">spdif_sel</span><span class="p">,</span> <span class="n">spdif_div_pre</span><span class="p">,</span>
	<span class="n">spdif_div_post</span><span class="p">,</span> <span class="n">ssi_sel</span><span class="p">,</span> <span class="n">ssi1_div_pre</span><span class="p">,</span> <span class="n">ssi1_div_post</span><span class="p">,</span> <span class="n">ssi2_div_pre</span><span class="p">,</span>
	<span class="n">ssi2_div_post</span><span class="p">,</span> <span class="n">usb_sel</span><span class="p">,</span> <span class="n">usb_div</span><span class="p">,</span> <span class="n">nfc_div</span><span class="p">,</span> <span class="n">asrc_gate</span><span class="p">,</span> <span class="n">pata_gate</span><span class="p">,</span>
	<span class="n">audmux_gate</span><span class="p">,</span> <span class="n">can1_gate</span><span class="p">,</span> <span class="n">can2_gate</span><span class="p">,</span> <span class="n">cspi1_gate</span><span class="p">,</span> <span class="n">cspi2_gate</span><span class="p">,</span> <span class="n">ect_gate</span><span class="p">,</span>
	<span class="n">edio_gate</span><span class="p">,</span> <span class="n">emi_gate</span><span class="p">,</span> <span class="n">epit1_gate</span><span class="p">,</span> <span class="n">epit2_gate</span><span class="p">,</span> <span class="n">esai_gate</span><span class="p">,</span> <span class="n">esdhc1_gate</span><span class="p">,</span>
	<span class="n">esdhc2_gate</span><span class="p">,</span> <span class="n">esdhc3_gate</span><span class="p">,</span> <span class="n">fec_gate</span><span class="p">,</span> <span class="n">gpio1_gate</span><span class="p">,</span> <span class="n">gpio2_gate</span><span class="p">,</span> <span class="n">gpio3_gate</span><span class="p">,</span>
	<span class="n">gpt_gate</span><span class="p">,</span> <span class="n">i2c1_gate</span><span class="p">,</span> <span class="n">i2c2_gate</span><span class="p">,</span> <span class="n">i2c3_gate</span><span class="p">,</span> <span class="n">iomuxc_gate</span><span class="p">,</span> <span class="n">ipu_gate</span><span class="p">,</span>
	<span class="n">kpp_gate</span><span class="p">,</span> <span class="n">mlb_gate</span><span class="p">,</span> <span class="n">mshc_gate</span><span class="p">,</span> <span class="n">owire_gate</span><span class="p">,</span> <span class="n">pwm_gate</span><span class="p">,</span> <span class="n">rngc_gate</span><span class="p">,</span>
	<span class="n">rtc_gate</span><span class="p">,</span> <span class="n">rtic_gate</span><span class="p">,</span> <span class="n">scc_gate</span><span class="p">,</span> <span class="n">sdma_gate</span><span class="p">,</span> <span class="n">spba_gate</span><span class="p">,</span> <span class="n">spdif_gate</span><span class="p">,</span>
	<span class="n">ssi1_gate</span><span class="p">,</span> <span class="n">ssi2_gate</span><span class="p">,</span> <span class="n">uart1_gate</span><span class="p">,</span> <span class="n">uart2_gate</span><span class="p">,</span> <span class="n">uart3_gate</span><span class="p">,</span> <span class="n">usbotg_gate</span><span class="p">,</span>
	<span class="n">wdog_gate</span><span class="p">,</span> <span class="n">max_gate</span><span class="p">,</span> <span class="n">admux_gate</span><span class="p">,</span> <span class="n">csi_gate</span><span class="p">,</span> <span class="n">iim_gate</span><span class="p">,</span> <span class="n">gpu2d_gate</span><span class="p">,</span>
	<span class="n">clk_max</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">[</span><span class="n">clk_max</span><span class="p">];</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx35_clocks_init</span><span class="p">()</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_CCM_BASE_ADDR</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">pdr0</span><span class="p">,</span> <span class="n">consumer_sel</span><span class="p">,</span> <span class="n">hsp_sel</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">arm_ahb_div</span> <span class="o">*</span><span class="n">aad</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">hsp_div</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pdr0</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">);</span>
	<span class="n">consumer_sel</span> <span class="o">=</span> <span class="p">(</span><span class="n">pdr0</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="n">aad</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_consumer</span><span class="p">[</span><span class="n">consumer_sel</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">aad</span><span class="o">-&gt;</span><span class="n">arm</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX35 clk: illegal consumer mux selection 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">consumer_sel</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * We are basically stuck. Continue with a default entry and hope we</span>
<span class="cm">		 * get far enough to actually show the above message</span>
<span class="cm">		 */</span>
		<span class="n">aad</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_consumer</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="p">}</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">ckih</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="mi">24000000</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mpll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_MPCTL</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ppll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;ppll&quot;</span><span class="p">,</span> <span class="s">&quot;ckih&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PPCTL</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">mpll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;mpll_075&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">aad</span><span class="o">-&gt;</span><span class="n">sel</span><span class="p">)</span>
		<span class="n">clk</span><span class="p">[</span><span class="n">arm</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="s">&quot;mpll_075&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">aad</span><span class="o">-&gt;</span><span class="n">arm</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">clk</span><span class="p">[</span><span class="n">arm</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">aad</span><span class="o">-&gt;</span><span class="n">arm</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">arm</span><span class="p">])</span> <span class="o">&gt;</span> <span class="mi">400000000</span><span class="p">)</span>
		<span class="n">hsp_div</span> <span class="o">=</span> <span class="n">hsp_div_532</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">hsp_div</span> <span class="o">=</span> <span class="n">hsp_div_400</span><span class="p">;</span>

	<span class="n">hsp_sel</span> <span class="o">=</span> <span class="p">(</span><span class="n">pdr0</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hsp_div</span><span class="p">[</span><span class="n">hsp_sel</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX35 clk: illegal hsp clk selection 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hsp_sel</span><span class="p">);</span>
		<span class="n">hsp_sel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">hsp</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;hsp&quot;</span><span class="p">,</span> <span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">hsp_div</span><span class="p">[</span><span class="n">hsp_sel</span><span class="p">]);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">aad</span><span class="o">-&gt;</span><span class="n">ahb</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">arm_per_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;arm_per_div&quot;</span><span class="p">,</span> <span class="s">&quot;arm&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR4</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ahb_per_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ahb_per_div&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipg_per</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ipg_per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MXC_CCM_PDR0</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">ipg_per_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ipg_per_sel</span><span class="p">));</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">uart_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;uart_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR3</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">std_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">std_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;uart_div&quot;</span><span class="p">,</span> <span class="s">&quot;uart_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR4</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;esdhc_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR4</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">std_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">std_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esdhc1_div&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR3</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esdhc2_div&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR3</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;esdhc3_div&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR3</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">spdif_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;spdif_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR3</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">std_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">std_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spdif_div_pre</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;spdif_div_pre&quot;</span><span class="p">,</span> <span class="s">&quot;spdif_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR3</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span> <span class="cm">/* divide by 1 not allowed */</span> 
	<span class="n">clk</span><span class="p">[</span><span class="n">spdif_div_post</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;spdif_div_post&quot;</span><span class="p">,</span> <span class="s">&quot;spdif_div_pre&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR3</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">ssi_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;ssi_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR2</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">std_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">std_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_div_pre</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi1_div_pre&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR2</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_div_post</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi1_div_post&quot;</span><span class="p">,</span> <span class="s">&quot;ssi1_div_pre&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_div_pre</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi2_div_pre&quot;</span><span class="p">,</span> <span class="s">&quot;ssi_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR2</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_div_post</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;ssi2_div_post&quot;</span><span class="p">,</span> <span class="s">&quot;ssi2_div_pre&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR2</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">usb_sel</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;usb_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR4</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">std_sel</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">std_sel</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;usb_div&quot;</span><span class="p">,</span> <span class="s">&quot;usb_sel&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR4</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">6</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">nfc_div</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;nfc_div&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_PDR4</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">asrc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;asrc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pata_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pata_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span>  <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">audmux_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;audmux_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span>  <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;can1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">can2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;can2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span>  <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;cspi1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">cspi2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;cspi2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ect_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ect_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">edio_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;edio_gate&quot;</span><span class="p">,</span>   <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">emi_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;emi_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">epit1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;epit1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">epit2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;epit2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esai_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esai_gate&quot;</span><span class="p">,</span>   <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc1_div&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc2_div&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;esdhc3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;esdhc3_div&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR0</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">fec_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;fec_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpio1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpio1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span>  <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpio2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpio2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span>  <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpio3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpio3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpt_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpt_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span>  <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">i2c3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;i2c3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">iomuxc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;iomuxc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ipu_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hsp&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">kpp_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;kpp_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mlb_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mlb_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mshc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;mshc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">owire_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;owire_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">pwm_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;pwm_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg_per&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">rngc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;rngc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR1</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">rtc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;rtc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">rtic_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;rtic_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span>  <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">scc_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;scc_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span>  <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">sdma_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;sdma_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span>  <span class="mi">6</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spba_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;spba_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span>  <span class="mi">8</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spdif_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;spdif_gate&quot;</span><span class="p">,</span> <span class="s">&quot;spdif_div_post&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ssi1_div_post&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">ssi2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;ssi2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ssi2_div_post&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">14</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart1_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart1_gate&quot;</span><span class="p">,</span> <span class="s">&quot;uart_div&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart2_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart2_gate&quot;</span><span class="p">,</span> <span class="s">&quot;uart_div&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">18</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">uart3_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;uart3_gate&quot;</span><span class="p">,</span> <span class="s">&quot;uart_div&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">20</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usbotg_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;usbotg_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">wdog_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;wdog_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">max_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;max_gate&quot;</span><span class="p">,</span> <span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">26</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">admux_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;admux_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR2</span><span class="p">,</span> <span class="mi">30</span><span class="p">);</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">csi_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;csi_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR3</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;iim_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR3</span><span class="p">,</span>  <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">gpu2d_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate2</span><span class="p">(</span><span class="s">&quot;gpu2d_gate&quot;</span><span class="p">,</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">MX35_CCM_CGR3</span><span class="p">,</span>  <span class="mi">4</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;i.MX35 clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>


	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">pata_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pata_imx&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">can1_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;flexcan.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">can2_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;flexcan.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi1_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx35-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi1_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx35-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi2_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx35-cspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">cspi2_gate</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx35-cspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">epit1_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-epit.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">epit2_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-epit.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc1_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc2_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">esdhc3_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ahb</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci-esdhc-imx35.2&quot;</span><span class="p">);</span>
	<span class="cm">/* i.mx35 has the i.mx27 type fec */</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">fec_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx27-fec.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpt_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c1_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c2_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i2c3_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ipu-core&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipu_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mx3_sdc_fb&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">owire_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_w1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">sdma_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx35-sdma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-ssi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi1_div_post</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-ssi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-ssi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ssi2_div_post</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-ssi.1&quot;</span><span class="p">);</span>
	<span class="cm">/* i.mx35 has the i.mx21 type uart */</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart1_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart2_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">uart3_gate</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx21-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbotg_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbotg_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbotg_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;mxc-ehci.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usb_div</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">ipg</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbotg_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;fsl-usb2-udc&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">wdog_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx2-wdt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">nfc_div</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_nand.0&quot;</span><span class="p">);</span>

	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">spba_gate</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpio1_gate</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpio2_gate</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">gpio3_gate</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">iim_gate</span><span class="p">]);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">emi_gate</span><span class="p">]);</span>

	<span class="n">imx_print_silicon_rev</span><span class="p">(</span><span class="s">&quot;i.MX35&quot;</span><span class="p">,</span> <span class="n">mx35_revision</span><span class="p">());</span>

<span class="cp">#ifdef CONFIG_MXC_USE_EPIT</span>
	<span class="n">epit_timer_init</span><span class="p">(</span><span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_EPIT1_BASE_ADDR</span><span class="p">),</span> <span class="n">MX35_INT_EPIT1</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">mxc_timer_init</span><span class="p">(</span><span class="n">MX35_IO_ADDRESS</span><span class="p">(</span><span class="n">MX35_GPT1_BASE_ADDR</span><span class="p">),</span> <span class="n">MX35_INT_GPT</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
