TimeQuest Timing Analyzer report for Huerta_Automatizada
Sun Jun 13 13:16:27 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'enter_planta_2'
 13. Slow Model Setup: 'enter_planta_3'
 14. Slow Model Setup: 'enter_planta_1'
 15. Slow Model Hold: 'clk'
 16. Slow Model Hold: 'enter_planta_1'
 17. Slow Model Hold: 'enter_planta_2'
 18. Slow Model Hold: 'enter_planta_3'
 19. Slow Model Minimum Pulse Width: 'clk'
 20. Slow Model Minimum Pulse Width: 'enter_planta_1'
 21. Slow Model Minimum Pulse Width: 'enter_planta_2'
 22. Slow Model Minimum Pulse Width: 'enter_planta_3'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'clk'
 35. Fast Model Setup: 'enter_planta_2'
 36. Fast Model Setup: 'enter_planta_3'
 37. Fast Model Setup: 'enter_planta_1'
 38. Fast Model Hold: 'clk'
 39. Fast Model Hold: 'enter_planta_1'
 40. Fast Model Hold: 'enter_planta_2'
 41. Fast Model Hold: 'enter_planta_3'
 42. Fast Model Minimum Pulse Width: 'clk'
 43. Fast Model Minimum Pulse Width: 'enter_planta_1'
 44. Fast Model Minimum Pulse Width: 'enter_planta_2'
 45. Fast Model Minimum Pulse Width: 'enter_planta_3'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Progagation Delay
 58. Minimum Progagation Delay
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Huerta_Automatizada                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; clk            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }            ;
; enter_planta_1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_1 } ;
; enter_planta_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_2 } ;
; enter_planta_3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enter_planta_3 } ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                       ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note                                                          ;
+------------+-----------------+----------------+---------------------------------------------------------------+
; 172.21 MHz ; 172.21 MHz      ; clk            ;                                                               ;
; 554.32 MHz ; 405.02 MHz      ; enter_planta_2 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 571.1 MHz  ; 405.02 MHz      ; enter_planta_3 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 597.37 MHz ; 405.02 MHz      ; enter_planta_1 ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------+
; Slow Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -4.807 ; -288.594      ;
; enter_planta_2 ; -0.804 ; -1.240        ;
; enter_planta_3 ; -0.751 ; -1.770        ;
; enter_planta_1 ; -0.674 ; -1.532        ;
+----------------+--------+---------------+


+----------------------------------------+
; Slow Model Hold Summary                ;
+----------------+-------+---------------+
; Clock          ; Slack ; End Point TNS ;
+----------------+-------+---------------+
; clk            ; 0.088 ; 0.000         ;
; enter_planta_1 ; 0.445 ; 0.000         ;
; enter_planta_2 ; 0.445 ; 0.000         ;
; enter_planta_3 ; 0.445 ; 0.000         ;
+----------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------+
; Slow Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -2.064 ; -360.679      ;
; enter_planta_1 ; -1.469 ; -5.135        ;
; enter_planta_2 ; -1.469 ; -5.135        ;
; enter_planta_3 ; -1.469 ; -5.135        ;
+----------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.807 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.728      ; 6.573      ;
; -4.807 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.728      ; 6.573      ;
; -4.807 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.728      ; 6.573      ;
; -4.807 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.728      ; 6.573      ;
; -4.730 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.757      ; 6.525      ;
; -4.730 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.757      ; 6.525      ;
; -4.730 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.757      ; 6.525      ;
; -4.730 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.757      ; 6.525      ;
; -4.721 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.728      ; 6.487      ;
; -4.721 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.728      ; 6.487      ;
; -4.721 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.728      ; 6.487      ;
; -4.721 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.728      ; 6.487      ;
; -4.689 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.798      ; 6.525      ;
; -4.689 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.798      ; 6.525      ;
; -4.689 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.798      ; 6.525      ;
; -4.689 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.798      ; 6.525      ;
; -4.662 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.798      ; 6.498      ;
; -4.662 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.798      ; 6.498      ;
; -4.662 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.798      ; 6.498      ;
; -4.662 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.798      ; 6.498      ;
; -4.642 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.772      ; 6.452      ;
; -4.642 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.772      ; 6.452      ;
; -4.642 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.772      ; 6.452      ;
; -4.642 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.772      ; 6.452      ;
; -4.570 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.456      ; 6.064      ;
; -4.570 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.456      ; 6.064      ;
; -4.570 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.456      ; 6.064      ;
; -4.570 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.456      ; 6.064      ;
; -4.566 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.456      ; 6.060      ;
; -4.566 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.456      ; 6.060      ;
; -4.566 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.456      ; 6.060      ;
; -4.566 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.456      ; 6.060      ;
; -4.545 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.797      ; 6.380      ;
; -4.545 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.797      ; 6.380      ;
; -4.545 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.797      ; 6.380      ;
; -4.545 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.797      ; 6.380      ;
; -4.478 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.725      ; 6.241      ;
; -4.478 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.725      ; 6.241      ;
; -4.478 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.725      ; 6.241      ;
; -4.478 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.725      ; 6.241      ;
; -4.404 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.710      ; 6.152      ;
; -4.404 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.710      ; 6.152      ;
; -4.404 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.710      ; 6.152      ;
; -4.404 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.710      ; 6.152      ;
; -4.317 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.669      ; 6.024      ;
; -4.317 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.669      ; 6.024      ;
; -4.317 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.669      ; 6.024      ;
; -4.317 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.669      ; 6.024      ;
; -4.314 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.669      ; 6.021      ;
; -4.314 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.669      ; 6.021      ;
; -4.314 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.669      ; 6.021      ;
; -4.314 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.669      ; 6.021      ;
; -4.258 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.757      ; 6.053      ;
; -4.258 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.757      ; 6.053      ;
; -4.258 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.757      ; 6.053      ;
; -4.258 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.757      ; 6.053      ;
; -4.211 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.736      ; 5.985      ;
; -4.211 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.735      ; 5.984      ;
; -4.211 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.736      ; 5.985      ;
; -4.211 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.736      ; 5.985      ;
; -4.211 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.736      ; 5.985      ;
; -4.211 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.735      ; 5.984      ;
; -4.211 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.735      ; 5.984      ;
; -4.211 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.735      ; 5.984      ;
; -4.196 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.743      ; 5.977      ;
; -4.196 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.777      ; 6.011      ;
; -4.196 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.743      ; 5.977      ;
; -4.196 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.743      ; 5.977      ;
; -4.196 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.743      ; 5.977      ;
; -4.196 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.777      ; 6.011      ;
; -4.196 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.777      ; 6.011      ;
; -4.196 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.777      ; 6.011      ;
; -4.188 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                                                               ; clk          ; clk         ; 1.000        ; 0.156      ; 5.382      ;
; -4.188 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                                                               ; clk          ; clk         ; 1.000        ; 0.156      ; 5.382      ;
; -4.188 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                                                               ; clk          ; clk         ; 1.000        ; 0.156      ; 5.382      ;
; -4.188 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                                                               ; clk          ; clk         ; 1.000        ; 0.156      ; 5.382      ;
; -4.188 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                                                               ; clk          ; clk         ; 1.000        ; 0.156      ; 5.382      ;
; -4.175 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_2:inst102|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.725      ; 5.938      ;
; -4.175 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_2:inst102|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.725      ; 5.938      ;
; -4.175 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_2:inst102|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.725      ; 5.938      ;
; -4.175 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_2:inst102|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.725      ; 5.938      ;
; -4.170 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.710      ; 5.918      ;
; -4.170 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.780      ; 5.988      ;
; -4.170 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.710      ; 5.918      ;
; -4.170 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.710      ; 5.918      ;
; -4.170 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.710      ; 5.918      ;
; -4.170 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.780      ; 5.988      ;
; -4.170 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.780      ; 5.988      ;
; -4.170 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.780      ; 5.988      ;
; -4.169 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_2:inst102|comparador_fosforo_maximo_cana_de_azucar:inst8|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.710      ; 5.917      ;
; -4.169 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_2:inst102|comparador_fosforo_maximo_cana_de_azucar:inst8|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.710      ; 5.917      ;
; -4.169 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_2:inst102|comparador_fosforo_maximo_cana_de_azucar:inst8|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.710      ; 5.917      ;
; -4.169 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_2:inst102|comparador_fosforo_maximo_cana_de_azucar:inst8|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.710      ; 5.917      ;
; -4.139 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.801      ; 5.978      ;
; -4.139 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.801      ; 5.978      ;
; -4.139 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.801      ; 5.978      ;
; -4.139 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2      ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.801      ; 5.978      ;
; -4.137 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg            ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.787      ; 5.962      ;
; -4.137 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0      ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.787      ; 5.962      ;
; -4.137 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1      ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.787      ; 5.962      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_2'                                                                                                                ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; -0.804 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.390     ; 1.452      ;
; -0.496 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.390     ; 1.144      ;
; -0.436 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.390      ; 1.864      ;
; -0.430 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 1.468      ;
; -0.359 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 1.397      ;
; -0.309 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 1.347      ;
; 0.005  ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.390      ; 1.423      ;
; 0.307  ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.731      ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_3'                                                                                                                ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; -0.751 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.290     ; 1.499      ;
; -0.577 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.290      ; 1.905      ;
; -0.518 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.556      ;
; -0.442 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.290      ; 1.770      ;
; -0.396 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.290     ; 1.144      ;
; -0.350 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.388      ;
; -0.320 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 1.358      ;
; 0.307  ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.731      ;
+--------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'enter_planta_1'                                                                                                              ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; -0.674 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.001     ; 1.711      ;
; -0.574 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.612      ;
; -0.472 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.001      ; 1.511      ;
; -0.386 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.001     ; 1.423      ;
; -0.368 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.406      ;
; -0.319 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 1.357      ;
; -0.052 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.001      ; 1.091      ;
; 0.307  ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.731      ;
+--------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                          ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; 0.088 ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.677      ;
; 0.092 ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.681      ;
; 0.148 ; enter_planta_2                                                                          ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_2 ; clk         ; 0.000        ; 3.393      ; 3.791      ;
; 0.152 ; enter_planta_3                                                                          ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_3 ; clk         ; 0.000        ; 3.318      ; 3.720      ;
; 0.162 ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.662      ;
; 0.176 ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.676      ;
; 0.185 ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.604      ; 2.075      ;
; 0.190 ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.690      ;
; 0.191 ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.691      ;
; 0.194 ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.694      ;
; 0.206 ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 1.593      ; 2.085      ;
; 0.206 ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.593      ; 2.085      ;
; 0.207 ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.593      ; 2.086      ;
; 0.210 ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.593      ; 2.089      ;
; 0.215 ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valP                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.804      ;
; 0.246 ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valP                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.835      ;
; 0.264 ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.604      ; 2.154      ;
; 0.274 ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valP                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.593      ; 2.153      ;
; 0.276 ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valHum                                                                                 ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.865      ;
; 0.294 ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 1.816      ;
; 0.295 ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 1.817      ;
; 0.295 ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 1.817      ;
; 0.296 ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 1.818      ;
; 0.299 ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 1.821      ;
; 0.302 ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 1.824      ;
; 0.304 ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.804      ;
; 0.320 ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.820      ;
; 0.330 ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.830      ;
; 0.330 ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.830      ;
; 0.331 ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.920      ;
; 0.332 ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.921      ;
; 0.332 ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.604      ; 2.222      ;
; 0.334 ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.834      ;
; 0.343 ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valHum                                                                                 ; enter_planta_3 ; clk         ; 0.000        ; 1.593      ; 2.222      ;
; 0.366 ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.955      ;
; 0.368 ; enter_planta_1                                                                          ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_1 ; clk         ; 0.000        ; 3.417      ; 4.035      ;
; 0.370 ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.959      ;
; 0.372 ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.604      ; 2.262      ;
; 0.385 ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.885      ;
; 0.390 ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 1.604      ; 2.280      ;
; 0.391 ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.235      ; 1.912      ;
; 0.391 ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.235      ; 1.912      ;
; 0.393 ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valHum                                                                                 ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.982      ;
; 0.394 ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 1.604      ; 2.284      ;
; 0.396 ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.235      ; 1.917      ;
; 0.396 ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.985      ;
; 0.397 ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 1.235      ; 1.918      ;
; 0.397 ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 1.235      ; 1.918      ;
; 0.397 ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 1.303      ; 1.986      ;
; 0.442 ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 1.964      ;
; 0.442 ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 1.964      ;
; 0.445 ; verificador:inst41|fstate.data                                                          ; verificador:inst41|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:inst41|fstate.valP                                                          ; verificador:inst41|fstate.valP                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:inst41|fstate.valK                                                          ; verificador:inst41|fstate.valK                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:inst41|fstate.valTemp                                                       ; verificador:inst41|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:inst06|fstate.valTemp                                                       ; verificador:inst06|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:inst06|fstate.data                                                          ; verificador:inst06|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:inst06|fstate.valP                                                          ; verificador:inst06|fstate.valP                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:inst06|fstate.valK                                                          ; verificador:inst06|fstate.valK                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:instx|fstate.valTemp                                                        ; verificador:instx|fstate.valTemp                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:instx|fstate.data                                                           ; verificador:instx|fstate.data                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:instx|fstate.valP                                                           ; verificador:instx|fstate.valP                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; verificador:instx|fstate.valK                                                           ; verificador:instx|fstate.valK                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.731      ;
; 0.469 ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 1.214      ; 1.969      ;
; 0.535 ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 2.057      ;
; 0.536 ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 2.058      ;
; 0.593 ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.data                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 2.115      ;
; 0.609 ; Contador_de_0_a_5:inst1|inst2                                                           ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_2 ; clk         ; 0.000        ; 0.878      ; 1.737      ;
; 0.633 ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[5] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[5]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.919      ;
; 0.648 ; enter_planta_2                                                                          ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_2 ; clk         ; -0.500       ; 3.393      ; 3.791      ;
; 0.652 ; enter_planta_3                                                                          ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_3 ; clk         ; -0.500       ; 3.318      ; 3.720      ;
; 0.663 ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.949      ;
; 0.690 ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.data                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.235      ; 2.211      ;
; 0.694 ; Contador_de_0_a_5:inst2|inst2                                                           ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_3 ; clk         ; 0.000        ; 0.793      ; 1.737      ;
; 0.699 ; Contador_de_0_a_5:inst2|inst                                                            ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_3 ; clk         ; 0.000        ; 0.503      ; 1.452      ;
; 0.713 ; Contador_de_0_a_5:inst2|inst1                                                           ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; enter_planta_3 ; clk         ; 0.000        ; 0.503      ; 1.466      ;
; 0.726 ; Contador_de_0_a_5:inst1|inst1                                                           ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; enter_planta_2 ; clk         ; 0.000        ; 0.488      ; 1.464      ;
; 0.728 ; Contador_de_0_a_5:inst1|inst                                                            ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_2 ; clk         ; 0.000        ; 0.488      ; 1.466      ;
; 0.747 ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.data                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 1.236      ; 2.269      ;
; 0.762 ; verificador:instx|fstate.data                                                           ; verificador:instx|fstate.valN                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 1.048      ;
; 0.868 ; enter_planta_1                                                                          ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_1 ; clk         ; -0.500       ; 3.417      ; 4.035      ;
; 0.901 ; verificador:inst41|fstate.valHum                                                        ; verificador:inst41|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.187      ;
; 0.903 ; verificador:instx|fstate.valHum                                                         ; verificador:instx|fstate.data                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 1.189      ;
; 0.927 ; Contador_de_0_a_5:inst|inst2                                                            ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_1 ; clk         ; 0.000        ; 0.557      ; 1.734      ;
; 0.928 ; verificador:inst41|fstate.valTemp                                                       ; verificador:inst41|fstate.valHum                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 1.214      ;
; 0.938 ; verificador:inst06|fstate.valTemp                                                       ; verificador:inst06|fstate.valHum                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 1.224      ;
; 0.938 ; Contador_de_0_a_5:inst|inst                                                             ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_1 ; clk         ; 0.000        ; 0.558      ; 1.746      ;
; 0.939 ; verificador:instx|fstate.valTemp                                                        ; verificador:instx|fstate.valHum                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 1.225      ;
; 0.940 ; verificador:inst41|fstate.data                                                          ; verificador:inst41|fstate.valN                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.226      ;
; 0.967 ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 1.253      ;
; 0.972 ; verificador:inst06|fstate.data                                                          ; verificador:inst06|fstate.valN                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.258      ;
; 0.980 ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[3] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[3]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 1.266      ;
; 0.985 ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[4] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[4]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 1.271      ;
; 1.014 ; verificador:inst41|fstate.valK                                                          ; verificador:inst41|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 1.301      ;
; 1.018 ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[0] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[0]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 1.304      ;
; 1.018 ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 1.304      ;
; 1.018 ; verificador:instx|fstate.valK                                                           ; verificador:instx|fstate.valTemp                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 1.304      ;
; 1.047 ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 1.333      ;
; 1.052 ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[1]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 1.338      ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_1'                                                                                                              ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.731      ;
; 0.804 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.001      ; 1.091      ;
; 0.821 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.107      ;
; 1.071 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.357      ;
; 1.120 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 1.406      ;
; 1.138 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.001     ; 1.423      ;
; 1.224 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.001      ; 1.511      ;
; 1.426 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.001     ; 1.711      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_2'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.731      ;
; 0.747 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.390      ; 1.423      ;
; 0.967 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 1.253      ;
; 1.061 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 1.347      ;
; 1.111 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 1.397      ;
; 1.188 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.390      ; 1.864      ;
; 1.248 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.390     ; 1.144      ;
; 1.556 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.390     ; 1.452      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'enter_planta_3'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.445 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.731      ;
; 0.796 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.082      ;
; 1.072 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.358      ;
; 1.102 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 1.388      ;
; 1.148 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.290     ; 1.144      ;
; 1.194 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.290      ; 1.770      ;
; 1.329 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.290      ; 1.905      ;
; 1.503 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.290     ; 1.499      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_1'                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_1 ; Rise       ; enter_planta_1               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_2'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_2 ; Rise       ; enter_planta_2                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'enter_planta_3'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; enter_planta_3 ; Rise       ; enter_planta_3                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.658  ; 0.658  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.438  ; 0.438  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.442  ; 0.442  ; Rise       ; clk             ;
; gnd            ; clk            ; 5.741  ; 5.741  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.240 ; -0.240 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.417 ; -0.417 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.407 ; -0.407 ; Rise       ; clk             ;
; sw3            ; clk            ; 0.097  ; 0.097  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.176  ; 0.176  ; Rise       ; clk             ;
; sw5            ; clk            ; -0.016 ; -0.016 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.323 ; -0.323 ; Rise       ; clk             ;
; sw7            ; clk            ; 0.003  ; 0.003  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.125  ; 0.125  ; Rise       ; clk             ;
; sw9            ; clk            ; 1.682  ; 1.682  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 5.026  ; 5.026  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 5.044  ; 5.044  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 5.357  ; 5.357  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; -0.368 ; -0.368 ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; -0.148 ; -0.148 ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; -0.152 ; -0.152 ; Rise       ; clk             ;
; gnd            ; clk            ; -3.110 ; -3.110 ; Rise       ; clk             ;
; sw0            ; clk            ; 1.102  ; 1.102  ; Rise       ; clk             ;
; sw1            ; clk            ; 1.125  ; 1.125  ; Rise       ; clk             ;
; sw2            ; clk            ; 1.152  ; 1.152  ; Rise       ; clk             ;
; sw3            ; clk            ; 0.495  ; 0.495  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.172  ; 0.172  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.701  ; 0.701  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.706  ; 0.706  ; Rise       ; clk             ;
; sw7            ; clk            ; 0.559  ; 0.559  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.284  ; 0.284  ; Rise       ; clk             ;
; sw9            ; clk            ; 0.012  ; 0.012  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -3.841 ; -3.841 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -3.751 ; -3.751 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -4.131 ; -4.131 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out30            ; clk        ; 10.155 ; 10.155 ; Rise       ; clk             ;
; Out60            ; clk        ; 9.355  ; 9.355  ; Rise       ; clk             ;
; OutN             ; clk        ; 8.759  ; 8.759  ; Rise       ; clk             ;
; OutP             ; clk        ; 8.727  ; 8.727  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 10.450 ; 10.450 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 10.402 ; 10.402 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 11.181 ; 11.181 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 11.251 ; 11.251 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 10.170 ; 10.170 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 11.318 ; 11.318 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 11.324 ; 11.324 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 10.334 ; 10.334 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 10.442 ; 10.442 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 10.387 ; 10.387 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 10.783 ; 10.783 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 9.931  ; 9.931  ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 10.813 ; 10.813 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 15.278 ; 15.278 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 15.653 ; 15.653 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 14.419 ; 14.419 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 13.164 ; 13.164 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 16.843 ; 16.843 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 10.155 ; 10.155 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 9.185  ; 9.185  ; Rise       ; clk             ;
; output_led_2     ; clk        ; 9.565  ; 9.565  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out30            ; clk        ; 9.165  ; 9.165  ; Rise       ; clk             ;
; Out60            ; clk        ; 8.437  ; 8.437  ; Rise       ; clk             ;
; OutN             ; clk        ; 8.759  ; 8.759  ; Rise       ; clk             ;
; OutP             ; clk        ; 8.727  ; 8.727  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 9.069  ; 9.069  ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 9.154  ; 9.154  ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 8.976  ; 8.976  ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 8.984  ; 8.984  ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 8.996  ; 8.996  ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 9.029  ; 9.029  ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 9.033  ; 9.033  ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 9.328  ; 9.328  ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 9.498  ; 9.498  ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 9.381  ; 9.381  ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 9.369  ; 9.369  ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 9.190  ; 9.190  ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 9.524  ; 9.524  ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 12.906 ; 12.906 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 13.589 ; 13.589 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 13.206 ; 13.206 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 11.950 ; 11.950 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 13.388 ; 13.388 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 9.130  ; 9.130  ; Rise       ; clk             ;
; output_led_1     ; clk        ; 8.608  ; 8.608  ; Rise       ; clk             ;
; output_led_2     ; clk        ; 8.988  ; 8.988  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+------------------+----+--------+--------+----+
; Input Port ; Output Port      ; RR ; RF     ; FR     ; FF ;
+------------+------------------+----+--------+--------+----+
; gnd        ; OutN             ;    ; 11.619 ; 11.619 ;    ;
; gnd        ; OutP             ;    ; 11.584 ; 11.584 ;    ;
; gnd        ; output_7_seg_1_A ;    ; 9.120  ; 9.120  ;    ;
; gnd        ; output_7_seg_1_B ;    ; 9.150  ; 9.150  ;    ;
; gnd        ; output_7_seg_1_C ;    ; 9.489  ; 9.489  ;    ;
; gnd        ; output_7_seg_1_D ;    ; 9.489  ; 9.489  ;    ;
; gnd        ; output_7_seg_1_E ;    ; 9.513  ; 9.513  ;    ;
; gnd        ; output_7_seg_1_F ;    ; 9.513  ; 9.513  ;    ;
+------------+------------------+----+--------+--------+----+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+------------------+----+--------+--------+----+
; Input Port ; Output Port      ; RR ; RF     ; FR     ; FF ;
+------------+------------------+----+--------+--------+----+
; gnd        ; OutN             ;    ; 11.619 ; 11.619 ;    ;
; gnd        ; OutP             ;    ; 11.584 ; 11.584 ;    ;
; gnd        ; output_7_seg_1_A ;    ; 9.120  ; 9.120  ;    ;
; gnd        ; output_7_seg_1_B ;    ; 9.150  ; 9.150  ;    ;
; gnd        ; output_7_seg_1_C ;    ; 9.489  ; 9.489  ;    ;
; gnd        ; output_7_seg_1_D ;    ; 9.489  ; 9.489  ;    ;
; gnd        ; output_7_seg_1_E ;    ; 9.513  ; 9.513  ;    ;
; gnd        ; output_7_seg_1_F ;    ; 9.513  ; 9.513  ;    ;
+------------+------------------+----+--------+--------+----+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -1.894 ; -117.018      ;
; enter_planta_2 ; 0.262  ; 0.000         ;
; enter_planta_3 ; 0.317  ; 0.000         ;
; enter_planta_1 ; 0.343  ; 0.000         ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -0.149 ; -0.403        ;
; enter_planta_1 ; 0.215  ; 0.000         ;
; enter_planta_2 ; 0.215  ; 0.000         ;
; enter_planta_3 ; 0.215  ; 0.000         ;
+----------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -2.000 ; -336.222      ;
; enter_planta_1 ; -1.222 ; -4.222        ;
; enter_planta_2 ; -1.222 ; -4.222        ;
; enter_planta_3 ; -1.222 ; -4.222        ;
+----------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.894 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.268      ; 3.194      ;
; -1.894 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.268      ; 3.194      ;
; -1.894 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.268      ; 3.194      ;
; -1.894 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.268      ; 3.194      ;
; -1.891 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.268      ; 3.191      ;
; -1.891 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.268      ; 3.191      ;
; -1.891 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.268      ; 3.191      ;
; -1.891 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare5:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.268      ; 3.191      ;
; -1.815 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.305      ; 3.152      ;
; -1.815 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.305      ; 3.152      ;
; -1.815 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.305      ; 3.152      ;
; -1.815 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.305      ; 3.152      ;
; -1.798 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.305      ; 3.135      ;
; -1.798 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.305      ; 3.135      ;
; -1.798 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.305      ; 3.135      ;
; -1.798 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare1:inst|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                  ; clk          ; clk         ; 1.000        ; 0.305      ; 3.135      ;
; -1.775 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.300      ; 3.107      ;
; -1.775 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.300      ; 3.107      ;
; -1.775 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.300      ; 3.107      ;
; -1.775 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_fosforo_minimo_menta:inst19|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.300      ; 3.107      ;
; -1.771 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.171      ; 2.974      ;
; -1.771 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.171      ; 2.974      ;
; -1.771 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.171      ; 2.974      ;
; -1.771 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.171      ; 2.974      ;
; -1.768 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.351      ; 3.151      ;
; -1.768 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.351      ; 3.151      ;
; -1.768 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.351      ; 3.151      ;
; -1.768 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.351      ; 3.151      ;
; -1.754 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.306      ; 3.092      ;
; -1.754 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.306      ; 3.092      ;
; -1.754 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.306      ; 3.092      ;
; -1.754 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare3:inst4|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.306      ; 3.092      ;
; -1.734 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.171      ; 2.937      ;
; -1.734 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.171      ; 2.937      ;
; -1.734 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.171      ; 2.937      ;
; -1.734 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_minima_menta:inst26|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.171      ; 2.937      ;
; -1.716 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.259      ; 3.007      ;
; -1.716 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.259      ; 3.007      ;
; -1.716 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.259      ; 3.007      ;
; -1.716 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_potasio_minimo_cana_de_azucar:inst9|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.259      ; 3.007      ;
; -1.662 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.283      ; 2.977      ;
; -1.662 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.283      ; 2.977      ;
; -1.662 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.283      ; 2.977      ;
; -1.662 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.283      ; 2.977      ;
; -1.660 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.302      ; 2.994      ;
; -1.660 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.302      ; 2.994      ;
; -1.660 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.302      ; 2.994      ;
; -1.660 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.302      ; 2.994      ;
; -1.646 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.258      ; 2.936      ;
; -1.646 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.258      ; 2.936      ;
; -1.646 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.258      ; 2.936      ;
; -1.646 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_temperatura_maxima_cana_de_azucar:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.258      ; 2.936      ;
; -1.641 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.263      ; 2.936      ;
; -1.641 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.263      ; 2.936      ;
; -1.641 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.263      ; 2.936      ;
; -1.641 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_potasio_maximo_menta:inst23|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.263      ; 2.936      ;
; -1.640 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.263      ; 2.935      ;
; -1.640 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.263      ; 2.935      ;
; -1.640 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.263      ; 2.935      ;
; -1.640 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_potasio_minimo_menta:inst22|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.263      ; 2.935      ;
; -1.634 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.342      ; 3.008      ;
; -1.634 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.342      ; 3.008      ;
; -1.634 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.342      ; 3.008      ;
; -1.634 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_temperatura_minima_cana_de_azucar:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0] ; clk          ; clk         ; 1.000        ; 0.342      ; 3.008      ;
; -1.622 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.302      ; 2.956      ;
; -1.622 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.302      ; 2.956      ;
; -1.622 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.302      ; 2.956      ;
; -1.622 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_temperatura_minima_menta:inst24|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]           ; clk          ; clk         ; 1.000        ; 0.302      ; 2.956      ;
; -1.618 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.276      ; 2.926      ;
; -1.618 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.276      ; 2.926      ;
; -1.618 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.276      ; 2.926      ;
; -1.618 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.276      ; 2.926      ;
; -1.618 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare8:inst12|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.276      ; 2.926      ;
; -1.618 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.276      ; 2.926      ;
; -1.618 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.276      ; 2.926      ;
; -1.618 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare7:inst10|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.276      ; 2.926      ;
; -1.617 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.266      ; 2.915      ;
; -1.617 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.266      ; 2.915      ;
; -1.617 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.266      ; 2.915      ;
; -1.617 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_potasio_maximo_cana_de_azucar:inst11|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]     ; clk          ; clk         ; 1.000        ; 0.266      ; 2.915      ;
; -1.605 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.280      ; 2.917      ;
; -1.605 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.280      ; 2.917      ;
; -1.605 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.280      ; 2.917      ;
; -1.605 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare9:inst13|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                ; clk          ; clk         ; 1.000        ; 0.280      ; 2.917      ;
; -1.603 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.305      ; 2.940      ;
; -1.603 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.305      ; 2.940      ;
; -1.603 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.305      ; 2.940      ;
; -1.603 ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_1:inst45|comparador_humedad_maxima_menta:inst27|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]               ; clk          ; clk         ; 1.000        ; 0.305      ; 2.940      ;
; -1.601 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.984      ;
; -1.601 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.984      ;
; -1.601 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.984      ;
; -1.601 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare2:inst3|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.351      ; 2.984      ;
; -1.593 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.359      ; 2.984      ;
; -1.593 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.359      ; 2.984      ;
; -1.593 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.359      ; 2.984      ;
; -1.593 ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_3:inst1003|lpm_compare4:inst6|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|alb_dffe[0]                                 ; clk          ; clk         ; 1.000        ; 0.359      ; 2.984      ;
; -1.589 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; Comparador_planta_2:inst102|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.266      ; 2.887      ;
; -1.589 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; Comparador_planta_2:inst102|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.266      ; 2.887      ;
; -1.589 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; Comparador_planta_2:inst102|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.266      ; 2.887      ;
; -1.589 ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; Comparador_planta_2:inst102|comparador_fosforo_minimo_cana_de_azucar:inst7|lpm_compare:LPM_COMPARE_component|cmpr_b1m:auto_generated|agb_dffe[0]      ; clk          ; clk         ; 1.000        ; 0.266      ; 2.887      ;
+--------+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_2'                                                                                                               ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.262 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.166     ; 0.604      ;
; 0.375 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.657      ;
; 0.392 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; -0.166     ; 0.474      ;
; 0.405 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.627      ;
; 0.431 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.601      ;
; 0.451 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.166      ; 0.747      ;
; 0.621 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.166      ; 0.577      ;
; 0.665 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_3'                                                                                                               ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.317 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.107     ; 0.608      ;
; 0.383 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.649      ;
; 0.392 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.107      ; 0.747      ;
; 0.401 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.631      ;
; 0.411 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.621      ;
; 0.439 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.107      ; 0.700      ;
; 0.450 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 1.000        ; -0.107     ; 0.475      ;
; 0.665 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'enter_planta_1'                                                                                                             ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.343 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.003      ; 0.692      ;
; 0.375 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.657      ;
; 0.376 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.656      ;
; 0.401 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.631      ;
; 0.413 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.003     ; 0.616      ;
; 0.457 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.003      ; 0.578      ;
; 0.561 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 1.000        ; -0.003     ; 0.468      ;
; 0.665 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                          ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -0.149 ; enter_planta_3                                                                          ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_3 ; clk         ; 0.000        ; 1.610      ; 1.599      ;
; -0.136 ; enter_planta_2                                                                          ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_2 ; clk         ; 0.000        ; 1.639      ; 1.641      ;
; -0.085 ; enter_planta_1                                                                          ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_1 ; clk         ; 0.000        ; 1.658      ; 1.711      ;
; -0.017 ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.677      ;
; -0.016 ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.678      ;
; 0.005  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.663      ; 0.820      ;
; 0.016  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.665      ;
; 0.017  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valP                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.711      ;
; 0.022  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 0.649      ; 0.823      ;
; 0.023  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.649      ; 0.824      ;
; 0.023  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valP                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.717      ;
; 0.024  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.673      ;
; 0.028  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.649      ; 0.829      ;
; 0.029  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.649      ; 0.830      ;
; 0.031  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.680      ;
; 0.032  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.681      ;
; 0.035  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.684      ;
; 0.036  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.722      ;
; 0.036  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.722      ;
; 0.036  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valP                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.649      ; 0.837      ;
; 0.039  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.725      ;
; 0.041  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.727      ;
; 0.046  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.732      ;
; 0.060  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valHum                                                                                 ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.754      ;
; 0.064  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.663      ; 0.879      ;
; 0.065  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valP                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.714      ;
; 0.068  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.537      ; 0.757      ;
; 0.068  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.754      ;
; 0.068  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.762      ;
; 0.068  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.663      ; 0.883      ;
; 0.069  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.537      ; 0.758      ;
; 0.069  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.763      ;
; 0.072  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 0.537      ; 0.761      ;
; 0.072  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 0.537      ; 0.761      ;
; 0.072  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.valP                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.537      ; 0.761      ;
; 0.075  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valN                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.724      ;
; 0.080  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.729      ;
; 0.081  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valTemp                                                                                 ; enter_planta_2 ; clk         ; 0.000        ; 0.663      ; 0.896      ;
; 0.081  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.663      ; 0.896      ;
; 0.083  ; Contador_de_0_a_5:inst2|inst2                                                           ; verificador:inst06|fstate.valHum                                                                                 ; enter_planta_3 ; clk         ; 0.000        ; 0.649      ; 0.884      ;
; 0.084  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.733      ;
; 0.085  ; Contador_de_0_a_5:inst1|inst2                                                           ; verificador:instx|fstate.valHum                                                                                  ; enter_planta_2 ; clk         ; 0.000        ; 0.663      ; 0.900      ;
; 0.095  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valHum                                                                                 ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.789      ;
; 0.095  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.744      ;
; 0.101  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.valN                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.795      ;
; 0.102  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valTemp                                                                                ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.796      ;
; 0.103  ; Contador_de_0_a_5:inst2|inst1                                                           ; verificador:inst06|fstate.valK                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.797      ;
; 0.104  ; Contador_de_0_a_5:inst1|inst1                                                           ; verificador:instx|fstate.valK                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.753      ;
; 0.106  ; Contador_de_0_a_5:inst2|inst                                                            ; verificador:inst06|fstate.data                                                                                   ; enter_planta_3 ; clk         ; 0.000        ; 0.542      ; 0.800      ;
; 0.111  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valHum                                                                                 ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.797      ;
; 0.111  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valTemp                                                                                ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.797      ;
; 0.115  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valN                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.801      ;
; 0.121  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.valK                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.807      ;
; 0.152  ; Contador_de_0_a_5:inst1|inst                                                            ; verificador:instx|fstate.data                                                                                    ; enter_planta_2 ; clk         ; 0.000        ; 0.497      ; 0.801      ;
; 0.154  ; Contador_de_0_a_5:inst|inst                                                             ; verificador:inst41|fstate.data                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.840      ;
; 0.177  ; Contador_de_0_a_5:inst1|inst2                                                           ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_2 ; clk         ; 0.000        ; 0.402      ; 0.717      ;
; 0.182  ; Contador_de_0_a_5:inst|inst2                                                            ; verificador:inst41|fstate.data                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.537      ; 0.871      ;
; 0.213  ; Contador_de_0_a_5:inst2|inst2                                                           ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_3 ; clk         ; 0.000        ; 0.366      ; 0.717      ;
; 0.213  ; Contador_de_0_a_5:inst2|inst                                                            ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_3 ; clk         ; 0.000        ; 0.259      ; 0.610      ;
; 0.215  ; verificador:inst41|fstate.data                                                          ; verificador:inst41|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.valP                                                          ; verificador:inst41|fstate.valP                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.valK                                                          ; verificador:inst41|fstate.valK                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst41|fstate.valTemp                                                       ; verificador:inst41|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.valTemp                                                       ; verificador:inst06|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.data                                                          ; verificador:inst06|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.valP                                                          ; verificador:inst06|fstate.valP                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:inst06|fstate.valK                                                          ; verificador:inst06|fstate.valK                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.valTemp                                                        ; verificador:instx|fstate.valTemp                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.data                                                           ; verificador:instx|fstate.data                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.valP                                                           ; verificador:instx|fstate.valP                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; verificador:instx|fstate.valK                                                           ; verificador:instx|fstate.valK                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.367      ;
; 0.220  ; Contador_de_0_a_5:inst2|inst1                                                           ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; enter_planta_3 ; clk         ; 0.000        ; 0.259      ; 0.617      ;
; 0.233  ; Contador_de_0_a_5:inst|inst1                                                            ; verificador:inst41|fstate.data                                                                                   ; enter_planta_1 ; clk         ; 0.000        ; 0.534      ; 0.919      ;
; 0.243  ; Contador_de_0_a_5:inst1|inst1                                                           ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; enter_planta_2 ; clk         ; 0.000        ; 0.236      ; 0.617      ;
; 0.243  ; Contador_de_0_a_5:inst1|inst                                                            ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_2 ; clk         ; 0.000        ; 0.236      ; 0.617      ;
; 0.247  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[5] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[5]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.399      ;
; 0.260  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[4]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.412      ;
; 0.284  ; Contador_de_0_a_5:inst|inst2                                                            ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ; enter_planta_1 ; clk         ; 0.000        ; 0.293      ; 0.715      ;
; 0.287  ; verificador:instx|fstate.data                                                           ; verificador:instx|fstate.valN                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.439      ;
; 0.295  ; Contador_de_0_a_5:inst|inst                                                             ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ; enter_planta_1 ; clk         ; 0.000        ; 0.290      ; 0.723      ;
; 0.351  ; enter_planta_3                                                                          ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_3 ; clk         ; -0.500       ; 1.610      ; 1.599      ;
; 0.358  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[1]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; verificador:inst41|fstate.data                                                          ; verificador:inst41|fstate.valN                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; verificador:inst41|fstate.valHum                                                        ; verificador:inst41|fstate.data                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; verificador:inst41|fstate.valTemp                                                       ; verificador:inst41|fstate.valHum                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; verificador:inst06|fstate.data                                                          ; verificador:inst06|fstate.valN                                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; verificador:instx|fstate.valHum                                                         ; verificador:instx|fstate.data                                                                                    ; clk            ; clk         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; Contador_de_0_a_5:inst|inst1                                                            ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ; enter_planta_1 ; clk         ; 0.000        ; 0.290      ; 0.792      ;
; 0.364  ; enter_planta_2                                                                          ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ; enter_planta_2 ; clk         ; -0.500       ; 1.639      ; 1.641      ;
; 0.365  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[3] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[3]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[4] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[4]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; verificador:inst06|fstate.valTemp                                                       ; verificador:inst06|fstate.valHum                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; verificador:instx|fstate.valTemp                                                        ; verificador:instx|fstate.valHum                                                                                  ; clk            ; clk         ; 0.000        ; 0.000      ; 0.523      ;
; 0.373  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[0] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[0]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2] ; lpm_counter1:inst66|lpm_counter:LPM_COUNTER_component|cntr_h9i:auto_generated|safe_q[2]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.526      ;
; 0.380  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[0]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; verificador:inst41|fstate.valK                                                          ; verificador:inst41|fstate.valTemp                                                                                ; clk            ; clk         ; 0.000        ; 0.000      ; 0.532      ;
; 0.382  ; verificador:instx|fstate.valK                                                           ; verificador:instx|fstate.valTemp                                                                                 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.534      ;
; 0.397  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[2]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.549      ;
; 0.398  ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3] ; lpm_counter2:inst21|lpm_counter:LPM_COUNTER_component|cntr_g9i:auto_generated|safe_q[3]                          ; clk            ; clk         ; 0.000        ; 0.000      ; 0.550      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_1'                                                                                                              ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.367      ;
; 0.319 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.003     ; 0.468      ;
; 0.357 ; Contador_de_0_a_5:inst|inst  ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.509      ;
; 0.423 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst  ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.003      ; 0.578      ;
; 0.467 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; -0.003     ; 0.616      ;
; 0.479 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst2 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.631      ;
; 0.505 ; Contador_de_0_a_5:inst|inst1 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.000      ; 0.657      ;
; 0.537 ; Contador_de_0_a_5:inst|inst2 ; Contador_de_0_a_5:inst|inst1 ; enter_planta_1 ; enter_planta_1 ; 0.000        ; 0.003      ; 0.692      ;
+-------+------------------------------+------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_2'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.367      ;
; 0.259 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst  ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.166      ; 0.577      ;
; 0.409 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.561      ;
; 0.429 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.166      ; 0.747      ;
; 0.475 ; Contador_de_0_a_5:inst1|inst2 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.627      ;
; 0.488 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.166     ; 0.474      ;
; 0.505 ; Contador_de_0_a_5:inst1|inst1 ; Contador_de_0_a_5:inst1|inst1 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; 0.000      ; 0.657      ;
; 0.618 ; Contador_de_0_a_5:inst1|inst  ; Contador_de_0_a_5:inst1|inst2 ; enter_planta_2 ; enter_planta_2 ; 0.000        ; -0.166     ; 0.604      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'enter_planta_3'                                                                                                                ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+
; 0.215 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.367      ;
; 0.341 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.493      ;
; 0.430 ; Contador_de_0_a_5:inst2|inst  ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.107     ; 0.475      ;
; 0.441 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst  ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.107      ; 0.700      ;
; 0.479 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.631      ;
; 0.488 ; Contador_de_0_a_5:inst2|inst2 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.107      ; 0.747      ;
; 0.497 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst1 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; 0.000      ; 0.649      ;
; 0.563 ; Contador_de_0_a_5:inst2|inst1 ; Contador_de_0_a_5:inst2|inst2 ; enter_planta_3 ; enter_planta_3 ; 0.000        ; -0.107     ; 0.608      ;
+-------+-------------------------------+-------------------------------+----------------+----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst0|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst6|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; lpm_ram_dq:inst7|altram:sram|altsyncram:ram_block|altsyncram_fh71:auto_generated|ram_block1a0~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_1'                                                                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_1 ; Rise       ; enter_planta_1               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; Contador_de_0_a_5:inst|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; enter_planta_1|combout       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_1 ; Rise       ; inst|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_2'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_2 ; Rise       ; enter_planta_2                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; Contador_de_0_a_5:inst1|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; enter_planta_2|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_2 ; Rise       ; inst1|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'enter_planta_3'                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; enter_planta_3 ; Rise       ; enter_planta_3                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst1 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; Contador_de_0_a_5:inst2|inst2 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; enter_planta_3|combout        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; enter_planta_3 ; Rise       ; inst2|inst|clk                ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.054  ; 0.054  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.003  ; 0.003  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; -0.010 ; -0.010 ; Rise       ; clk             ;
; gnd            ; clk            ; 2.984  ; 2.984  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.207 ; -0.207 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.316 ; -0.316 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.305 ; -0.305 ; Rise       ; clk             ;
; sw3            ; clk            ; -0.043 ; -0.043 ; Rise       ; clk             ;
; sw4            ; clk            ; -0.027 ; -0.027 ; Rise       ; clk             ;
; sw5            ; clk            ; -0.134 ; -0.134 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.273 ; -0.273 ; Rise       ; clk             ;
; sw7            ; clk            ; -0.115 ; -0.115 ; Rise       ; clk             ;
; sw8            ; clk            ; -0.041 ; -0.041 ; Rise       ; clk             ;
; sw9            ; clk            ; 0.548  ; 0.548  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 2.606  ; 2.606  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 2.616  ; 2.616  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 2.728  ; 2.728  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.085  ; 0.085  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.136  ; 0.136  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.149  ; 0.149  ; Rise       ; clk             ;
; gnd            ; clk            ; -1.896 ; -1.896 ; Rise       ; clk             ;
; sw0            ; clk            ; 0.598  ; 0.598  ; Rise       ; clk             ;
; sw1            ; clk            ; 0.612  ; 0.612  ; Rise       ; clk             ;
; sw2            ; clk            ; 0.632  ; 0.632  ; Rise       ; clk             ;
; sw3            ; clk            ; 0.301  ; 0.301  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.185  ; 0.185  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.442  ; 0.442  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.451  ; 0.451  ; Rise       ; clk             ;
; sw7            ; clk            ; 0.343  ; 0.343  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.247  ; 0.247  ; Rise       ; clk             ;
; sw9            ; clk            ; 0.013  ; 0.013  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -2.116 ; -2.116 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -2.063 ; -2.063 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -2.208 ; -2.208 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out30            ; clk        ; 4.674 ; 4.674 ; Rise       ; clk             ;
; Out60            ; clk        ; 4.271 ; 4.271 ; Rise       ; clk             ;
; OutN             ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; OutP             ; clk        ; 4.020 ; 4.020 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 4.783 ; 4.783 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.746 ; 4.746 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 5.050 ; 5.050 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 5.053 ; 5.053 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.665 ; 4.665 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 5.097 ; 5.097 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 5.101 ; 5.101 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 4.739 ; 4.739 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 4.781 ; 4.781 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 4.792 ; 4.792 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 4.902 ; 4.902 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 4.602 ; 4.602 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 4.918 ; 4.918 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 6.766 ; 6.766 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 7.066 ; 7.066 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 6.465 ; 6.465 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 5.838 ; 5.838 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 7.366 ; 7.366 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 4.590 ; 4.590 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 4.215 ; 4.215 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.385 ; 4.385 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out30            ; clk        ; 4.324 ; 4.324 ; Rise       ; clk             ;
; Out60            ; clk        ; 3.935 ; 3.935 ; Rise       ; clk             ;
; OutN             ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; OutP             ; clk        ; 4.020 ; 4.020 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 4.281 ; 4.281 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.305 ; 4.305 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 4.233 ; 4.233 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 4.242 ; 4.242 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.257 ; 4.257 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 4.286 ; 4.286 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 4.290 ; 4.290 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 4.372 ; 4.372 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 4.459 ; 4.459 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 4.425 ; 4.425 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 4.412 ; 4.412 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 4.343 ; 4.343 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 4.471 ; 4.471 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 5.783 ; 5.783 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 6.183 ; 6.183 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 5.970 ; 5.970 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 5.343 ; 5.343 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 6.060 ; 6.060 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 4.221 ; 4.221 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 4.004 ; 4.004 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.174 ; 4.174 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------+
; Propagation Delay                                       ;
+------------+------------------+----+-------+-------+----+
; Input Port ; Output Port      ; RR ; RF    ; FR    ; FF ;
+------------+------------------+----+-------+-------+----+
; gnd        ; OutN             ;    ; 5.830 ; 5.830 ;    ;
; gnd        ; OutP             ;    ; 5.806 ; 5.806 ;    ;
; gnd        ; output_7_seg_1_A ;    ; 4.863 ; 4.863 ;    ;
; gnd        ; output_7_seg_1_B ;    ; 4.893 ; 4.893 ;    ;
; gnd        ; output_7_seg_1_C ;    ; 5.021 ; 5.021 ;    ;
; gnd        ; output_7_seg_1_D ;    ; 5.021 ; 5.021 ;    ;
; gnd        ; output_7_seg_1_E ;    ; 5.043 ; 5.043 ;    ;
; gnd        ; output_7_seg_1_F ;    ; 5.043 ; 5.043 ;    ;
+------------+------------------+----+-------+-------+----+


+---------------------------------------------------------+
; Minimum Propagation Delay                               ;
+------------+------------------+----+-------+-------+----+
; Input Port ; Output Port      ; RR ; RF    ; FR    ; FF ;
+------------+------------------+----+-------+-------+----+
; gnd        ; OutN             ;    ; 5.830 ; 5.830 ;    ;
; gnd        ; OutP             ;    ; 5.806 ; 5.806 ;    ;
; gnd        ; output_7_seg_1_A ;    ; 4.863 ; 4.863 ;    ;
; gnd        ; output_7_seg_1_B ;    ; 4.893 ; 4.893 ;    ;
; gnd        ; output_7_seg_1_C ;    ; 5.021 ; 5.021 ;    ;
; gnd        ; output_7_seg_1_D ;    ; 5.021 ; 5.021 ;    ;
; gnd        ; output_7_seg_1_E ;    ; 5.043 ; 5.043 ;    ;
; gnd        ; output_7_seg_1_F ;    ; 5.043 ; 5.043 ;    ;
+------------+------------------+----+-------+-------+----+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.807   ; -0.149 ; N/A      ; N/A     ; -2.064              ;
;  clk             ; -4.807   ; -0.149 ; N/A      ; N/A     ; -2.064              ;
;  enter_planta_1  ; -0.674   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
;  enter_planta_2  ; -0.804   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
;  enter_planta_3  ; -0.751   ; 0.215  ; N/A      ; N/A     ; -1.469              ;
; Design-wide TNS  ; -293.136 ; -0.403 ; 0.0      ; 0.0     ; -376.084            ;
;  clk             ; -288.594 ; -0.403 ; N/A      ; N/A     ; -360.679            ;
;  enter_planta_1  ; -1.532   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
;  enter_planta_2  ; -1.240   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
;  enter_planta_3  ; -1.770   ; 0.000  ; N/A      ; N/A     ; -5.135              ;
+------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.658  ; 0.658  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.438  ; 0.438  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.442  ; 0.442  ; Rise       ; clk             ;
; gnd            ; clk            ; 5.741  ; 5.741  ; Rise       ; clk             ;
; sw0            ; clk            ; -0.207 ; -0.207 ; Rise       ; clk             ;
; sw1            ; clk            ; -0.316 ; -0.316 ; Rise       ; clk             ;
; sw2            ; clk            ; -0.305 ; -0.305 ; Rise       ; clk             ;
; sw3            ; clk            ; 0.097  ; 0.097  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.176  ; 0.176  ; Rise       ; clk             ;
; sw5            ; clk            ; -0.016 ; -0.016 ; Rise       ; clk             ;
; sw6            ; clk            ; -0.273 ; -0.273 ; Rise       ; clk             ;
; sw7            ; clk            ; 0.003  ; 0.003  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.125  ; 0.125  ; Rise       ; clk             ;
; sw9            ; clk            ; 1.682  ; 1.682  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; 5.026  ; 5.026  ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; 5.044  ; 5.044  ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; 5.357  ; 5.357  ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; enter_planta_1 ; clk            ; 0.085  ; 0.085  ; Rise       ; clk             ;
; enter_planta_2 ; clk            ; 0.136  ; 0.136  ; Rise       ; clk             ;
; enter_planta_3 ; clk            ; 0.149  ; 0.149  ; Rise       ; clk             ;
; gnd            ; clk            ; -1.896 ; -1.896 ; Rise       ; clk             ;
; sw0            ; clk            ; 1.102  ; 1.102  ; Rise       ; clk             ;
; sw1            ; clk            ; 1.125  ; 1.125  ; Rise       ; clk             ;
; sw2            ; clk            ; 1.152  ; 1.152  ; Rise       ; clk             ;
; sw3            ; clk            ; 0.495  ; 0.495  ; Rise       ; clk             ;
; sw4            ; clk            ; 0.185  ; 0.185  ; Rise       ; clk             ;
; sw5            ; clk            ; 0.701  ; 0.701  ; Rise       ; clk             ;
; sw6            ; clk            ; 0.706  ; 0.706  ; Rise       ; clk             ;
; sw7            ; clk            ; 0.559  ; 0.559  ; Rise       ; clk             ;
; sw8            ; clk            ; 0.284  ; 0.284  ; Rise       ; clk             ;
; sw9            ; clk            ; 0.013  ; 0.013  ; Rise       ; clk             ;
; vcc            ; enter_planta_1 ; -2.116 ; -2.116 ; Rise       ; enter_planta_1  ;
; vcc            ; enter_planta_2 ; -2.063 ; -2.063 ; Rise       ; enter_planta_2  ;
; vcc            ; enter_planta_3 ; -2.208 ; -2.208 ; Rise       ; enter_planta_3  ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+------------------+------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+------------+--------+--------+------------+-----------------+
; Out30            ; clk        ; 10.155 ; 10.155 ; Rise       ; clk             ;
; Out60            ; clk        ; 9.355  ; 9.355  ; Rise       ; clk             ;
; OutN             ; clk        ; 8.759  ; 8.759  ; Rise       ; clk             ;
; OutP             ; clk        ; 8.727  ; 8.727  ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 10.450 ; 10.450 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 10.402 ; 10.402 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 11.181 ; 11.181 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 11.251 ; 11.251 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 10.170 ; 10.170 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 11.318 ; 11.318 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 11.324 ; 11.324 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 10.334 ; 10.334 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 10.442 ; 10.442 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 10.387 ; 10.387 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 10.783 ; 10.783 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 9.931  ; 9.931  ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 10.813 ; 10.813 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 15.278 ; 15.278 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 15.653 ; 15.653 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 14.419 ; 14.419 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 13.164 ; 13.164 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 16.843 ; 16.843 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 10.155 ; 10.155 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 9.185  ; 9.185  ; Rise       ; clk             ;
; output_led_2     ; clk        ; 9.565  ; 9.565  ; Rise       ; clk             ;
+------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+------------------+------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+------------+-------+-------+------------+-----------------+
; Out30            ; clk        ; 4.324 ; 4.324 ; Rise       ; clk             ;
; Out60            ; clk        ; 3.935 ; 3.935 ; Rise       ; clk             ;
; OutN             ; clk        ; 4.043 ; 4.043 ; Rise       ; clk             ;
; OutP             ; clk        ; 4.020 ; 4.020 ; Rise       ; clk             ;
; output_7_seg_2_A ; clk        ; 4.281 ; 4.281 ; Rise       ; clk             ;
; output_7_seg_2_B ; clk        ; 4.305 ; 4.305 ; Rise       ; clk             ;
; output_7_seg_2_C ; clk        ; 4.233 ; 4.233 ; Rise       ; clk             ;
; output_7_seg_2_D ; clk        ; 4.242 ; 4.242 ; Rise       ; clk             ;
; output_7_seg_2_E ; clk        ; 4.257 ; 4.257 ; Rise       ; clk             ;
; output_7_seg_2_F ; clk        ; 4.286 ; 4.286 ; Rise       ; clk             ;
; output_7_seg_2_G ; clk        ; 4.290 ; 4.290 ; Rise       ; clk             ;
; output_7_seg_3_A ; clk        ; 4.372 ; 4.372 ; Rise       ; clk             ;
; output_7_seg_3_C ; clk        ; 4.459 ; 4.459 ; Rise       ; clk             ;
; output_7_seg_3_D ; clk        ; 4.425 ; 4.425 ; Rise       ; clk             ;
; output_7_seg_3_E ; clk        ; 4.412 ; 4.412 ; Rise       ; clk             ;
; output_7_seg_3_F ; clk        ; 4.343 ; 4.343 ; Rise       ; clk             ;
; output_7_seg_3_G ; clk        ; 4.471 ; 4.471 ; Rise       ; clk             ;
; output_7_seg_4_A ; clk        ; 5.783 ; 5.783 ; Rise       ; clk             ;
; output_7_seg_4_B ; clk        ; 6.183 ; 6.183 ; Rise       ; clk             ;
; output_7_seg_4_C ; clk        ; 5.970 ; 5.970 ; Rise       ; clk             ;
; output_7_seg_4_D ; clk        ; 5.343 ; 5.343 ; Rise       ; clk             ;
; output_7_seg_4_F ; clk        ; 6.060 ; 6.060 ; Rise       ; clk             ;
; output_led_0     ; clk        ; 4.221 ; 4.221 ; Rise       ; clk             ;
; output_led_1     ; clk        ; 4.004 ; 4.004 ; Rise       ; clk             ;
; output_led_2     ; clk        ; 4.174 ; 4.174 ; Rise       ; clk             ;
+------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Progagation Delay                                         ;
+------------+------------------+----+--------+--------+----+
; Input Port ; Output Port      ; RR ; RF     ; FR     ; FF ;
+------------+------------------+----+--------+--------+----+
; gnd        ; OutN             ;    ; 11.619 ; 11.619 ;    ;
; gnd        ; OutP             ;    ; 11.584 ; 11.584 ;    ;
; gnd        ; output_7_seg_1_A ;    ; 9.120  ; 9.120  ;    ;
; gnd        ; output_7_seg_1_B ;    ; 9.150  ; 9.150  ;    ;
; gnd        ; output_7_seg_1_C ;    ; 9.489  ; 9.489  ;    ;
; gnd        ; output_7_seg_1_D ;    ; 9.489  ; 9.489  ;    ;
; gnd        ; output_7_seg_1_E ;    ; 9.513  ; 9.513  ;    ;
; gnd        ; output_7_seg_1_F ;    ; 9.513  ; 9.513  ;    ;
+------------+------------------+----+--------+--------+----+


+---------------------------------------------------------+
; Minimum Progagation Delay                               ;
+------------+------------------+----+-------+-------+----+
; Input Port ; Output Port      ; RR ; RF    ; FR    ; FF ;
+------------+------------------+----+-------+-------+----+
; gnd        ; OutN             ;    ; 5.830 ; 5.830 ;    ;
; gnd        ; OutP             ;    ; 5.806 ; 5.806 ;    ;
; gnd        ; output_7_seg_1_A ;    ; 4.863 ; 4.863 ;    ;
; gnd        ; output_7_seg_1_B ;    ; 4.893 ; 4.893 ;    ;
; gnd        ; output_7_seg_1_C ;    ; 5.021 ; 5.021 ;    ;
; gnd        ; output_7_seg_1_D ;    ; 5.021 ; 5.021 ;    ;
; gnd        ; output_7_seg_1_E ;    ; 5.043 ; 5.043 ;    ;
; gnd        ; output_7_seg_1_F ;    ; 5.043 ; 5.043 ;    ;
+------------+------------------+----+-------+-------+----+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; clk            ; clk            ; 1903     ; 0        ; 0        ; 0        ;
; enter_planta_1 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_2 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_3 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_1 ; enter_planta_1 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_2 ; enter_planta_2 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_3 ; enter_planta_3 ; 9        ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; clk            ; clk            ; 1903     ; 0        ; 0        ; 0        ;
; enter_planta_1 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_2 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_3 ; clk            ; 34       ; 1        ; 0        ; 0        ;
; enter_planta_1 ; enter_planta_1 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_2 ; enter_planta_2 ; 9        ; 0        ; 0        ; 0        ;
; enter_planta_3 ; enter_planta_3 ; 9        ; 0        ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 118   ; 118  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 172   ; 172  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jun 13 13:16:25 2021
Info: Command: quartus_sta Huerta_Automatizada -c Huerta_Automatizada
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Huerta_Automatizada.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name enter_planta_1 enter_planta_1
    Info (332105): create_clock -period 1.000 -name enter_planta_3 enter_planta_3
    Info (332105): create_clock -period 1.000 -name enter_planta_2 enter_planta_2
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.807      -288.594 clk 
    Info (332119):    -0.804        -1.240 enter_planta_2 
    Info (332119):    -0.751        -1.770 enter_planta_3 
    Info (332119):    -0.674        -1.532 enter_planta_1 
Info (332146): Worst-case hold slack is 0.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.088         0.000 clk 
    Info (332119):     0.445         0.000 enter_planta_1 
    Info (332119):     0.445         0.000 enter_planta_2 
    Info (332119):     0.445         0.000 enter_planta_3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -360.679 clk 
    Info (332119):    -1.469        -5.135 enter_planta_1 
    Info (332119):    -1.469        -5.135 enter_planta_2 
    Info (332119):    -1.469        -5.135 enter_planta_3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.894
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.894      -117.018 clk 
    Info (332119):     0.262         0.000 enter_planta_2 
    Info (332119):     0.317         0.000 enter_planta_3 
    Info (332119):     0.343         0.000 enter_planta_1 
Info (332146): Worst-case hold slack is -0.149
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.149        -0.403 clk 
    Info (332119):     0.215         0.000 enter_planta_1 
    Info (332119):     0.215         0.000 enter_planta_2 
    Info (332119):     0.215         0.000 enter_planta_3 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -336.222 clk 
    Info (332119):    -1.222        -4.222 enter_planta_1 
    Info (332119):    -1.222        -4.222 enter_planta_2 
    Info (332119):    -1.222        -4.222 enter_planta_3 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Sun Jun 13 13:16:27 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


