<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>V8 Project: base-riscv-i.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">V8 Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('base-riscv-i_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">base-riscv-i.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="base-riscv-i_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright 2022 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Use of this source code is governed by a BSD-style license that can be</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// found in the LICENSE file.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160; </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#ifndef V8_CODEGEN_RISCV_BASE_RISCV_I_H_</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define V8_CODEGEN_RISCV_BASE_RISCV_I_H_</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="codegen_2assembler_8h.html">src/codegen/assembler.h</a>&quot;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base-assembler-riscv_8h.html">src/codegen/riscv/base-assembler-riscv.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="constant-riscv-i_8h.html">src/codegen/riscv/constant-riscv-i.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="register-riscv_8h.html">src/codegen/riscv/register-riscv.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8.html">v8</a> {</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html">   15</a></span>&#160;<span class="keyword">class </span><a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html">AssemblerRISCVI</a> : <span class="keyword">public</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">AssemblerRiscvBase</a> {</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; <span class="keyword">public</span>:</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a16d46459ac61bd6af53e4ffd82bcdf53">lui</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm20);</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa0992fc9a459a30834b0ae02b6043d97">auipc</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm20);</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;  <span class="comment">// Jumps</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aed66a233bacd14be4d6322278bf1b791">jal</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm20);</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">jalr</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <span class="comment">// Branches</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a73403541980845652bb74b390e3986a6">beq</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab7cc23127186343989288b9ab979a8f5">bne</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">blt</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">bge</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a79be631fb39728c9feaa93e45df8e621">bltu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aded6e02de70affecdc13601e970b2ada">bgeu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// Loads</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#add760006f5f7c48cb7706f0b1c2678a1">lb</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2547ad1de6a8e9fefbef3bd6e19d0a7f">lh</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a969e009c1998f85830e4bb1234575867">lw</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f3aea6364b753194d1a92fe05a1b41a">lbu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12245b87983621e9c786c656e20543d2">lhu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="comment">// Stores</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aeffb9d912da39ff7ad74c33b692cf0ad">sb</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> <a class="code" href="move-optimizer_8cc.html#a93b84296d9854b2ab5bd18f69c3f8768">source</a>, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> <a class="code" href="instruction-selector-ia32_8cc.html#a7971003206f2f3d97ca8b90452bc2d92">base</a>, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1e3853da0649de09252abb255a9f3393">sh</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> <a class="code" href="move-optimizer_8cc.html#a93b84296d9854b2ab5bd18f69c3f8768">source</a>, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> <a class="code" href="instruction-selector-ia32_8cc.html#a7971003206f2f3d97ca8b90452bc2d92">base</a>, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0bb9df834b847dd21b4bbc56926f527">sw</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> <a class="code" href="move-optimizer_8cc.html#a93b84296d9854b2ab5bd18f69c3f8768">source</a>, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> <a class="code" href="instruction-selector-ia32_8cc.html#a7971003206f2f3d97ca8b90452bc2d92">base</a>, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="comment">// Arithmetic with immediate</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a119d30c2572f360d8ae70cc8d65ac2ea">addi</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af925f76cc1b151d380265d5bc57337f6">slti</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a209a0263ad193121293c85487fe31d65">sltiu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab517d0d4c240a116d9f99bb617b3372a">xori</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9edeaf21b84efa5c506b374cc54918ba">ori</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a896064fcdaa2360942057f3b5bcc2300">andi</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af94594f0f04267af409a78db67bb9b71">slli</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a876b7a80081b25b299abf597a5a8a8aa">srli</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57da9a15ac3bb6964311214e42b5ab81">srai</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">// Arithmetic</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a690441d571f3fd38bff95a7832d0a152">add</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aab35a44818ec82137ab1d11c6b5208c0">sub</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aef21299539802d9e0ceac198afd4617b">sll</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9e777ac85754a922a959edb25bd58ecb">slt</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12d90a2e3d478e9d6013fefd66336532">sltu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87d592924389c4833dfe39cbfe70c5c8">xor_</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aae466853e312b068bc89066caba9d884">srl</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aff9b4c78448b8d5d8153e45c508af42e">sra</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a13e6f5aba53fd3a377083201dd1deb75">or_</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a208a9a80e0e260c91899679741e2e74f">and_</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// Other pseudo instructions that are not part of RISCV pseudo assemly</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ace4a5b606e988c755507c979fca79ee2">   67</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ace4a5b606e988c755507c979fca79ee2">nor</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rt) {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a13e6f5aba53fd3a377083201dd1deb75">or_</a>(rd, rs, rt);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa28adc90cb24dd9dba9c353657c0e9a8">not_</a>(rd, rd);</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// Memory fences</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a334690a9c5b59495b93e0fc2159257d8">fence</a>(uint8_t pred, uint8_t succ);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a30e55e16fb2ce25ac6965e0fe8485b7d">fence_tso</a>();</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// Environment call / break</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2ec49293ccc12b45197162dc5571baaf">ecall</a>();</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8531a241e7da33ae99998f1c8b9df58a">ebreak</a>();</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a93930954002f07f0dd2d50142b4bd176">   80</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a93930954002f07f0dd2d50142b4bd176">sync</a>() { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a334690a9c5b59495b93e0fc2159257d8">fence</a>(0b1111, 0b1111); }</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// This is a de facto standard (as set by GNU binutils) 32-bit unimplemented</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="comment">// instruction (i.e., it should always trap, if your implementation has</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="comment">// invalid instruction traps).</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2d7a9ab08837031589c86dcbd8f39933">unimp</a>();</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a725eef4f47f1073b5db134d165d97676">JumpOffset</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a33d89ef9aae7c7ac45bf0ea794906252">AuipcOffset</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a4609f64dda7e1b39fdbe105e43357c2f">JalrOffset</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a25efc0890b32211e13a5816cd29315c1">LoadOffset</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// Check if an instruction is a branch of some kind.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad790c77bb35afd851d4f9697652323ec">IsBranch</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab85b466dc3a9e44a2e94510eed98675b">IsNop</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7036d0118e673cacb05d812cb79dde33">IsJump</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a762b700bb17e269276454f3da5cabf7f">IsJal</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a598900545481cf7764f47d7717c2a99a">IsJalr</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a219aeb7a08de82d2dc569438dc858553">IsLui</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f1afd709dde0d10e5f7c3e14d12e734">IsAuipc</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7af9a64decd1da11daa586a01b03f586">IsAddi</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5aac7bffee46d9306ef97fef718f9bb">IsOri</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57b8fbad4fc4f8ca6fed84c2bd0787ab">IsSlli</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8806f4f7e39642d14d8c53e83e5fb39c">IsLw</a>(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">  105</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a55719019600ad1623ed7abd3613b2c94">branch_offset_helper</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>, OffsetSize::kOffset13);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  }</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5f55f8c9122b3686ae01a83c0e74cba6">  108</a></span>&#160;  <span class="keyword">inline</span> <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5f55f8c9122b3686ae01a83c0e74cba6">jump_offset</a>(<a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a55719019600ad1623ed7abd3613b2c94">branch_offset_helper</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>, OffsetSize::kOffset21);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  }</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="comment">// Branches</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab0a2ed364c3da48aecc53fdd21220f04">  113</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab0a2ed364c3da48aecc53fdd21220f04">beq</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a73403541980845652bb74b390e3986a6">beq</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ae6e7ac3bb5422db83f69d5692e8d480c">  116</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ae6e7ac3bb5422db83f69d5692e8d480c">bne</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab7cc23127186343989288b9ab979a8f5">bne</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  }</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aac1130f79451b2886f07f943d28bb212">  119</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aac1130f79451b2886f07f943d28bb212">blt</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">blt</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  }</div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac7c02717366b6e8f0142c8ae378b38f5">  122</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac7c02717366b6e8f0142c8ae378b38f5">bge</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">bge</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  }</div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aace5e91faa9480229c2b99a6e8f1671c">  125</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aace5e91faa9480229c2b99a6e8f1671c">bltu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a79be631fb39728c9feaa93e45df8e621">bltu</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  }</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a85a23eafe5b369673532981d71b8b84e">  128</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a85a23eafe5b369673532981d71b8b84e">bgeu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aded6e02de70affecdc13601e970b2ada">bgeu</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1da557c5400f1044fae1263c494dec97">  132</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1da557c5400f1044fae1263c494dec97">beqz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a73403541980845652bb74b390e3986a6">beq</a>(rs, zero_reg, imm13); }</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6245c180900ad44107d8b766740da7eb">  133</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6245c180900ad44107d8b766740da7eb">beqz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6245c180900ad44107d8b766740da7eb">beqz</a>(rs1, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>)); }</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6d1f5cc3b9573e157098c1cebb31ce7d">  134</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6d1f5cc3b9573e157098c1cebb31ce7d">bnez</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab7cc23127186343989288b9ab979a8f5">bne</a>(rs, zero_reg, imm13); }</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1183bfb987f4576ab2396028915c5bef">  135</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1183bfb987f4576ab2396028915c5bef">bnez</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1183bfb987f4576ab2396028915c5bef">bnez</a>(rs1, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>)); }</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a40102835e09edd6ab19c21dec2dabdb4">  136</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a40102835e09edd6ab19c21dec2dabdb4">blez</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">bge</a>(zero_reg, rs, imm13); }</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3c626f848a3c54b7d43516cd27c31af9">  137</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3c626f848a3c54b7d43516cd27c31af9">blez</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3c626f848a3c54b7d43516cd27c31af9">blez</a>(rs1, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>)); }</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#adcda28f1602bf299a07a084a173db4fe">  138</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#adcda28f1602bf299a07a084a173db4fe">bgez</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">bge</a>(rs, zero_reg, imm13); }</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2bfc49d049e4748f051ede9d938957b9">  139</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2bfc49d049e4748f051ede9d938957b9">bgez</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2bfc49d049e4748f051ede9d938957b9">bgez</a>(rs1, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>)); }</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5357d978903e47ea53f66caff082acd">  140</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5357d978903e47ea53f66caff082acd">bltz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">blt</a>(rs, zero_reg, imm13); }</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a206df0669f17123183e4fdb10cda360f">  141</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a206df0669f17123183e4fdb10cda360f">bltz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a206df0669f17123183e4fdb10cda360f">bltz</a>(rs1, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>)); }</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad579dff392cb1c31187b9330e5b1d966">  142</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad579dff392cb1c31187b9330e5b1d966">bgtz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">blt</a>(zero_reg, rs, imm13); }</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0ce7f1918746595606e461727a5ab73">  144</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0ce7f1918746595606e461727a5ab73">bgtz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0ce7f1918746595606e461727a5ab73">bgtz</a>(rs1, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>)); }</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f65145405dbe304c733021582771b21">  145</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f65145405dbe304c733021582771b21">bgt</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">blt</a>(rs2, rs1, imm13); }</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab9a76d0f34d4556c860f49be5d2455d3">  146</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab9a76d0f34d4556c860f49be5d2455d3">bgt</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f65145405dbe304c733021582771b21">bgt</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  }</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3e32038c7bdb69b0266f5b17d7470a4d">  149</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3e32038c7bdb69b0266f5b17d7470a4d">ble</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">bge</a>(rs2, rs1, imm13); }</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab04dc84541e54359bbfb55629b0887df">  150</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab04dc84541e54359bbfb55629b0887df">ble</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3e32038c7bdb69b0266f5b17d7470a4d">ble</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  }</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac0922c087799923772a928575d29ab6a">  153</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac0922c087799923772a928575d29ab6a">bgtu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a79be631fb39728c9feaa93e45df8e621">bltu</a>(rs2, rs1, imm13);</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  }</div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9c07c738d40849a193b9d34e21fc0f45">  156</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9c07c738d40849a193b9d34e21fc0f45">bgtu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac0922c087799923772a928575d29ab6a">bgtu</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  }</div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab6392b26dccb498d439532e3d7614479">  159</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab6392b26dccb498d439532e3d7614479">bleu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm13) {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aded6e02de70affecdc13601e970b2ada">bgeu</a>(rs2, rs1, imm13);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  }</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3096dbf7b575a16c244117558b0ebd08">  162</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3096dbf7b575a16c244117558b0ebd08">bleu</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) {</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab6392b26dccb498d439532e3d7614479">bleu</a>(rs1, rs2, <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">branch_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>));</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  }</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aadd6af02c7ddf7ae71b90e6f086f06c8">  166</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aadd6af02c7ddf7ae71b90e6f086f06c8">j</a>(<a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm21) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aed66a233bacd14be4d6322278bf1b791">jal</a>(zero_reg, imm21); }</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#acbc3c630f00c2e532cd3c2fe3f001deb">  167</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#acbc3c630f00c2e532cd3c2fe3f001deb">j</a>(<a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#acbc3c630f00c2e532cd3c2fe3f001deb">j</a>(<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5f55f8c9122b3686ae01a83c0e74cba6">jump_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>)); }</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8582238cdec4515f9f70c73105658da1">  168</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8582238cdec4515f9f70c73105658da1">b</a>(<a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aadd6af02c7ddf7ae71b90e6f086f06c8">j</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>); }</div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aea3814c40260c13ed037dfa80fe89ff7">  169</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aea3814c40260c13ed037dfa80fe89ff7">jal</a>(<a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm21) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aea3814c40260c13ed037dfa80fe89ff7">jal</a>(ra, imm21); }</div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a160a9fb298eb2a3e4ed6bba1be19211f">  170</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a160a9fb298eb2a3e4ed6bba1be19211f">jal</a>(<a class="code" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a160a9fb298eb2a3e4ed6bba1be19211f">jal</a>(<a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5f55f8c9122b3686ae01a83c0e74cba6">jump_offset</a>(<a class="code" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>)); }</div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#acf30836e0d2353b23938973b58e401a7">  171</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#acf30836e0d2353b23938973b58e401a7">jr</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">jalr</a>(zero_reg, rs, 0); }</div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#accf4cd04832c046881f89a845a59dddb">  172</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#accf4cd04832c046881f89a845a59dddb">jr</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm12) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">jalr</a>(zero_reg, rs, imm12); }</div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5610850b0ccb52b2e750a38f4952014e">  173</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5610850b0ccb52b2e750a38f4952014e">jalr</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs, <a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> imm12) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5610850b0ccb52b2e750a38f4952014e">jalr</a>(ra, rs, imm12); }</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af4762fd9fcefca514bbc77cda5da2dfa">  174</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af4762fd9fcefca514bbc77cda5da2dfa">jalr</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#af4762fd9fcefca514bbc77cda5da2dfa">jalr</a>(ra, rs, 0); }</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a32d23e8b6909fccdff19b322b5c1d7b8">  175</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a32d23e8b6909fccdff19b322b5c1d7b8">ret</a>() { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">jalr</a>(zero_reg, ra, 0); }</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87ba7a40ad674312b8c784fcfe3ecf60">  176</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87ba7a40ad674312b8c784fcfe3ecf60">call</a>(<a class="code" href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">int32_t</a> <a class="code" href="instruction-selector-ia32_8cc.html#a97bd6c077f3c7769f575b82988b9b668">offset</a>) {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa0992fc9a459a30834b0ae02b6043d97">auipc</a>(ra, (<a class="code" href="instruction-selector-ia32_8cc.html#a97bd6c077f3c7769f575b82988b9b668">offset</a> &gt;&gt; 12) + ((<a class="code" href="instruction-selector-ia32_8cc.html#a97bd6c077f3c7769f575b82988b9b668">offset</a> &amp; 0x800) &gt;&gt; 11));</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">jalr</a>(ra, ra, <a class="code" href="instruction-selector-ia32_8cc.html#a97bd6c077f3c7769f575b82988b9b668">offset</a> &lt;&lt; 20 &gt;&gt; 20);</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2062df76e512c9cc13dac3ada2e7f2c1">  181</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2062df76e512c9cc13dac3ada2e7f2c1">mv</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a119d30c2572f360d8ae70cc8d65ac2ea">addi</a>(rd, rs, 0); }</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa28adc90cb24dd9dba9c353657c0e9a8">  182</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa28adc90cb24dd9dba9c353657c0e9a8">not_</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab517d0d4c240a116d9f99bb617b3372a">xori</a>(rd, rs, -1); }</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ae0c2e356fbd300f875f8a582764ca414">  183</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#ae0c2e356fbd300f875f8a582764ca414">neg</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#aab35a44818ec82137ab1d11c6b5208c0">sub</a>(rd, zero_reg, rs); }</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a381866c8baab49af354967b31ea15ad0">  184</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a381866c8baab49af354967b31ea15ad0">seqz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a209a0263ad193121293c85487fe31d65">sltiu</a>(rd, rs, 1); }</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a21a72d35143fda865eb1cfafff5d436c">  185</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a21a72d35143fda865eb1cfafff5d436c">snez</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12d90a2e3d478e9d6013fefd66336532">sltu</a>(rd, zero_reg, rs); }</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a00181666efd7811d920d8b1b1531c81c">  186</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a00181666efd7811d920d8b1b1531c81c">sltz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9e777ac85754a922a959edb25bd58ecb">slt</a>(rd, rs, zero_reg); }</div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8024e636f25e9fa87389f9d35a989edb">  187</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8024e636f25e9fa87389f9d35a989edb">sgtz</a>(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { <a class="code" href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9e777ac85754a922a959edb25bd58ecb">slt</a>(rd, zero_reg, rs); }</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#if V8_TARGET_ARCH_RISCV64</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keywordtype">void</span> lwu(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">void</span> ld(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordtype">void</span> sd(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> <a class="code" href="move-optimizer_8cc.html#a93b84296d9854b2ab5bd18f69c3f8768">source</a>, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> <a class="code" href="instruction-selector-ia32_8cc.html#a7971003206f2f3d97ca8b90452bc2d92">base</a>, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordtype">void</span> addiw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">int16_t</a> imm12);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">void</span> slliw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keywordtype">void</span> srliw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordtype">void</span> sraiw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordtype">void</span> addw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordtype">void</span> subw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordtype">void</span> sllw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordtype">void</span> srlw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordtype">void</span> sraw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">void</span> negw(<a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code" href="classv8_1_1internal_1_1Register.html">Register</a> rs) { subw(rd, zero_reg, rs); }</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keywordtype">void</span> sext_w(<a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rd, <a class="code" href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">Register</a> rs) { addiw(rd, rs, 0); }</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160; </div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> IsAddiw(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> IsLd(<a class="code" href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">Instr</a> <a class="code" href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a>);</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;};</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;}  <span class="comment">// namespace internal</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}  <span class="comment">// namespace v8</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">// V8_CODEGEN_RISCV_BASE_RISCV_I_H_</span></div>
<div class="ttc" id="abase-assembler-riscv_8h_html"><div class="ttname"><a href="base-assembler-riscv_8h.html">base-assembler-riscv.h</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html">v8::internal::AssemblerRISCVI</a></div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:15</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a00181666efd7811d920d8b1b1531c81c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a00181666efd7811d920d8b1b1531c81c">v8::internal::AssemblerRISCVI::sltz</a></div><div class="ttdeci">void sltz(Register rd, Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:186</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a1183bfb987f4576ab2396028915c5bef"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1183bfb987f4576ab2396028915c5bef">v8::internal::AssemblerRISCVI::bnez</a></div><div class="ttdeci">void bnez(Register rs1, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:135</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a119d30c2572f360d8ae70cc8d65ac2ea"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a119d30c2572f360d8ae70cc8d65ac2ea">v8::internal::AssemblerRISCVI::addi</a></div><div class="ttdeci">void addi(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:101</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a12245b87983621e9c786c656e20543d2"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12245b87983621e9c786c656e20543d2">v8::internal::AssemblerRISCVI::lhu</a></div><div class="ttdeci">void lhu(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:81</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a12d90a2e3d478e9d6013fefd66336532"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a12d90a2e3d478e9d6013fefd66336532">v8::internal::AssemblerRISCVI::sltu</a></div><div class="ttdeci">void sltu(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:155</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a13e6f5aba53fd3a377083201dd1deb75"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a13e6f5aba53fd3a377083201dd1deb75">v8::internal::AssemblerRISCVI::or_</a></div><div class="ttdeci">void or_(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:171</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a1581a8f1cb2e433a36033f134e4c71af"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1581a8f1cb2e433a36033f134e4c71af">v8::internal::AssemblerRISCVI::blt</a></div><div class="ttdeci">void blt(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:43</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a160a9fb298eb2a3e4ed6bba1be19211f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a160a9fb298eb2a3e4ed6bba1be19211f">v8::internal::AssemblerRISCVI::jal</a></div><div class="ttdeci">void jal(Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:170</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a16d46459ac61bd6af53e4ffd82bcdf53"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a16d46459ac61bd6af53e4ffd82bcdf53">v8::internal::AssemblerRISCVI::lui</a></div><div class="ttdeci">void lui(Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:9</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a1da557c5400f1044fae1263c494dec97"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1da557c5400f1044fae1263c494dec97">v8::internal::AssemblerRISCVI::beqz</a></div><div class="ttdeci">void beqz(Register rs, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:132</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a1e3853da0649de09252abb255a9f3393"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a1e3853da0649de09252abb255a9f3393">v8::internal::AssemblerRISCVI::sh</a></div><div class="ttdeci">void sh(Register source, Register base, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:91</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a2062df76e512c9cc13dac3ada2e7f2c1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2062df76e512c9cc13dac3ada2e7f2c1">v8::internal::AssemblerRISCVI::mv</a></div><div class="ttdeci">void mv(Register rd, Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:181</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a206df0669f17123183e4fdb10cda360f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a206df0669f17123183e4fdb10cda360f">v8::internal::AssemblerRISCVI::bltz</a></div><div class="ttdeci">void bltz(Register rs1, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:141</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a208a9a80e0e260c91899679741e2e74f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a208a9a80e0e260c91899679741e2e74f">v8::internal::AssemblerRISCVI::and_</a></div><div class="ttdeci">void and_(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:175</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a209a0263ad193121293c85487fe31d65"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a209a0263ad193121293c85487fe31d65">v8::internal::AssemblerRISCVI::sltiu</a></div><div class="ttdeci">void sltiu(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:109</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a219aeb7a08de82d2dc569438dc858553"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a219aeb7a08de82d2dc569438dc858553">v8::internal::AssemblerRISCVI::IsLui</a></div><div class="ttdeci">static bool IsLui(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:228</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a21a72d35143fda865eb1cfafff5d436c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a21a72d35143fda865eb1cfafff5d436c">v8::internal::AssemblerRISCVI::snez</a></div><div class="ttdeci">void snez(Register rd, Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:185</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a2547ad1de6a8e9fefbef3bd6e19d0a7f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2547ad1de6a8e9fefbef3bd6e19d0a7f">v8::internal::AssemblerRISCVI::lh</a></div><div class="ttdeci">void lh(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:69</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a25efc0890b32211e13a5816cd29315c1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a25efc0890b32211e13a5816cd29315c1">v8::internal::AssemblerRISCVI::LoadOffset</a></div><div class="ttdeci">static int LoadOffset(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:267</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a2bfc49d049e4748f051ede9d938957b9"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2bfc49d049e4748f051ede9d938957b9">v8::internal::AssemblerRISCVI::bgez</a></div><div class="ttdeci">void bgez(Register rs1, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:139</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a2d7a9ab08837031589c86dcbd8f39933"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2d7a9ab08837031589c86dcbd8f39933">v8::internal::AssemblerRISCVI::unimp</a></div><div class="ttdeci">void unimp()</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:205</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a2ec49293ccc12b45197162dc5571baaf"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a2ec49293ccc12b45197162dc5571baaf">v8::internal::AssemblerRISCVI::ecall</a></div><div class="ttdeci">void ecall()</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:194</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a3096dbf7b575a16c244117558b0ebd08"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3096dbf7b575a16c244117558b0ebd08">v8::internal::AssemblerRISCVI::bleu</a></div><div class="ttdeci">void bleu(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:162</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a30e55e16fb2ce25ac6965e0fe8485b7d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a30e55e16fb2ce25ac6965e0fe8485b7d">v8::internal::AssemblerRISCVI::fence_tso</a></div><div class="ttdeci">void fence_tso()</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:187</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a32d23e8b6909fccdff19b322b5c1d7b8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a32d23e8b6909fccdff19b322b5c1d7b8">v8::internal::AssemblerRISCVI::ret</a></div><div class="ttdeci">void ret()</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:175</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a334690a9c5b59495b93e0fc2159257d8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a334690a9c5b59495b93e0fc2159257d8">v8::internal::AssemblerRISCVI::fence</a></div><div class="ttdeci">void fence(uint8_t pred, uint8_t succ)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:181</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a33d89ef9aae7c7ac45bf0ea794906252"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a33d89ef9aae7c7ac45bf0ea794906252">v8::internal::AssemblerRISCVI::AuipcOffset</a></div><div class="ttdeci">static int AuipcOffset(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:257</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a381866c8baab49af354967b31ea15ad0"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a381866c8baab49af354967b31ea15ad0">v8::internal::AssemblerRISCVI::seqz</a></div><div class="ttdeci">void seqz(Register rd, Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:184</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a3c626f848a3c54b7d43516cd27c31af9"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3c626f848a3c54b7d43516cd27c31af9">v8::internal::AssemblerRISCVI::blez</a></div><div class="ttdeci">void blez(Register rs1, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:137</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a3e32038c7bdb69b0266f5b17d7470a4d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a3e32038c7bdb69b0266f5b17d7470a4d">v8::internal::AssemblerRISCVI::ble</a></div><div class="ttdeci">void ble(Register rs1, Register rs2, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:149</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a40102835e09edd6ab19c21dec2dabdb4"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a40102835e09edd6ab19c21dec2dabdb4">v8::internal::AssemblerRISCVI::blez</a></div><div class="ttdeci">void blez(Register rs, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:136</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a4609f64dda7e1b39fdbe105e43357c2f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a4609f64dda7e1b39fdbe105e43357c2f">v8::internal::AssemblerRISCVI::JalrOffset</a></div><div class="ttdeci">static int JalrOffset(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:251</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a5610850b0ccb52b2e750a38f4952014e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5610850b0ccb52b2e750a38f4952014e">v8::internal::AssemblerRISCVI::jalr</a></div><div class="ttdeci">void jalr(Register rs, int32_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:173</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a57b8fbad4fc4f8ca6fed84c2bd0787ab"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57b8fbad4fc4f8ca6fed84c2bd0787ab">v8::internal::AssemblerRISCVI::IsSlli</a></div><div class="ttdeci">static bool IsSlli(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:240</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a57da9a15ac3bb6964311214e42b5ab81"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a57da9a15ac3bb6964311214e42b5ab81">v8::internal::AssemblerRISCVI::srai</a></div><div class="ttdeci">void srai(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:133</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a598900545481cf7764f47d7717c2a99a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a598900545481cf7764f47d7717c2a99a">v8::internal::AssemblerRISCVI::IsJalr</a></div><div class="ttdeci">static bool IsJalr(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:224</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a5f55f8c9122b3686ae01a83c0e74cba6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a5f55f8c9122b3686ae01a83c0e74cba6">v8::internal::AssemblerRISCVI::jump_offset</a></div><div class="ttdeci">int32_t jump_offset(Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:108</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a6245c180900ad44107d8b766740da7eb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6245c180900ad44107d8b766740da7eb">v8::internal::AssemblerRISCVI::beqz</a></div><div class="ttdeci">void beqz(Register rs1, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:133</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a655b570e555decdc34a320eb9fabbcbd"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a655b570e555decdc34a320eb9fabbcbd">v8::internal::AssemblerRISCVI::jalr</a></div><div class="ttdeci">void jalr(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:25</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a690441d571f3fd38bff95a7832d0a152"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a690441d571f3fd38bff95a7832d0a152">v8::internal::AssemblerRISCVI::add</a></div><div class="ttdeci">void add(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:139</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a6d1f5cc3b9573e157098c1cebb31ce7d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a6d1f5cc3b9573e157098c1cebb31ce7d">v8::internal::AssemblerRISCVI::bnez</a></div><div class="ttdeci">void bnez(Register rs, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:134</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a7036d0118e673cacb05d812cb79dde33"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7036d0118e673cacb05d812cb79dde33">v8::internal::AssemblerRISCVI::IsJump</a></div><div class="ttdeci">static bool IsJump(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:213</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a725eef4f47f1073b5db134d165d97676"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a725eef4f47f1073b5db134d165d97676">v8::internal::AssemblerRISCVI::JumpOffset</a></div><div class="ttdeci">static int JumpOffset(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:244</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a73403541980845652bb74b390e3986a6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a73403541980845652bb74b390e3986a6">v8::internal::AssemblerRISCVI::beq</a></div><div class="ttdeci">void beq(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:33</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a762b700bb17e269276454f3da5cabf7f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a762b700bb17e269276454f3da5cabf7f">v8::internal::AssemblerRISCVI::IsJal</a></div><div class="ttdeci">static bool IsJal(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:220</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a79be631fb39728c9feaa93e45df8e621"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a79be631fb39728c9feaa93e45df8e621">v8::internal::AssemblerRISCVI::bltu</a></div><div class="ttdeci">void bltu(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:53</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a7af9a64decd1da11daa586a01b03f586"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a7af9a64decd1da11daa586a01b03f586">v8::internal::AssemblerRISCVI::IsAddi</a></div><div class="ttdeci">static bool IsAddi(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:234</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a8024e636f25e9fa87389f9d35a989edb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8024e636f25e9fa87389f9d35a989edb">v8::internal::AssemblerRISCVI::sgtz</a></div><div class="ttdeci">void sgtz(Register rd, Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:187</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a8531a241e7da33ae99998f1c8b9df58a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8531a241e7da33ae99998f1c8b9df58a">v8::internal::AssemblerRISCVI::ebreak</a></div><div class="ttdeci">void ebreak()</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:198</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a8582238cdec4515f9f70c73105658da1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8582238cdec4515f9f70c73105658da1">v8::internal::AssemblerRISCVI::b</a></div><div class="ttdeci">void b(Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:168</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a85a23eafe5b369673532981d71b8b84e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a85a23eafe5b369673532981d71b8b84e">v8::internal::AssemblerRISCVI::bgeu</a></div><div class="ttdeci">void bgeu(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:128</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a876b7a80081b25b299abf597a5a8a8aa"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a876b7a80081b25b299abf597a5a8a8aa">v8::internal::AssemblerRISCVI::srli</a></div><div class="ttdeci">void srli(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:129</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a87ba7a40ad674312b8c784fcfe3ecf60"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87ba7a40ad674312b8c784fcfe3ecf60">v8::internal::AssemblerRISCVI::call</a></div><div class="ttdeci">void call(int32_t offset)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:176</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a87d592924389c4833dfe39cbfe70c5c8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a87d592924389c4833dfe39cbfe70c5c8">v8::internal::AssemblerRISCVI::xor_</a></div><div class="ttdeci">void xor_(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:159</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a8806f4f7e39642d14d8c53e83e5fb39c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a8806f4f7e39642d14d8c53e83e5fb39c">v8::internal::AssemblerRISCVI::IsLw</a></div><div class="ttdeci">static bool IsLw(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:263</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a896064fcdaa2360942057f3b5bcc2300"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a896064fcdaa2360942057f3b5bcc2300">v8::internal::AssemblerRISCVI::andi</a></div><div class="ttdeci">void andi(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:121</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a93930954002f07f0dd2d50142b4bd176"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a93930954002f07f0dd2d50142b4bd176">v8::internal::AssemblerRISCVI::sync</a></div><div class="ttdeci">void sync()</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:80</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a969e009c1998f85830e4bb1234575867"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a969e009c1998f85830e4bb1234575867">v8::internal::AssemblerRISCVI::lw</a></div><div class="ttdeci">void lw(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:73</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9c07c738d40849a193b9d34e21fc0f45"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9c07c738d40849a193b9d34e21fc0f45">v8::internal::AssemblerRISCVI::bgtu</a></div><div class="ttdeci">void bgtu(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:156</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9e777ac85754a922a959edb25bd58ecb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9e777ac85754a922a959edb25bd58ecb">v8::internal::AssemblerRISCVI::slt</a></div><div class="ttdeci">void slt(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:151</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9edeaf21b84efa5c506b374cc54918ba"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9edeaf21b84efa5c506b374cc54918ba">v8::internal::AssemblerRISCVI::ori</a></div><div class="ttdeci">void ori(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:117</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9f1afd709dde0d10e5f7c3e14d12e734"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f1afd709dde0d10e5f7c3e14d12e734">v8::internal::AssemblerRISCVI::IsAuipc</a></div><div class="ttdeci">static bool IsAuipc(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:231</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9f3aea6364b753194d1a92fe05a1b41a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f3aea6364b753194d1a92fe05a1b41a">v8::internal::AssemblerRISCVI::lbu</a></div><div class="ttdeci">void lbu(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:77</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_a9f65145405dbe304c733021582771b21"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#a9f65145405dbe304c733021582771b21">v8::internal::AssemblerRISCVI::bgt</a></div><div class="ttdeci">void bgt(Register rs1, Register rs2, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:145</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aa0992fc9a459a30834b0ae02b6043d97"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa0992fc9a459a30834b0ae02b6043d97">v8::internal::AssemblerRISCVI::auipc</a></div><div class="ttdeci">void auipc(Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:13</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aa124df480c47061a855ddbae2f8625e5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa124df480c47061a855ddbae2f8625e5">v8::internal::AssemblerRISCVI::branch_offset</a></div><div class="ttdeci">int32_t branch_offset(Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:105</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aa28adc90cb24dd9dba9c353657c0e9a8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aa28adc90cb24dd9dba9c353657c0e9a8">v8::internal::AssemblerRISCVI::not_</a></div><div class="ttdeci">void not_(Register rd, Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:182</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aab35a44818ec82137ab1d11c6b5208c0"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aab35a44818ec82137ab1d11c6b5208c0">v8::internal::AssemblerRISCVI::sub</a></div><div class="ttdeci">void sub(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:143</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aac1130f79451b2886f07f943d28bb212"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aac1130f79451b2886f07f943d28bb212">v8::internal::AssemblerRISCVI::blt</a></div><div class="ttdeci">void blt(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:119</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aace5e91faa9480229c2b99a6e8f1671c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aace5e91faa9480229c2b99a6e8f1671c">v8::internal::AssemblerRISCVI::bltu</a></div><div class="ttdeci">void bltu(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:125</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aadd6af02c7ddf7ae71b90e6f086f06c8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aadd6af02c7ddf7ae71b90e6f086f06c8">v8::internal::AssemblerRISCVI::j</a></div><div class="ttdeci">void j(int32_t imm21)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:166</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aae466853e312b068bc89066caba9d884"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aae466853e312b068bc89066caba9d884">v8::internal::AssemblerRISCVI::srl</a></div><div class="ttdeci">void srl(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:163</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab04dc84541e54359bbfb55629b0887df"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab04dc84541e54359bbfb55629b0887df">v8::internal::AssemblerRISCVI::ble</a></div><div class="ttdeci">void ble(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:150</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab0a2ed364c3da48aecc53fdd21220f04"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab0a2ed364c3da48aecc53fdd21220f04">v8::internal::AssemblerRISCVI::beq</a></div><div class="ttdeci">void beq(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:113</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab517d0d4c240a116d9f99bb617b3372a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab517d0d4c240a116d9f99bb617b3372a">v8::internal::AssemblerRISCVI::xori</a></div><div class="ttdeci">void xori(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:113</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab6392b26dccb498d439532e3d7614479"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab6392b26dccb498d439532e3d7614479">v8::internal::AssemblerRISCVI::bleu</a></div><div class="ttdeci">void bleu(Register rs1, Register rs2, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:159</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab7cc23127186343989288b9ab979a8f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab7cc23127186343989288b9ab979a8f5">v8::internal::AssemblerRISCVI::bne</a></div><div class="ttdeci">void bne(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:38</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab85b466dc3a9e44a2e94510eed98675b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab85b466dc3a9e44a2e94510eed98675b">v8::internal::AssemblerRISCVI::IsNop</a></div><div class="ttdeci">static bool IsNop(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:218</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ab9a76d0f34d4556c860f49be5d2455d3"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ab9a76d0f34d4556c860f49be5d2455d3">v8::internal::AssemblerRISCVI::bgt</a></div><div class="ttdeci">void bgt(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:146</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ac0922c087799923772a928575d29ab6a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac0922c087799923772a928575d29ab6a">v8::internal::AssemblerRISCVI::bgtu</a></div><div class="ttdeci">void bgtu(Register rs1, Register rs2, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:153</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ac5357d978903e47ea53f66caff082acd"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5357d978903e47ea53f66caff082acd">v8::internal::AssemblerRISCVI::bltz</a></div><div class="ttdeci">void bltz(Register rs, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:140</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ac5aac7bffee46d9306ef97fef718f9bb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac5aac7bffee46d9306ef97fef718f9bb">v8::internal::AssemblerRISCVI::IsOri</a></div><div class="ttdeci">static bool IsOri(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:237</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ac7c02717366b6e8f0142c8ae378b38f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ac7c02717366b6e8f0142c8ae378b38f5">v8::internal::AssemblerRISCVI::bge</a></div><div class="ttdeci">void bge(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:122</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_acbc3c630f00c2e532cd3c2fe3f001deb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#acbc3c630f00c2e532cd3c2fe3f001deb">v8::internal::AssemblerRISCVI::j</a></div><div class="ttdeci">void j(Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:167</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_accf4cd04832c046881f89a845a59dddb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#accf4cd04832c046881f89a845a59dddb">v8::internal::AssemblerRISCVI::jr</a></div><div class="ttdeci">void jr(Register rs, int32_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:172</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ace4a5b606e988c755507c979fca79ee2"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ace4a5b606e988c755507c979fca79ee2">v8::internal::AssemblerRISCVI::nor</a></div><div class="ttdeci">void nor(Register rd, Register rs, Register rt)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:67</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_acf30836e0d2353b23938973b58e401a7"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#acf30836e0d2353b23938973b58e401a7">v8::internal::AssemblerRISCVI::jr</a></div><div class="ttdeci">void jr(Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:171</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ad0bb9df834b847dd21b4bbc56926f527"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0bb9df834b847dd21b4bbc56926f527">v8::internal::AssemblerRISCVI::sw</a></div><div class="ttdeci">void sw(Register source, Register base, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:95</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ad0ce7f1918746595606e461727a5ab73"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad0ce7f1918746595606e461727a5ab73">v8::internal::AssemblerRISCVI::bgtz</a></div><div class="ttdeci">void bgtz(Register rs1, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:144</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ad17e3f99a3e72908c390e9f3cfc9805a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad17e3f99a3e72908c390e9f3cfc9805a">v8::internal::AssemblerRISCVI::bge</a></div><div class="ttdeci">void bge(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:48</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ad579dff392cb1c31187b9330e5b1d966"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad579dff392cb1c31187b9330e5b1d966">v8::internal::AssemblerRISCVI::bgtz</a></div><div class="ttdeci">void bgtz(Register rs, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:142</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ad790c77bb35afd851d4f9697652323ec"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ad790c77bb35afd851d4f9697652323ec">v8::internal::AssemblerRISCVI::IsBranch</a></div><div class="ttdeci">static bool IsBranch(Instr instr)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:209</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_adcda28f1602bf299a07a084a173db4fe"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#adcda28f1602bf299a07a084a173db4fe">v8::internal::AssemblerRISCVI::bgez</a></div><div class="ttdeci">void bgez(Register rs, int16_t imm13)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:138</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_add760006f5f7c48cb7706f0b1c2678a1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#add760006f5f7c48cb7706f0b1c2678a1">v8::internal::AssemblerRISCVI::lb</a></div><div class="ttdeci">void lb(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:65</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aded6e02de70affecdc13601e970b2ada"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aded6e02de70affecdc13601e970b2ada">v8::internal::AssemblerRISCVI::bgeu</a></div><div class="ttdeci">void bgeu(Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:58</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ae0c2e356fbd300f875f8a582764ca414"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ae0c2e356fbd300f875f8a582764ca414">v8::internal::AssemblerRISCVI::neg</a></div><div class="ttdeci">void neg(Register rd, Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:183</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_ae6e7ac3bb5422db83f69d5692e8d480c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#ae6e7ac3bb5422db83f69d5692e8d480c">v8::internal::AssemblerRISCVI::bne</a></div><div class="ttdeci">void bne(Register rs1, Register rs2, Label *L)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:116</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aea3814c40260c13ed037dfa80fe89ff7"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aea3814c40260c13ed037dfa80fe89ff7">v8::internal::AssemblerRISCVI::jal</a></div><div class="ttdeci">void jal(int32_t imm21)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:169</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aed66a233bacd14be4d6322278bf1b791"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aed66a233bacd14be4d6322278bf1b791">v8::internal::AssemblerRISCVI::jal</a></div><div class="ttdeci">void jal(Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:19</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aef21299539802d9e0ceac198afd4617b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aef21299539802d9e0ceac198afd4617b">v8::internal::AssemblerRISCVI::sll</a></div><div class="ttdeci">void sll(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:147</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aeffb9d912da39ff7ad74c33b692cf0ad"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aeffb9d912da39ff7ad74c33b692cf0ad">v8::internal::AssemblerRISCVI::sb</a></div><div class="ttdeci">void sb(Register source, Register base, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:87</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_af4762fd9fcefca514bbc77cda5da2dfa"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#af4762fd9fcefca514bbc77cda5da2dfa">v8::internal::AssemblerRISCVI::jalr</a></div><div class="ttdeci">void jalr(Register rs)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.h:174</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_af925f76cc1b151d380265d5bc57337f6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#af925f76cc1b151d380265d5bc57337f6">v8::internal::AssemblerRISCVI::slti</a></div><div class="ttdeci">void slti(Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:105</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_af94594f0f04267af409a78db67bb9b71"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#af94594f0f04267af409a78db67bb9b71">v8::internal::AssemblerRISCVI::slli</a></div><div class="ttdeci">void slli(Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:125</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRISCVI_html_aff9b4c78448b8d5d8153e45c508af42e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRISCVI.html#aff9b4c78448b8d5d8153e45c508af42e">v8::internal::AssemblerRISCVI::sra</a></div><div class="ttdeci">void sra(Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition:</b> base-riscv-i.cc:167</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></div><div class="ttdef"><b>Definition:</b> base-assembler-riscv.h:63</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a55719019600ad1623ed7abd3613b2c94"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a55719019600ad1623ed7abd3613b2c94">v8::internal::AssemblerRiscvBase::branch_offset_helper</a></div><div class="ttdeci">virtual int32_t branch_offset_helper(Label *L, OffsetSize bits)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Label_html"><div class="ttname"><a href="classv8_1_1internal_1_1Label.html">v8::internal::Label</a></div><div class="ttdef"><b>Definition:</b> label.h:19</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition:</b> register-arm.h:70</div></div>
<div class="ttc" id="acodegen_2assembler_8h_html"><div class="ttname"><a href="codegen_2assembler_8h.html">assembler.h</a></div></div>
<div class="ttc" id="aconstant-riscv-i_8h_html"><div class="ttname"><a href="constant-riscv-i_8h.html">constant-riscv-i.h</a></div></div>
<div class="ttc" id="ainstruction-selector-ia32_8cc_html_a7971003206f2f3d97ca8b90452bc2d92"><div class="ttname"><a href="instruction-selector-ia32_8cc.html#a7971003206f2f3d97ca8b90452bc2d92">base</a></div><div class="ttdeci">OpIndex base</div><div class="ttdef"><b>Definition:</b> instruction-selector-ia32.cc:64</div></div>
<div class="ttc" id="ainstruction-selector-ia32_8cc_html_a97bd6c077f3c7769f575b82988b9b668"><div class="ttname"><a href="instruction-selector-ia32_8cc.html#a97bd6c077f3c7769f575b82988b9b668">offset</a></div><div class="ttdeci">int32_t offset</div><div class="ttdef"><b>Definition:</b> instruction-selector-ia32.cc:66</div></div>
<div class="ttc" id="ajump-threading_8cc_html_a0a0af5b095a4cca0e42ca82256441999"><div class="ttname"><a href="jump-threading_8cc.html#a0a0af5b095a4cca0e42ca82256441999">instr</a></div><div class="ttdeci">Instruction * instr</div><div class="ttdef"><b>Definition:</b> jump-threading.cc:63</div></div>
<div class="ttc" id="amove-optimizer_8cc_html_a93b84296d9854b2ab5bd18f69c3f8768"><div class="ttname"><a href="move-optimizer_8cc.html#a93b84296d9854b2ab5bd18f69c3f8768">source</a></div><div class="ttdeci">InstructionOperand source</div><div class="ttdef"><b>Definition:</b> move-optimizer.cc:16</div></div>
<div class="ttc" id="anamespaceunibrow_html_a511cc0636aed6a00d37d3e7cc0ec4e7c"><div class="ttname"><a href="namespaceunibrow.html#a511cc0636aed6a00d37d3e7cc0ec4e7c">unibrow::int16_t</a></div><div class="ttdeci">signed short int16_t</div><div class="ttdef"><b>Definition:</b> unicode.cc:40</div></div>
<div class="ttc" id="anamespaceunibrow_html_ab0275d47f9778d486eafe88b18c5851d"><div class="ttname"><a href="namespaceunibrow.html#ab0275d47f9778d486eafe88b18c5851d">unibrow::int32_t</a></div><div class="ttdeci">int int32_t</div><div class="ttdef"><b>Definition:</b> unicode.cc:42</div></div>
<div class="ttc" id="anamespacev8_1_1internal_1_1ETWJITInterface_html_a6782da00e5166055555c65db3a9ec7eb"><div class="ttname"><a href="namespacev8_1_1internal_1_1ETWJITInterface.html#a6782da00e5166055555c65db3a9ec7eb">v8::internal::ETWJITInterface::Register</a></div><div class="ttdeci">void Register()</div><div class="ttdef"><b>Definition:</b> etw-jit-win.cc:187</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a3324b07f01a8527a75c5c72a4c09d9d9"><div class="ttname"><a href="namespacev8_1_1internal.html#a3324b07f01a8527a75c5c72a4c09d9d9">v8::internal::Instr</a></div><div class="ttdeci">int32_t Instr</div><div class="ttdef"><b>Definition:</b> constants-arm.h:138</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition:</b> wasm-objects-inl.h:453</div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a68432e0286fadb63d524e475affa65fb"><div class="ttname"><a href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">v8::internal::L</a></div><div class="ttdeci">constexpr int L</div><div class="ttdef"><b>Definition:</b> constants-arm.h:174</div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdef"><b>Definition:</b> api-arguments-inl.h:19</div></div>
<div class="ttc" id="aregister-riscv_8h_html"><div class="ttname"><a href="register-riscv_8h.html">register-riscv.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_71ee8ddd0c9f64e069464bdef6fc22a8.html">V8SourceCode</a></li><li class="navelem"><a class="el" href="dir_b2ef5f18f12fc37f860c5e42891bbe61.html">src</a></li><li class="navelem"><a class="el" href="dir_3cc1b0fd881486b973e2908dd5b736bc.html">codegen</a></li><li class="navelem"><a class="el" href="dir_16bc6fbc411da8d7776c423dbef848f4.html">riscv</a></li><li class="navelem"><a class="el" href="base-riscv-i_8h.html">base-riscv-i.h</a></li>
    <li class="footer">Generated on Thu Jun 12 2025 09:37:48 for V8 Project by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
