# Tiny Tapeout project information
project:
  title:        "Borg - Floating point addition"
  author:       "Andreas Wendleder"
  discord:      "gonsolo"
  description:  "A Risc-V SoC with a floating point peripheral"
  language:     "Chisel"
  clock_hz:     64000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "4x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  top_module:  "tt_um_tt_tinyQV"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "../out/borg/verilog/tt_um_tt_tinyQV.sv"
    - "../out/borg/verilog/tinyQV_peripherals.sv"
    - "user_peripherals/spi.v"
    - "../out/borg/verilog/AddRawFN.sv"
    - "../out/borg/verilog/AddRecFN.sv"
    - "../out/borg/verilog/Borg.sv"
    - "../out/borg/verilog/instructionMemory_4x32.sv"
    - "../out/borg/verilog/registerFile_4x32.sv"
    - "../out/borg/verilog/RoundAnyRawFNToRecFN_ie8_is26_oe8_os24.sv"
    - "../out/borg/verilog/RoundRawFNToRecFN_e8_s24.sv"
    - "tinyQV/cpu/alu.v"
    - "tinyQV/cpu/core.v"
    - "tinyQV/cpu/cpu.v"
    - "tinyQV/cpu/decode.v"
    - "tinyQV/cpu/mem_ctrl.v"
    - "tinyQV/cpu/qspi_ctrl.v"
    - "tinyQV/cpu/time.v"
    - "tinyQV/cpu/register.v"
    - "tinyQV/cpu/tinyqv.v"
    - "tinyQV/cpu/qspi_flash.v"
    - "../out/tinyqv/verilog/tinyqv_counter.v"
    - "../out/tinyqv/verilog/tinyqv_counter_4.sv"
    - "../out/tinyqv/verilog/tinyqv_counter_5.sv"
    - "../out/tinyqv/verilog/tinyqv_counter_7.sv"
    - "tinyQV/peri/uart/uart_rx.v"
    - "tinyQV/peri/uart/uart_tx.v"
    - "user_peripherals/uart/peri_uart.v"
    - "user_peripherals/uart/uart_rx.v"
    - "user_peripherals/uart/uart_tx.v"


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Interrupt 0"
  ui[1]: "Interrupt 1"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: "UART RX"

  # Outputs
  uo[0]: "UART TX"
  uo[1]: "UART RTS"
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: "Debug UART TX"
  uo[7]: "Debug signal / PWM"

  # Bidirectional pins
  uio[0]: "Flash CS"
  uio[1]: "SD0"
  uio[2]: "SD1"
  uio[3]: "SCK"
  uio[4]: "SD2"
  uio[5]: "SD3"
  uio[6]: "RAM A CS"
  uio[7]: "RAM B CS / PWM"

# Do not change!
yaml_version: 6
