# ---------------------------------------------------------------------------
# Created on Tue May 20 06:15:56 -03 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.575ns/net=0.403ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Group  | Slack  | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                            | Info                                                                                                                                                                                                                                                                  |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.503 | 3.300       | -0.049 | 0.035       | 6.828          | 3.335                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.219        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.422 | 3.300       | -0.049 | 0.035       | 6.747          | 3.254                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.138        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.398 | 3.300       | -0.049 | 0.035       | 6.723          | 3.230                | 3.493              | 7            | 3          | 0 (*)      | 5          | -1.114        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.386 | 3.300       | -0.049 | 0.035       | 6.711          | 3.218                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.102        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} |
#  | ap_clk | -3.380 | 3.300       | -0.049 | 0.035       | 6.705          | 3.212                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.096        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.380 | 3.300       | -0.049 | 0.035       | 6.705          | 3.212                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.096        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.380 | 3.300       | -0.049 | 0.035       | 6.705          | 3.212                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.096        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  | ap_clk | -3.380 | 3.300       | -0.049 | 0.035       | 6.705          | 3.212                | 3.493              | 6            | 3          | 0 (*)      | 5          | -1.096        | 1.600         | FDRE(31) LUT6(2) CARRY4(1) CARRY4(2) LUT3(2) CARRY4(1) CARRY4(1) FDRE           | {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C --> bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:52 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:52 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:52 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:52 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 3.335ns (48.843%)  route 3.493ns (51.157%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.801 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.801    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 -3.503    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:53 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.422ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.747ns  (logic 3.254ns (48.229%)  route 3.493ns (51.771%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.720 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     7.720    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_5
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 -3.422    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:54 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 3.230ns (48.044%)  route 3.493ns (51.956%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.464 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.464    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     7.696 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     7.696    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[18]_i_1_n_7
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 -3.398    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__3_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U55/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__4_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U57/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U59/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U61/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U63/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__8_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U65/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U68/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U71/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__11_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U73/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__12_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U75/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:55 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__13_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U77/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__14_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U79/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__15_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U81/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__16_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U84/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__17_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U87/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__18_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U89/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__19_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U91/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__20_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U93/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__21_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U95/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.386ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 3.218ns (47.951%)  route 3.493ns (52.049%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__22_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.684 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.684    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_6
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U97/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 -3.386    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.380ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 3.212ns (47.905%)  route 3.493ns (52.095%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.678 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.678    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U45/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 -3.380    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.380ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 3.212ns (47.905%)  route 3.493ns (52.095%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__0_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.678 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.678    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U47/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 -3.380    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.380ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 3.212ns (47.905%)  route 3.493ns (52.095%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.678 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.678    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U49/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 -3.380    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue May 20 06:15:56 2025
| Host         : ANV-15 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.380ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 3.212ns (47.905%)  route 3.493ns (52.095%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3459, unset)         0.973     0.973    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[-1111111109]__0/Q
                         net (fo=31, unplaced)        1.035     2.486    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/p_reg_reg[2]
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     2.781 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2/O
                         net (fo=2, unplaced)         0.485     3.266    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_26__2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.463     3.729 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13/O[3]
                         net (fo=1, unplaced)         0.813     4.542    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_13_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.562     5.104 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.733    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.302     6.035 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5/O
                         net (fo=2, unplaced)         0.531     6.566    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg[11]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.781     7.347 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.347    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[11]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.678 r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     7.678    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]_i_1_n_4
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=3459, unset)         0.924     4.224    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_D)        0.109     4.298    bd_0_i/hls_inst/inst/mac_muladd_9s_9s_18s_19_4_1_U52/match_template_mac_muladd_9s_9s_18s_19_4_1_DSP48_0_U/m_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          4.298    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 -3.380    






