$date
	Fri May 10 14:04:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top $end
$var wire 1 ! z $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 1 $ clk $end
$scope module inst1 $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 1 $ clk $end
$var wire 1 ! z $end
$var reg 1 ' comp_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
b1 &
b0 %
0$
b1 #
b0 "
x!
$end
#10000
0!
0'
1$
#20000
0$
b10 #
b10 &
b11 "
b11 %
#30000
1!
1'
1$
#40000
0$
b1011 #
b1011 &
#50000
0!
0'
1$
#60000
0$
b10 #
b10 &
b111 "
b111 %
#70000
1!
1'
1$
#80000
0$
b111 #
b111 &
b110 "
b110 %
#90000
0!
0'
1$
#100000
0$
b10 #
b10 &
b11 "
b11 %
#110000
1!
1'
1$
#120000
0$
b1111 #
b1111 &
b1110 "
b1110 %
#130000
0!
0'
1$
#140000
0$
b11 #
b11 &
b110 "
b110 %
#150000
1!
1'
1$
#160000
0$
b111 #
b111 &
#170000
0!
0'
1$
#180000
0$
b1010 #
b1010 &
b1011 "
b1011 %
#190000
1!
1'
1$
#200000
0$
b1111 #
b1111 &
b1110 "
b1110 %
#210000
0!
0'
1$
#220000
0$
b111 #
b111 &
#230000
1!
1'
1$
#240000
0$
b1100 #
b1100 &
b1000 "
b1000 %
#250000
0!
0'
1$
#260000
0$
b1010 #
b1010 &
b1011 "
b1011 %
#270000
1!
1'
1$
#280000
0$
b1111 #
b1111 &
b1110 "
b1110 %
#290000
0!
0'
1$
#300000
0$
b111 #
b111 &
#310000
1!
1'
1$
#320000
0$
