// Generated by CIRCT unknown git version
module cr_clk_top(	// file.cleaned.mlir:2:3
  input  pad_had_jtg_tclk,	// file.cleaned.mlir:2:28
         pad_yy_test_mode,	// file.cleaned.mlir:2:55
         pll_core_cpuclk,	// file.cleaned.mlir:2:82
  output forever_cpuclk,	// file.cleaned.mlir:2:109
         forever_cpuclk_nogated,	// file.cleaned.mlir:2:134
         forever_jtgclk	// file.cleaned.mlir:2:167
);

  wire _GEN = pad_yy_test_mode ? pad_had_jtg_tclk : pll_core_cpuclk;	// file.cleaned.mlir:3:10
  assign forever_cpuclk = _GEN;	// file.cleaned.mlir:3:10, :4:5
  assign forever_cpuclk_nogated = _GEN;	// file.cleaned.mlir:3:10, :4:5
  assign forever_jtgclk = pad_had_jtg_tclk;	// file.cleaned.mlir:4:5
endmodule

