# Power-Reduction-in-Half-Subtractor-by-Gate-Sizing-Techniques
 Performed power analysis of a half subtractor circuit using parametric analysis for 180nm technology with Cadence Virtuoso    
