TimeQuest Timing Analyzer report for processor
Sun Jul 30 10:20:57 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; processor                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 3.02 MHz ; 3.02 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+----------+------------------+
; Clock ; Slack    ; End Point TNS    ;
+-------+----------+------------------+
; clk   ; -164.932 ; -18936.200       ;
+-------+----------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.296 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -4805.884                        ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                               ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -164.932 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.489      ; 165.919    ;
; -164.622 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.489      ; 165.609    ;
; -164.147 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.322      ; 165.467    ;
; -163.977 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.489      ; 164.964    ;
; -163.803 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.317      ; 165.118    ;
; -163.793 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.322      ; 165.113    ;
; -162.992 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.320      ; 164.310    ;
; -162.963 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.140      ; 163.601    ;
; -162.747 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.308      ; 164.053    ;
; -162.641 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.320      ; 163.959    ;
; -162.619 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.135      ; 163.252    ;
; -162.609 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.140      ; 163.247    ;
; -162.523 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.305      ; 163.826    ;
; -162.437 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.308      ; 163.743    ;
; -162.337 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.305      ; 163.640    ;
; -162.266 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.304      ; 163.568    ;
; -162.254 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.140      ; 162.892    ;
; -162.232 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.139      ; 162.869    ;
; -162.194 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.139      ; 162.831    ;
; -162.188 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.489      ; 163.175    ;
; -162.038 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.308      ; 163.344    ;
; -162.016 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.307      ; 163.321    ;
; -161.978 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.307      ; 163.283    ;
; -161.924 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.489      ; 162.911    ;
; -161.910 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.135      ; 162.543    ;
; -161.900 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.140      ; 162.538    ;
; -161.900 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.304      ; 163.202    ;
; -161.888 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.134      ; 162.520    ;
; -161.878 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.139      ; 162.515    ;
; -161.861 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.140      ; 162.499    ;
; -161.856 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 162.411    ;
; -161.854 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 162.409    ;
; -161.850 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 162.482    ;
; -161.840 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.139      ; 162.477    ;
; -161.808 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.138      ; 162.444    ;
; -161.792 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.308      ; 163.098    ;
; -161.728 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.308      ; 163.034    ;
; -161.728 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.303      ; 163.029    ;
; -161.706 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.307      ; 163.011    ;
; -161.668 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.307      ; 162.973    ;
; -161.645 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.308      ; 162.951    ;
; -161.546 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 162.101    ;
; -161.544 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 162.099    ;
; -161.517 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.135      ; 162.150    ;
; -161.507 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.140      ; 162.145    ;
; -161.457 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.138      ; 162.093    ;
; -161.335 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.308      ; 162.641    ;
; -161.290 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.172      ; 161.960    ;
; -161.104 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.172      ; 161.774    ;
; -161.099 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.138      ; 161.735    ;
; -161.083 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.308      ; 162.389    ;
; -161.077 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.137      ; 161.712    ;
; -161.072 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.111     ; 161.959    ;
; -161.070 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.111     ; 161.957    ;
; -161.061 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.307      ; 162.366    ;
; -161.039 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.137      ; 161.674    ;
; -161.033 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.171      ; 161.702    ;
; -161.023 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.307      ; 162.328    ;
; -160.901 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 161.456    ;
; -160.899 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 161.454    ;
; -160.748 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.138      ; 161.384    ;
; -160.728 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.116     ; 161.610    ;
; -160.726 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.137      ; 161.361    ;
; -160.726 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.116     ; 161.608    ;
; -160.718 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.111     ; 161.605    ;
; -160.716 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.111     ; 161.603    ;
; -160.706 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.138      ; 161.342    ;
; -160.690 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.308      ; 161.996    ;
; -160.688 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.137      ; 161.323    ;
; -160.667 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.171      ; 161.336    ;
; -160.581 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.172      ; 161.251    ;
; -160.559 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.171      ; 161.228    ;
; -160.521 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.171      ; 161.190    ;
; -160.495 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.170      ; 161.163    ;
; -160.395 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.172      ; 161.065    ;
; -160.373 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.171      ; 161.042    ;
; -160.355 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.138      ; 160.991    ;
; -160.335 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.171      ; 161.004    ;
; -160.324 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.171      ; 160.993    ;
; -160.302 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.170      ; 160.970    ;
; -160.264 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.170      ; 160.932    ;
; -160.188 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.172      ; 160.858    ;
; -160.003 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.308      ; 161.309    ;
; -160.002 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.172      ; 160.672    ;
; -159.958 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.171      ; 160.627    ;
; -159.936 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.170      ; 160.604    ;
; -159.931 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.171      ; 160.600    ;
; -159.917 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.113     ; 160.802    ;
; -159.915 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.113     ; 160.800    ;
; -159.898 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.170      ; 160.566    ;
; -159.786 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.170      ; 160.454    ;
; -159.764 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.169      ; 160.431    ;
; -159.739 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.308      ; 161.045    ;
; -159.739 ; processor:cpu1|control_unit:CU1|ALU_OP[2]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.489      ; 160.726    ;
; -159.726 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.169      ; 160.393    ;
; -159.637 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[17]  ; clk          ; clk         ; 0.500        ; 0.072      ; 160.207    ;
; -159.636 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[17]  ; clk          ; clk         ; 0.500        ; 0.072      ; 160.206    ;
; -159.566 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.113     ; 160.451    ;
; -159.565 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.171      ; 160.234    ;
; -159.564 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.113     ; 160.449    ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; UART_FSM:uart_fsm1|ram_addr_img_in[12]                              ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a25~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.437      ; 0.955      ;
; 0.334 ; UART_FSM:uart_fsm1|ram_ins_addr[1]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.437      ; 0.993      ;
; 0.336 ; UART_FSM:uart_fsm1|ram_ins_addr[2]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.437      ; 0.995      ;
; 0.337 ; UART_FSM:uart_fsm1|ram_ins_in[6]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.000      ;
; 0.346 ; UART_FSM:uart_fsm1|ram_ins_addr[3]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.437      ; 1.005      ;
; 0.349 ; UART_FSM:uart_fsm1|ram_ins_in[2]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.012      ;
; 0.352 ; UART_FSM:uart_fsm1|ram_ins_in[5]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.015      ;
; 0.353 ; UART_FSM:uart_fsm1|ram_ins_in[7]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.016      ;
; 0.355 ; UART_FSM:uart_fsm1|ram_ins_addr[0]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.437      ; 1.014      ;
; 0.356 ; UART_FSM:uart_fsm1|ram_ins_in[4]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.019      ;
; 0.357 ; UART_FSM:uart_fsm1|ram_ins_in[0]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.020      ;
; 0.370 ; UART_FSM:uart_fsm1|ram_ins_in[1]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.033      ;
; 0.383 ; UART_FSM:uart_fsm1|ram_ins_in[3]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.441      ; 1.046      ;
; 0.394 ; UART_FSM:uart_fsm1|ram_ins_addr[4]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.437      ; 1.053      ;
; 0.398 ; UART_FSM:uart_fsm1|ram_ins_addr[6]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.437      ; 1.057      ;
; 0.399 ; UART_FSM:uart_fsm1|ram_ins_addr[7]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.437      ; 1.058      ;
; 0.400 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a210~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.447      ; 1.069      ;
; 0.401 ; UART_FSM:uart_fsm1|ser_wr_en                                        ; UART_FSM:uart_fsm1|ser_wr_en                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; UART_FSM:uart_fsm1|imgo_cnt_sel                                     ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a9~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.434      ; 1.057      ;
; 0.401 ; UART_FSM:uart_fsm1|ram_we_img_in                                    ; UART_FSM:uart_fsm1|ram_we_img_in                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; processor:cpu1|control_unit:CU1|LD_IR_PC                            ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; UART_FSM:uart_fsm1|output_read_img_len[0]                           ; UART_FSM:uart_fsm1|output_read_img_len[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                  ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; UART_FSM:uart_fsm1|ram_ins_we                                       ; UART_FSM:uart_fsm1|ram_ins_we                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; processor:cpu1|control_unit:CU1|CLR_PC                              ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX1                             ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|start_flag                                       ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|curr_state.STATE_END1                            ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX2                             ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|rx_rdy_clr                                       ; UART_FSM:uart_fsm1|rx_rdy_clr                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|led_rx                                           ; UART_FSM:uart_fsm1|led_rx                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; UART_FSM:uart_fsm1|led_tx                                           ; UART_FSM:uart_fsm1|led_tx                                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re              ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we              ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                           ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                           ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; processor:cpu1|control_unit:CU1|d_ready_reg_write                   ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; processor:cpu1|control_unit:CU1|d_ready_reg_read                    ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; memory_unit:mu1|img_in_ddr:MI_IMG|d_ready_re                        ; memory_unit:mu1|img_in_ddr:MI_IMG|d_ready_re                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.674      ;
; 0.415 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a9~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.434      ; 1.071      ;
; 0.421 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.438      ; 1.081      ;
; 0.424 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a236~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.424      ; 1.070      ;
; 0.424 ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_we[7]                  ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_we[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.692      ;
; 0.427 ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_re[7]                  ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_re[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a25~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.089      ;
; 0.428 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[8]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[8]                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[2]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[1]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[15]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[15]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[17]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[17]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|curr_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[11]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[11]                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.698      ;
; 0.432 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a226~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.448      ; 1.102      ;
; 0.432 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a146~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.446      ; 1.100      ;
; 0.436 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a210~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.447      ; 1.105      ;
; 0.438 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.438      ; 1.098      ;
; 0.442 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a202~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.448      ; 1.112      ;
; 0.443 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.710      ;
; 0.443 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.711      ;
; 0.449 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a202~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.448      ; 1.119      ;
; 0.455 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.722      ;
; 0.455 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a25~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.116      ;
; 0.455 ; memory_unit:mu1|img_in_ddr:MI_IMG|d_ready_we                        ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.722      ;
; 0.456 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[2]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.723      ;
; 0.456 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.723      ;
; 0.457 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                                ; clk          ; clk         ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a226~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.448      ; 1.128      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                   ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.609 ; 4.263 ; Rise       ; clk             ;
; rx        ; clk        ; 4.637 ; 5.067 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.910 ; -2.387 ; Rise       ; clk             ;
; rx        ; clk        ; -2.144 ; -2.708 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 12.363 ; 12.402 ; Rise       ; clk             ;
; led_tx    ; clk        ; 11.004 ; 10.977 ; Rise       ; clk             ;
; tx        ; clk        ; 12.564 ; 13.002 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 11.914 ; 11.949 ; Rise       ; clk             ;
; led_tx    ; clk        ; 10.609 ; 10.581 ; Rise       ; clk             ;
; tx        ; clk        ; 12.170 ; 12.607 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 3.28 MHz ; 3.28 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+----------+-----------------+
; Clock ; Slack    ; End Point TNS   ;
+-------+----------+-----------------+
; clk   ; -152.055 ; -17330.584      ;
+-------+----------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.308 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -4737.552                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -152.055 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.437      ; 152.991    ;
; -151.789 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.437      ; 152.725    ;
; -151.288 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.285      ; 152.572    ;
; -151.175 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.437      ; 152.111    ;
; -150.992 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.285      ; 152.276    ;
; -150.970 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.280      ; 152.249    ;
; -150.241 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.283      ; 151.523    ;
; -150.168 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.136      ; 150.803    ;
; -149.934 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.289      ; 151.222    ;
; -149.925 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.283      ; 151.207    ;
; -149.872 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.136      ; 150.507    ;
; -149.850 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.131      ; 150.480    ;
; -149.839 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.268      ; 151.106    ;
; -149.701 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.268      ; 150.968    ;
; -149.668 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.289      ; 150.956    ;
; -149.610 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.267      ; 150.876    ;
; -149.542 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.437      ; 150.478    ;
; -149.522 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.136      ; 150.157    ;
; -149.505 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.134      ; 150.138    ;
; -149.458 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 150.091    ;
; -149.326 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.437      ; 150.262    ;
; -149.288 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.289      ; 150.576    ;
; -149.279 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.267      ; 150.545    ;
; -149.271 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.287      ; 150.557    ;
; -149.226 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.136      ; 149.861    ;
; -149.224 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.287      ; 150.510    ;
; -149.209 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.134      ; 149.842    ;
; -149.204 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.131      ; 149.834    ;
; -149.187 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.129      ; 149.815    ;
; -149.182 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 149.738    ;
; -149.180 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 149.736    ;
; -149.162 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.134      ; 149.795    ;
; -149.159 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.136      ; 149.794    ;
; -149.140 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.129      ; 149.768    ;
; -149.121 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.134      ; 149.754    ;
; -149.059 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.266      ; 150.324    ;
; -149.054 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.289      ; 150.342    ;
; -149.022 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.289      ; 150.310    ;
; -149.005 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.287      ; 150.291    ;
; -148.958 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.287      ; 150.244    ;
; -148.925 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.289      ; 150.213    ;
; -148.916 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 149.472    ;
; -148.914 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 149.470    ;
; -148.863 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.136      ; 149.498    ;
; -148.841 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.131      ; 149.471    ;
; -148.805 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.134      ; 149.438    ;
; -148.676 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.162      ; 149.337    ;
; -148.659 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.289      ; 149.947    ;
; -148.538 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.162      ; 149.199    ;
; -148.475 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 149.108    ;
; -148.458 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.132      ; 149.089    ;
; -148.447 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.161      ; 149.107    ;
; -148.416 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.096     ; 149.319    ;
; -148.414 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.096     ; 149.317    ;
; -148.411 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.132      ; 149.042    ;
; -148.408 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.289      ; 149.696    ;
; -148.391 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.287      ; 149.677    ;
; -148.344 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.287      ; 149.630    ;
; -148.302 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 148.858    ;
; -148.300 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.057      ; 148.856    ;
; -148.159 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.134      ; 148.792    ;
; -148.142 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.132      ; 148.773    ;
; -148.120 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.096     ; 149.023    ;
; -148.118 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.096     ; 149.021    ;
; -148.116 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.161      ; 148.776    ;
; -148.112 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.134      ; 148.745    ;
; -148.098 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.101     ; 148.996    ;
; -148.096 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.101     ; 148.994    ;
; -148.095 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.132      ; 148.726    ;
; -148.045 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.289      ; 149.333    ;
; -148.030 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.162      ; 148.691    ;
; -148.013 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.160      ; 148.672    ;
; -147.966 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.160      ; 148.625    ;
; -147.896 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; 0.160      ; 148.555    ;
; -147.892 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.162      ; 148.553    ;
; -147.875 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.160      ; 148.534    ;
; -147.828 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.160      ; 148.487    ;
; -147.801 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.161      ; 148.461    ;
; -147.796 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.134      ; 148.429    ;
; -147.784 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.159      ; 148.442    ;
; -147.737 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.159      ; 148.395    ;
; -147.667 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.162      ; 148.328    ;
; -147.529 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.162      ; 148.190    ;
; -147.470 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.161      ; 148.130    ;
; -147.453 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.159      ; 148.111    ;
; -147.438 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.161      ; 148.098    ;
; -147.421 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.289      ; 148.709    ;
; -147.406 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.159      ; 148.064    ;
; -147.369 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.098     ; 148.270    ;
; -147.367 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.098     ; 148.268    ;
; -147.290 ; processor:cpu1|control_unit:CU1|ALU_OP[2]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.437      ; 148.226    ;
; -147.250 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; 0.160      ; 147.909    ;
; -147.233 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; 0.158      ; 147.890    ;
; -147.205 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.289      ; 148.493    ;
; -147.186 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; 0.158      ; 147.843    ;
; -147.107 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; 0.161      ; 147.767    ;
; -147.082 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[17]  ; clk          ; clk         ; 0.500        ; 0.070      ; 147.651    ;
; -147.081 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[17]  ; clk          ; clk         ; 0.500        ; 0.070      ; 147.650    ;
; -147.053 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.098     ; 147.954    ;
; -147.051 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.098     ; 147.952    ;
+----------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.308 ; UART_FSM:uart_fsm1|ram_addr_img_in[12]                              ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a25~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.388      ; 0.897      ;
; 0.343 ; UART_FSM:uart_fsm1|ram_ins_addr[1]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.390      ; 0.934      ;
; 0.345 ; UART_FSM:uart_fsm1|ram_ins_addr[2]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.390      ; 0.936      ;
; 0.347 ; UART_FSM:uart_fsm1|ram_ins_in[6]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.394      ; 0.942      ;
; 0.350 ; UART_FSM:uart_fsm1|ram_ins_in[5]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.394      ; 0.945      ;
; 0.351 ; UART_FSM:uart_fsm1|ram_ins_in[4]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.394      ; 0.946      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_RX1                             ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ser_wr_en                                        ; UART_FSM:uart_fsm1|ser_wr_en                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                                                             ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_RX2                             ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|imgo_cnt_sel                                     ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ram_we_img_in                                    ; UART_FSM:uart_fsm1|ram_we_img_in                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|output_read_img_len[0]                           ; UART_FSM:uart_fsm1|output_read_img_len[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                  ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; UART_FSM:uart_fsm1|ram_ins_we                                       ; UART_FSM:uart_fsm1|ram_ins_we                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; processor:cpu1|control_unit:CU1|CLR_PC                              ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|start_flag                                       ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|curr_state.STATE_END1                            ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|rx_rdy_clr                                       ; UART_FSM:uart_fsm1|rx_rdy_clr                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|led_rx                                           ; UART_FSM:uart_fsm1|led_rx                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|led_tx                                           ; UART_FSM:uart_fsm1|led_tx                                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; processor:cpu1|control_unit:CU1|LD_IR_PC                            ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re              ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we              ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                           ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                           ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; UART_FSM:uart_fsm1|ram_ins_addr[3]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.390      ; 0.945      ;
; 0.354 ; processor:cpu1|control_unit:CU1|d_ready_reg_write                   ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; processor:cpu1|control_unit:CU1|d_ready_reg_read                    ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.359 ; UART_FSM:uart_fsm1|ram_ins_in[2]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.394      ; 0.954      ;
; 0.361 ; UART_FSM:uart_fsm1|ram_ins_in[7]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.394      ; 0.956      ;
; 0.362 ; UART_FSM:uart_fsm1|ram_ins_addr[0]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.390      ; 0.953      ;
; 0.363 ; UART_FSM:uart_fsm1|ram_ins_in[0]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.394      ; 0.958      ;
; 0.364 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; memory_unit:mu1|img_in_ddr:MI_IMG|d_ready_re                        ; memory_unit:mu1|img_in_ddr:MI_IMG|d_ready_re                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.378 ; UART_FSM:uart_fsm1|ram_ins_in[1]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.394      ; 0.973      ;
; 0.384 ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_we[7]                  ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_we[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.628      ;
; 0.386 ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_re[7]                  ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_re[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.630      ;
; 0.388 ; UART_FSM:uart_fsm1|ram_ins_in[3]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.394      ; 0.983      ;
; 0.394 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[2]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[8]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[8]                                                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[15]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[15]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[17]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[17]                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|curr_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[1]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[11]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[11]                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.642      ;
; 0.399 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a210~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.397      ; 0.997      ;
; 0.400 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.644      ;
; 0.400 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a9~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.387      ; 0.988      ;
; 0.401 ; UART_FSM:uart_fsm1|ram_ins_addr[4]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.390      ; 0.992      ;
; 0.403 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.647      ;
; 0.405 ; UART_FSM:uart_fsm1|ram_ins_addr[6]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.390      ; 0.996      ;
; 0.405 ; UART_FSM:uart_fsm1|ram_ins_addr[7]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.390      ; 0.996      ;
; 0.409 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.653      ;
; 0.410 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a9~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.387      ; 0.998      ;
; 0.412 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[2]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.656      ;
; 0.412 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.656      ;
; 0.412 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.656      ;
; 0.412 ; memory_unit:mu1|img_in_ddr:MI_IMG|d_ready_we                        ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                                                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.655      ;
; 0.415 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[3]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.659      ;
; 0.417 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.390      ; 1.009      ;
; 0.419 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a236~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.378      ; 0.998      ;
; 0.422 ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[1]              ; processor:cpu1|datapath:DP1|register19:RK|data_out[1]                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.665      ;
; 0.424 ; UART_FSM:uart_fsm1|len_cnt[10]                                      ; UART_FSM:uart_fsm1|ram_addr_img_in[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.668      ;
; 0.424 ; UART_FSM:uart_fsm1|len_cnt[8]                                       ; UART_FSM:uart_fsm1|ram_addr_img_in[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.668      ;
; 0.424 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a25~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.390      ; 1.015      ;
; 0.425 ; UART_FSM:uart_fsm1|len_cnt[12]                                      ; UART_FSM:uart_fsm1|ram_addr_img_in[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.428 ; UART_FSM:uart_fsm1|curr_state.STATE_TX1                             ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.671      ;
; 0.428 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a226~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.398      ; 1.027      ;
; 0.431 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.390      ; 1.022      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                                                                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a0~portb_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a100~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a101~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a102~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a103~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a104~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a105~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a106~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a107~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a108~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a109~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a10~portb_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a110~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a111~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a112~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a113~portb_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clk   ; Rise       ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a114~porta_we_reg       ;
+--------+--------------+----------------+------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.246 ; 3.708 ; Rise       ; clk             ;
; rx        ; clk        ; 4.141 ; 4.487 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.697 ; -2.022 ; Rise       ; clk             ;
; rx        ; clk        ; -1.902 ; -2.295 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 11.316 ; 11.134 ; Rise       ; clk             ;
; led_tx    ; clk        ; 10.054 ; 9.870  ; Rise       ; clk             ;
; tx        ; clk        ; 11.207 ; 11.843 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 10.888 ; 10.713 ; Rise       ; clk             ;
; led_tx    ; clk        ; 9.676  ; 9.499  ; Rise       ; clk             ;
; tx        ; clk        ; 10.836 ; 11.464 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -83.802 ; -9721.179        ;
+-------+---------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.110 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -2661.539                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                               ;
+---------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                             ; To Node                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -83.802 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.732      ; 85.021     ;
; -83.690 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.430     ; 83.747     ;
; -83.682 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.163      ; 84.832     ;
; -83.676 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.732      ; 84.895     ;
; -83.537 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.433     ; 83.591     ;
; -83.529 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.160      ; 84.676     ;
; -83.501 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.430     ; 83.558     ;
; -83.493 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.163      ; 84.643     ;
; -83.362 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.430     ; 83.419     ;
; -83.361 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.732      ; 84.580     ;
; -83.350 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.431     ; 83.406     ;
; -83.321 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.431     ; 83.377     ;
; -83.209 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.433     ; 83.263     ;
; -83.197 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.434     ; 83.250     ;
; -83.176 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.430     ; 83.233     ;
; -83.173 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.430     ; 83.230     ;
; -83.168 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.434     ; 83.221     ;
; -83.161 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.431     ; 83.217     ;
; -83.132 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.431     ; 83.188     ;
; -83.105 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.431     ; 83.161     ;
; -83.097 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.162      ; 84.246     ;
; -83.023 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.433     ; 83.077     ;
; -82.987 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.430     ; 83.044     ;
; -82.940 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.431     ; 82.996     ;
; -82.932 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.162      ; 84.081     ;
; -82.817 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.151      ; 83.955     ;
; -82.809 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.140      ; 83.936     ;
; -82.795 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.412     ; 82.870     ;
; -82.777 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.431     ; 82.833     ;
; -82.775 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.151      ; 83.913     ;
; -82.765 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.432     ; 82.820     ;
; -82.753 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.412     ; 82.828     ;
; -82.736 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.432     ; 82.791     ;
; -82.687 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.150      ; 83.824     ;
; -82.683 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.140      ; 83.810     ;
; -82.665 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.739     ;
; -82.612 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.431     ; 82.668     ;
; -82.600 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.432     ; 82.655     ;
; -82.591 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.431     ; 82.647     ;
; -82.571 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.432     ; 82.626     ;
; -82.517 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.150      ; 83.654     ;
; -82.495 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.569     ;
; -82.481 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.140      ; 83.608     ;
; -82.469 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.139      ; 83.595     ;
; -82.467 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.412     ; 82.542     ;
; -82.462 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 1.000        ; 0.150      ; 83.599     ;
; -82.455 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.529     ;
; -82.444 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.732      ; 83.663     ;
; -82.440 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.139      ; 83.566     ;
; -82.440 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.514     ;
; -82.426 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.431     ; 82.482     ;
; -82.426 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.500     ;
; -82.425 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.412     ; 82.500     ;
; -82.413 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.487     ;
; -82.384 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.458     ;
; -82.368 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.140      ; 83.495     ;
; -82.355 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.140      ; 83.482     ;
; -82.343 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.139      ; 83.469     ;
; -82.337 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.411     ;
; -82.334 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.732      ; 83.553     ;
; -82.325 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.414     ; 82.398     ;
; -82.314 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.139      ; 83.440     ;
; -82.296 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.414     ; 82.369     ;
; -82.295 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.140      ; 83.422     ;
; -82.281 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.412     ; 82.356     ;
; -82.239 ; processor:cpu1|datapath:DP1|register12:RH|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.412     ; 82.314     ;
; -82.175 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.508      ; 83.170     ;
; -82.173 ; processor:cpu1|control_unit:CU1|AMUX[0]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.508      ; 83.168     ;
; -82.169 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.140      ; 83.296     ;
; -82.167 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.241     ;
; -82.155 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.414     ; 82.228     ;
; -82.151 ; processor:cpu1|datapath:DP1|register12:RI|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.413     ; 82.225     ;
; -82.126 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.414     ; 82.199     ;
; -82.112 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 0.500        ; -0.413     ; 82.186     ;
; -82.100 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 0.500        ; -0.414     ; 82.173     ;
; -82.071 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 0.500        ; -0.414     ; 82.144     ;
; -82.055 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.061     ; 82.981     ;
; -82.053 ; processor:cpu1|datapath:DP1|register12:RS|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.061     ; 82.979     ;
; -82.049 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.508      ; 83.044     ;
; -82.047 ; processor:cpu1|control_unit:CU1|AMUX[1]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.508      ; 83.042     ;
; -82.040 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[2]                ; clk          ; clk         ; 1.000        ; 0.140      ; 83.167     ;
; -82.028 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[0]                ; clk          ; clk         ; 1.000        ; 0.139      ; 83.154     ;
; -81.999 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|state[1]                ; clk          ; clk         ; 1.000        ; 0.139      ; 83.125     ;
; -81.981 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.413     ; 82.055     ;
; -81.926 ; processor:cpu1|datapath:DP1|register12:RW|data_out[4] ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 0.500        ; -0.413     ; 82.000     ;
; -81.902 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.064     ; 82.825     ;
; -81.900 ; processor:cpu1|datapath:DP1|register12:RH|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.064     ; 82.823     ;
; -81.866 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.061     ; 82.792     ;
; -81.864 ; processor:cpu1|datapath:DP1|register12:RJ|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.061     ; 82.790     ;
; -81.854 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|control_unit:CU1|INC_PC                  ; clk          ; clk         ; 1.000        ; 0.140      ; 82.981     ;
; -81.734 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.508      ; 82.729     ;
; -81.732 ; processor:cpu1|control_unit:CU1|AMUX[2]               ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 0.500        ; 0.508      ; 82.727     ;
; -81.470 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.062     ; 82.395     ;
; -81.468 ; processor:cpu1|datapath:DP1|register12:RI|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.062     ; 82.393     ;
; -81.451 ; processor:cpu1|control_unit:CU1|ALU_OP[0]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.140      ; 82.578     ;
; -81.341 ; processor:cpu1|control_unit:CU1|ALU_OP[1]             ; processor:cpu1|control_unit:CU1|state[5]                ; clk          ; clk         ; 1.000        ; 0.140      ; 82.468     ;
; -81.305 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.062     ; 82.230     ;
; -81.303 ; processor:cpu1|datapath:DP1|register12:RW|data_out[0] ; processor:cpu1|datapath:DP1|register19:RX|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.062     ; 82.228     ;
; -81.218 ; processor:cpu1|control_unit:CU1|ALU_OP[2]             ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[18] ; clk          ; clk         ; 0.500        ; 0.732      ; 82.437     ;
; -81.160 ; processor:cpu1|datapath:DP1|register12:RS|data_out[4] ; processor:cpu1|datapath:DP1|register19:RK|data_out[18]  ; clk          ; clk         ; 1.000        ; -0.043     ; 82.104     ;
+---------+-------------------------------------------------------+---------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.110 ; UART_FSM:uart_fsm1|ram_addr_img_in[12]                              ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a25~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.439      ;
; 0.135 ; UART_FSM:uart_fsm1|ram_ins_in[6]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.465      ;
; 0.137 ; UART_FSM:uart_fsm1|ram_ins_addr[1]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.225      ; 0.466      ;
; 0.138 ; UART_FSM:uart_fsm1|ram_ins_addr[2]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.225      ; 0.467      ;
; 0.142 ; UART_FSM:uart_fsm1|ram_ins_in[5]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.472      ;
; 0.143 ; UART_FSM:uart_fsm1|ram_ins_in[2]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; UART_FSM:uart_fsm1|ram_ins_in[4]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; UART_FSM:uart_fsm1|ram_ins_addr[0]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; UART_FSM:uart_fsm1|ram_ins_addr[3]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; UART_FSM:uart_fsm1|ram_ins_in[7]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.474      ;
; 0.146 ; UART_FSM:uart_fsm1|ram_ins_in[0]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.476      ;
; 0.150 ; UART_FSM:uart_fsm1|ram_ins_in[1]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.480      ;
; 0.157 ; UART_FSM:uart_fsm1|ram_ins_in[3]                                    ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_datain_reg0        ; clk          ; clk         ; 0.000        ; 0.226      ; 0.487      ;
; 0.161 ; UART_FSM:uart_fsm1|ram_ins_addr[4]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.225      ; 0.490      ;
; 0.163 ; UART_FSM:uart_fsm1|ram_ins_addr[6]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.225      ; 0.492      ;
; 0.165 ; UART_FSM:uart_fsm1|ram_ins_addr[7]                                  ; memory_unit:mu1|ins_ram:M_INS|altsyncram:ram_rtl_0|altsyncram_veq1:auto_generated|ram_block1a0~porta_address_reg0       ; clk          ; clk         ; 0.000        ; 0.225      ; 0.494      ;
; 0.172 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.503      ;
; 0.172 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a210~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.233      ; 0.509      ;
; 0.174 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a9~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.224      ; 0.502      ;
; 0.179 ; processor:cpu1|control_unit:CU1|d_ready_reg_write                   ; processor:cpu1|control_unit:CU1|d_ready_reg_write                                                                       ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; processor:cpu1|control_unit:CU1|d_ready_reg_read                    ; processor:cpu1|control_unit:CU1|d_ready_reg_read                                                                        ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; UART_FSM:uart_fsm1|imgo_cnt_sel                                     ; UART_FSM:uart_fsm1|imgo_cnt_sel                                                                                         ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_FSM:uart_fsm1|ram_we_img_in                                    ; UART_FSM:uart_fsm1|ram_we_img_in                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; processor:cpu1|control_unit:CU1|LD_IR_PC                            ; processor:cpu1|control_unit:CU1|LD_IR_PC                                                                                ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_FSM:uart_fsm1|output_read_img_len[0]                           ; UART_FSM:uart_fsm1|output_read_img_len[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                  ; UART_FSM:uart_fsm1|ram_sel.INS_RAM                                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; UART_FSM:uart_fsm1|ram_ins_we                                       ; UART_FSM:uart_fsm1|ram_ins_we                                                                                           ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[2]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[3]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[0]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[1]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|sample[3]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[2]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[0]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[1]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[4]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[7]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[5]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[6]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]           ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|scratch[3]                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_RX1                             ; UART_FSM:uart_fsm1|next_state.STATE_RX1                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|start_flag                                       ; UART_FSM:uart_fsm1|start_flag                                                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|curr_state.STATE_END1                            ; UART_FSM:uart_fsm1|curr_state.STATE_END1                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|ser_wr_en                                        ; UART_FSM:uart_fsm1|ser_wr_en                                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_STOP                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE  ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_IDLE                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                                                                             ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                        ; UART_FSM:uart_fsm1|next_state.STATE_RX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_RX2                             ; UART_FSM:uart_fsm1|next_state.STATE_RX2                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|next_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                        ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|rx_rdy_clr                                       ; UART_FSM:uart_fsm1|rx_rdy_clr                                                                                           ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                  ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|rdy                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|led_rx                                           ; UART_FSM:uart_fsm1|led_rx                                                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|led_tx                                           ; UART_FSM:uart_fsm1|led_tx                                                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a9~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.224      ; 0.509      ;
; 0.181 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a256~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.512      ;
; 0.181 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re              ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_re                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we              ; memory_unit:mu1|img_in_ddr:MI_IMG|addrs_change_flag_we                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                           ; memory_unit:mu1|img_in_ddr:MI_IMG|we_flag                                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                           ; memory_unit:mu1|img_in_ddr:MI_IMG|re_flag                                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; processor:cpu1|control_unit:CU1|CLR_PC                              ; processor:cpu1|control_unit:CU1|CLR_PC                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[0]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[1]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]         ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|bitpos[2]                                                             ; clk          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a25~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.512      ;
; 0.182 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a226~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.520      ;
; 0.183 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a202~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.521      ;
; 0.184 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a236~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.508      ;
; 0.184 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a202~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.522      ;
; 0.186 ; UART_FSM:uart_fsm1|ram_addr_img_in[7]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a146~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.232      ; 0.522      ;
; 0.186 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[2]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[1]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[17]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[17]                                                                      ; clk          ; clk         ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|rx_acc[4]                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]     ; UART_FSM:uart_fsm1|uart:uart1|baud_rate_gen:uart_baud|tx_acc[1]                                                         ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY                         ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; UART_FSM:uart_fsm1|next_state.STATE_RX3                             ; UART_FSM:uart_fsm1|curr_state.STATE_RX3                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[8]                    ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[8]                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; memory_unit:mu1|img_in_ddr:MI_IMG|d_ready_re                        ; memory_unit:mu1|img_in_ddr:MI_IMG|d_ready_re                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[15]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[15]                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a[11]                   ; memory_unit:mu1|img_in_ddr:MI_IMG|prev_addr_a1[11]                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_we[7]                  ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_we[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a210~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.233      ; 0.528      ;
; 0.192 ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_re[7]                  ; memory_unit:mu1|img_in_ddr:MI_IMG|delay_temp_re[7]                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_START ; UART_FSM:uart_fsm1|uart:uart1|transmitter:uart_tx|state.STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.319      ;
; 0.195 ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3                        ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.322      ;
; 0.196 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a25~portb_address_reg0  ; clk          ; clk         ; 0.000        ; 0.226      ; 0.526      ;
; 0.197 ; UART_FSM:uart_fsm1|ram_addr_img_in[6]                               ; memory_unit:mu1|img_in_ddr:MI_IMG|altsyncram:ram_rtl_0|altsyncram_sgr1:auto_generated|ram_block1a226~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.234      ; 0.535      ;
; 0.200 ; processor:cpu1|datapath:DP1|registerAC:AC|data_out2[1]              ; processor:cpu1|datapath:DP1|register19:RK|data_out[1]                                                                   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.329      ;
; 0.203 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_START ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|state.RX_STATE_DATA                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.329      ;
; 0.206 ; UART_FSM:uart_fsm1|curr_state.STATE_TX1                             ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA1                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; UART_FSM:uart_fsm1|len_cnt[10]                                      ; UART_FSM:uart_fsm1|ram_addr_img_in[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.332      ;
; 0.206 ; UART_FSM:uart_fsm1|len_cnt[8]                                       ; UART_FSM:uart_fsm1|ram_addr_img_in[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[1]            ; UART_FSM:uart_fsm1|uart:uart1|receiver:uart_rx|bitpos[2]                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.333      ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                         ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk   ; Rise       ; clk                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_CHECK_RX ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END1     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END2     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_END3     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX2      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX3      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_RX_DATA5 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_START1   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_START2   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_BUSY  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA3 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|curr_state.STATE_TX_DATA4 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|imgo_cnt_sel              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[16]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[17]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[18]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[19]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[20]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[21]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[22]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[23]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|input_img_len[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|ins_len[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|led_rx                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|led_tx                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[20]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[21]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[22]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[23]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|len_cnt[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|mode.CMD_DEC              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_CHECK_RX ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_RX1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk   ; Rise       ; UART_FSM:uart_fsm1|next_state.STATE_RX2      ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 1.693 ; 2.648 ; Rise       ; clk             ;
; rx        ; clk        ; 2.210 ; 2.998 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.890 ; -1.728 ; Rise       ; clk             ;
; rx        ; clk        ; -0.992 ; -1.895 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 6.343 ; 6.777 ; Rise       ; clk             ;
; led_tx    ; clk        ; 5.679 ; 6.005 ; Rise       ; clk             ;
; tx        ; clk        ; 7.248 ; 7.207 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 6.112 ; 6.529 ; Rise       ; clk             ;
; led_tx    ; clk        ; 5.475 ; 5.788 ; Rise       ; clk             ;
; tx        ; clk        ; 7.032 ; 7.005 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -164.932   ; 0.110 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -164.932   ; 0.110 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -18936.2   ; 0.0   ; 0.0      ; 0.0     ; -4805.884           ;
;  clk             ; -18936.200 ; 0.000 ; N/A      ; N/A     ; -4805.884           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 3.609 ; 4.263 ; Rise       ; clk             ;
; rx        ; clk        ; 4.637 ; 5.067 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -0.890 ; -1.728 ; Rise       ; clk             ;
; rx        ; clk        ; -0.992 ; -1.895 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; led_rx    ; clk        ; 12.363 ; 12.402 ; Rise       ; clk             ;
; led_tx    ; clk        ; 11.004 ; 10.977 ; Rise       ; clk             ;
; tx        ; clk        ; 12.564 ; 13.002 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; led_rx    ; clk        ; 6.112 ; 6.529 ; Rise       ; clk             ;
; led_tx    ; clk        ; 5.475 ; 5.788 ; Rise       ; clk             ;
; tx        ; clk        ; 7.032 ; 7.005 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_rx        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_tx        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led_rx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_tx        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------+
; Setup Transfers                                                                   ;
+------------+----------+--------------+--------------+--------------+--------------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+------------+----------+--------------+--------------+--------------+--------------+
; clk        ; clk      ; > 2147483647 ; > 2147483647 ; > 2147483647 ; > 2147483647 ;
+------------+----------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------+
; Hold Transfers                                                                    ;
+------------+----------+--------------+--------------+--------------+--------------+
; From Clock ; To Clock ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+------------+----------+--------------+--------------+--------------+--------------+
; clk        ; clk      ; > 2147483647 ; > 2147483647 ; > 2147483647 ; > 2147483647 ;
+------------+----------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Jul 30 10:20:49 2017
Info: Command: quartus_sta processor -c processor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|AC|data_out[18]~42|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux0~1|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux0~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~36|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[18]~42|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~36|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~34|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~0|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[18]~42|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~36|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~36|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux0~1|datac"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add4~34|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~38|datac"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~38|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~47|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~47|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux1~2|datad"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux1~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~32|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~1|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~34|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~0|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[17]~38|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~34|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~34|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux1~0|datad"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux2~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~32|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[16]~41|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[16]~41|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux2~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~30|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~32|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[16]~41|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~32|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux2~3|datab"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add4~30|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~0|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~40|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~40|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux3~2|datad"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux3~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~28|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~0|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~30|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[15]~40|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~30|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux3~3|datab"
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "cpu1|DP1|AC|data_out[14]~35|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux4~3|datac"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux4~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~26|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[14]~35|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~28|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~28|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~0|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[14]~35|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~28|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux4~0|datad"
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~26|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[13]~34|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[13]~34|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux5~3|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux5~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[13]~34|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~26|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~3|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~26|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~26|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~1|datab"
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~24|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~6|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~6|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[12]~37|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[12]~37|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux6~5|datad"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux6~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~22|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~5|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~4|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~24|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~24|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux6~6|datab"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~22|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~4|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[11]~33|datad"
    Warning (332126): Node "cpu1|DP1|AC|data_out[11]~33|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux5~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~20|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~22|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~22|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~4|datab"
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~20|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[10]~32|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[10]~32|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux7~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~20|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~18|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~5|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~20|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~20|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~3|datac"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~18|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~5|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[9]~31|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[9]~31|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux9~2|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux9~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~16|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~2|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~18|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~18|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~18|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~5|datab"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~16|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~6|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~6|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[8]~30|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[8]~30|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~1|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux8~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~14|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~0|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~5|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~16|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~16|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~16|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux10~6|datac"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~14|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[7]~29|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[7]~29|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~0|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux9~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~12|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[7]~29|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~14|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~1|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~14|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~14|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~3|datac"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~12|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~3|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[6]~28|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[6]~28|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux11~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~12|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~12|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~12|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[6]~28|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~10|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux12~0|datab"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~10|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~3|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[5]~26|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[5]~26|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux13~3|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux13~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[5]~26|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~10|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~10|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~10|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~1|datad"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[4]~25|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[4]~25|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux13~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[4]~25|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~8|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~8|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux14~0|dataa"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~4|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[3]~23|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[3]~23|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux15~3|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux15~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~6|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~3|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~1|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~2|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~2|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[3]~23|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~6|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~6|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~1|dataa"
Warning (332125): Found combinational loop of 23 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[2]~22|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[2]~22|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux15~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~1|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[2]~22|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~0|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~4|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux16~2|datad"
Warning (332125): Found combinational loop of 24 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~5|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~5|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[1]~20|datab"
    Warning (332126): Node "cpu1|DP1|AC|data_out[1]~20|combout"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux17~2|datab"
    Warning (332126): Node "cpu1|DP1|bmuxtb|Mux17~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~0|datad"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add4~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~5|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Add3~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~4|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~4|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~5|datac"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~4|datab"
Warning (332125): Found combinational loop of 18 nodes
    Warning (332126): Node "cpu1|DP1|ALU|Add0~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add0~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~0|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~1|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~1|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~3|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~3|combout"
    Warning (332126): Node "cpu1|DP1|AC|data_out[0]~19|dataa"
    Warning (332126): Node "cpu1|DP1|AC|data_out[0]~19|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~3|datab"
    Warning (332126): Node "cpu1|DP1|ALU|Mux17~3|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~0|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Add1~0|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~1|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~2|dataa"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~2|combout"
    Warning (332126): Node "cpu1|DP1|ALU|Mux18~3|datab"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -164.932
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -164.932    -18936.200 clk 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.296         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -4805.884 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -152.055
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -152.055    -17330.584 clk 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.308         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -4737.552 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -83.802
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -83.802     -9721.179 clk 
Info (332146): Worst-case hold slack is 0.110
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.110         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2661.539 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 449 warnings
    Info: Peak virtual memory: 598 megabytes
    Info: Processing ended: Sun Jul 30 10:20:57 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


