m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Software/modelsim/examples
T_opt
!s110 1741704154
V[QJl:4ojW;WFVN?0h@=cQ0
Z1 04 2 4 work tb fast 0
=1-f4a80dc7cd80-67d04bda-1cd-8190
Z2 o-quiet -auto_acc_if_foreign -work work
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;2020.4;71
R0
T_opt1
!s110 1741764610
VgGAmZ@VDQLcddFD^QY2Y<3
R1
=1-f4a80dc7cd80-67d13802-d-4f60
R2
R3
n@_opt1
R4
R0
T_opt2
!s110 1741766954
V0Y^z`V@4chY[g@;jWVP<;2
R1
=1-f4a80dc7cd80-67d1412a-306-47bc
R2
R3
n@_opt2
R4
R0
T_opt3
!s110 1742042934
VGC?I>77ih[kLP0?;lSdiU1
R1
=1-f4a80dc7cd80-67d57735-1ee-5614
o-quiet -auto_acc_if_foreign -work work +acc
R3
n@_opt3
R4
vcontrol
Z5 !s110 1742042907
!i10b 1
!s100 LVhJ4Pm1N92@aMTd9<><[1
Z6 !s11b Dg1SIo80bB@j0V0VzS_@n1
Ig2IZ4IdNbhfoFW3@VEC363
Z7 dE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/simFiles
w1741790029
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.v
!i122 192
L0 1 17
Z8 VDg1SIo80bB@j0V0VzS_@n1
Z9 OL;L;2020.4;71
r1
!s85 0
31
Z10 !s108 1742042907.000000
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/common/control.v|
!i113 0
Z11 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vcpu_top
R5
!i10b 1
!s100 VbgD[?:I<ieDGVOBCRU9Z0
R6
IHA@1lSgI7E[haBzWcNIM23
R7
w1741868703
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v
!i122 203
L0 1 160
R8
R9
r1
!s85 0
31
R10
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/top/cpu_top.v|
!i113 0
R11
R3
vcpu_top_soc
R5
!i10b 1
!s100 WZ9<XkCh9HKeIi<N50AS>2
R6
IGA?6R?;;0VOWV9IWoi`d@3
R7
w1741703769
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.v
!i122 201
L0 1 21
R8
R9
r1
!s85 0
31
R10
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/cpu_top_soc.v|
!i113 0
R11
R3
vdff_set
R5
!i10b 1
!s100 R=16OIO3Se@>NoI296HAI0
R6
IFL5U0O@k?><@aLPMKd=E[2
R7
w1741867839
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v
!i122 200
Z12 L0 2 15
R8
R9
r1
!s85 0
31
R10
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/utils/dff_set.v|
!i113 0
R11
R3
vdual_ram
R5
!i10b 1
!s100 =0odeHTID@6dKU=D3gVKj3
R6
I;<dM`cZ?IlX]@OoO6fIb;0
R7
Z13 w1742026153
Z14 8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/simFiles/dual_ram.v
Z15 FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/simFiles/dual_ram.v
!i122 205
L0 1 42
R8
R9
r1
!s85 0
31
R10
Z16 !s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/simFiles/dual_ram.v|
Z17 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/simFiles/dual_ram.v|
!i113 0
R11
R3
vdual_ram_template
R5
!i10b 1
!s100 Q:accbB@TPimTj3NcERlm2
R6
I:JBO5?0MUMUGC8FhzfB`30
R7
R13
R14
R15
!i122 205
L0 44 23
R8
R9
r1
!s85 0
31
R10
R16
R17
!i113 0
R11
R3
vex
R5
!i10b 1
!s100 L[TY3]FKN]g1^JihK;IER2
R6
IKlLD`[o>=R1O2Ge]nQZgd3
R7
w1741868239
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v
!i122 196
L0 2 118
R8
R9
r1
!s85 0
31
R10
!s107 E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\core\execute\..\common\defines.v|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/execute/ex.v|
!i113 0
R11
R3
vid
R5
!i10b 1
!s100 zR^lUhJ0TdVJ<zHBlV8HT2
R6
IC5JJO:lhlQ>fOH@^n0P>F2
R7
w1741868006
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v
!i122 193
L0 3 118
R8
R9
r1
!s85 0
31
R10
!s107 E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\core\decode\..\common\defines.v|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id.v|
!i113 0
R11
R3
vid_ex
R5
!i10b 1
!s100 d0KjZhKf_kae:CU`FV9kz3
R6
IKNK^^GaY5@UWQo_lbNnfY0
R7
w1741867462
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.v
!i122 194
L0 2 70
R8
R9
r1
!s85 0
31
R10
!s107 E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\core\decode\..\common\defines.v|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/id_ex.v|
!i113 0
R11
R3
viF
R5
!i10b 1
!s100 KO234V50MZ2m5k<fMEK=R1
R6
IAKI;;<zN3iUml3Q0a4Ln42
R7
w1741613737
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.v
!i122 197
R12
R8
R9
r1
!s85 0
31
R10
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if.v|
!i113 0
R11
R3
ni@f
vif_id
R5
!i10b 1
!s100 mIzIcTP<9n=m>bF=zE`@Z0
R6
I1`?nG0Rz=RN1i^@GXdKnB1
R7
w1741867425
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.v
!i122 198
L0 4 30
R8
R9
r1
!s85 0
31
R10
!s107 E:\Files\Electron\FPGA\RV32I_Pipeline_CPU\rtl\core\fetch\..\common\defines.v|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/if_id.v|
!i113 0
R11
R3
vimem
R5
!i10b 1
!s100 GhV:enWzHcakXUn7B0IzP1
R6
IWA;0iDcc4?k?]:G8nXo@f2
R7
w1742042794
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v
!i122 204
L0 2 9
R8
R9
r1
!s85 0
31
R10
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/perips/ROM.v|
!i113 0
R11
R3
vpc_reg
R5
!i10b 1
!s100 hQ:o:e32jlhc_IoE4PP_W3
R6
I]97D^^]2:4:[YK]1A[:^42
R7
w1741868618
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.v
!i122 199
L0 2 14
R8
R9
r1
!s85 0
31
R10
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/fetch/pc_reg.v|
!i113 0
R11
R3
vregs
R5
!i10b 1
!s100 fBFDUKl;<IJk?XRTJbh;90
R6
I9dVn?Q>SHa4[b2LgPb1VC0
R7
w1741774470
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.v
!i122 195
L0 2 36
R8
R9
r1
!s85 0
31
R10
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/rtl/core/decode/regs.v|
!i113 0
R11
R3
vtb
R5
!i10b 1
!s100 =<3KTYE6gH=ID03n7>E5a2
R6
IjMbXAKRkhGl=KJeA^8=eR1
R7
w1741867381
8E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/cpu_top_tb.v
FE:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/cpu_top_tb.v
!i122 202
L0 1 53
R8
R9
r1
!s85 0
31
R10
!s107 E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/cpu_top_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/Files/Electron/FPGA/RV32I_Pipeline_CPU/sim/testcases/cpu_top_tb.v|
!i113 0
R11
R3
