

================================================================
== Vitis HLS Report for 'kpad_32_64_256_32_64_sha256_wrapper_Pipeline_VITIS_LOOP_120_2'
================================================================
* Date:           Sat Nov  1 16:09:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  5.065 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       10|       10|  90.000 ns|  90.000 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119]   --->   Operation 5 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_02 = alloca i32 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 6 'alloca' 'i_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keyStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln120 = store i4 0, i4 %i_02" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 8 'store' 'store_ln120' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln119 = store i512 0, i512 %k1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119]   --->   Operation 9 'store' 'store_ln119' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 10 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i4 %i_02" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln120 = icmp_eq  i4 %i, i4 8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 12 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%i_8 = add i4 %i, i4 1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 13 'add' 'i_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.inc.split, void %for.inc26.exitStub" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 14 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln120 = store i4 %i_8, i4 %i_02" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 15 'store' 'store_ln120' <Predicate = (!icmp_ln120)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%k1_load_1 = load i512 %k1"   --->   Operation 26 'load' 'k1_load_1' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %k1_out, i512 %k1_load_1"   --->   Operation 27 'write' 'write_ln0' <Predicate = (icmp_ln120)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln120)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%k1_load = load i512 %k1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124]   --->   Operation 16 'load' 'k1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln121 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:121]   --->   Operation 17 'specpipeline' 'specpipeline_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln119 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 19 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] ( I:3.47ns O:3.47ns )   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %keyStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:122]   --->   Operation 20 'read' 'tmp' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = partselect i224 @_ssdm_op_PartSelect.i224.i512.i32.i32, i512 %k1_load, i32 256, i32 479" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i512 %k1_load" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124]   --->   Operation 22 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k1_1 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i224.i32.i224.i32, i224 %tmp_s, i32 %tmp, i224 %trunc_ln124, i32 0" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124]   --->   Operation 23 'bitconcatenate' 'k1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln119 = store i512 %k1_1, i512 %k1" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119]   --->   Operation 24 'store' 'store_ln119' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln120 = br void %for.inc" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120]   --->   Operation 25 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.000ns, clock uncertainty: 0.900ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln120', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120) of constant 0 on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120 [6]  (1.588 ns)
	'load' operation 4 bit ('i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120) on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln120', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120) [11]  (1.735 ns)
	'store' operation 0 bit ('store_ln120', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120) of variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120 on local variable 'i', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:120 [23]  (1.588 ns)

 <State 2>: 5.065ns
The critical path consists of the following:
	fifo read operation ('tmp', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:122) on port 'keyStrm' (/home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:122) [19]  (3.477 ns)
	'store' operation 0 bit ('store_ln119', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119) of variable 'k1', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:124 on local variable 'k1', /home/yxh/fpga-amd2025/security/L1/include/xf_security/hmac.hpp:119 [24]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
