vendor_name = ModelSim
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/time_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tail_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_clkdiv.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mlt_x400.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/integer_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/int_sync.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/head_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frc_counter.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/FRACTIONAL_Counter2.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/frac_sync.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_sv.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/dm_min.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/digmod.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/mult_x50.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/tdc_pll.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff_sub.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/diff_sub.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/phase_controller.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/ph_tb.sv
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/byass_data.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/singen.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin_addr.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.qip
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/spi_data_transm.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/accumulation.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/Chain1.cdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/Chain2.cdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/Chain1.cdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/output_files/UART.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/async.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/led/SEG7_LUT.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.cdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/de0_tdc.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_60j.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/add_sub_efh.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cntr_95j.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/cmpr_mfc.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/altsyncram_9v91.tdf
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/sin8bit.mif
source_file = 1, C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/de0_tdc.sdc
design_name = DE0_TDC
instance = comp, \LED[0]~output , LED[0]~output, DE0_TDC, 1
instance = comp, \LED[1]~output , LED[1]~output, DE0_TDC, 1
instance = comp, \LED[2]~output , LED[2]~output, DE0_TDC, 1
instance = comp, \LED[3]~output , LED[3]~output, DE0_TDC, 1
instance = comp, \LED[4]~output , LED[4]~output, DE0_TDC, 1
instance = comp, \LED[5]~output , LED[5]~output, DE0_TDC, 1
instance = comp, \LED[6]~output , LED[6]~output, DE0_TDC, 1
instance = comp, \LED[7]~output , LED[7]~output, DE0_TDC, 1
instance = comp, \MOD~output , MOD~output, DE0_TDC, 1
instance = comp, \MOD_STATIC~output , MOD_STATIC~output, DE0_TDC, 1
instance = comp, \TRIG~output , TRIG~output, DE0_TDC, 1
instance = comp, \DAC_OUT[0]~output , DAC_OUT[0]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[1]~output , DAC_OUT[1]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[2]~output , DAC_OUT[2]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[3]~output , DAC_OUT[3]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[4]~output , DAC_OUT[4]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[5]~output , DAC_OUT[5]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[6]~output , DAC_OUT[6]~output, DE0_TDC, 1
instance = comp, \DAC_OUT[7]~output , DAC_OUT[7]~output, DE0_TDC, 1
instance = comp, \DAC_WR~output , DAC_WR~output, DE0_TDC, 1
instance = comp, \DAC2_DB[0]~output , DAC2_DB[0]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[1]~output , DAC2_DB[1]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[2]~output , DAC2_DB[2]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[3]~output , DAC2_DB[3]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[4]~output , DAC2_DB[4]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[5]~output , DAC2_DB[5]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[6]~output , DAC2_DB[6]~output, DE0_TDC, 1
instance = comp, \DAC2_DB[7]~output , DAC2_DB[7]~output, DE0_TDC, 1
instance = comp, \DAC2_WR~output , DAC2_WR~output, DE0_TDC, 1
instance = comp, \TEST_SIGNAL~output , TEST_SIGNAL~output, DE0_TDC, 1
instance = comp, \TEST_SIGNAL2~output , TEST_SIGNAL2~output, DE0_TDC, 1
instance = comp, \SPI3_CLK~output , SPI3_CLK~output, DE0_TDC, 1
instance = comp, \SPI3_MOSI~output , SPI3_MOSI~output, DE0_TDC, 1
instance = comp, \SPI3_SS~output , SPI3_SS~output, DE0_TDC, 1
instance = comp, \SPI1_MOSI~output , SPI1_MOSI~output, DE0_TDC, 1
instance = comp, \SPI1_SS~output , SPI1_SS~output, DE0_TDC, 1
instance = comp, \TxD_direct~output , TxD_direct~output, DE0_TDC, 1
instance = comp, \TxD~output , TxD~output, DE0_TDC, 1
instance = comp, \SEG_2DP~output , SEG_2DP~output, DE0_TDC, 1
instance = comp, \SEG_3DP~output , SEG_3DP~output, DE0_TDC, 1
instance = comp, \SEG_1DP~output , SEG_1DP~output, DE0_TDC, 1
instance = comp, \SEG_0DP~output , SEG_0DP~output, DE0_TDC, 1
instance = comp, \SEG_0[0]~output , SEG_0[0]~output, DE0_TDC, 1
instance = comp, \SEG_0[1]~output , SEG_0[1]~output, DE0_TDC, 1
instance = comp, \SEG_0[2]~output , SEG_0[2]~output, DE0_TDC, 1
instance = comp, \SEG_0[3]~output , SEG_0[3]~output, DE0_TDC, 1
instance = comp, \SEG_0[4]~output , SEG_0[4]~output, DE0_TDC, 1
instance = comp, \SEG_0[5]~output , SEG_0[5]~output, DE0_TDC, 1
instance = comp, \SEG_0[6]~output , SEG_0[6]~output, DE0_TDC, 1
instance = comp, \SEG_1[0]~output , SEG_1[0]~output, DE0_TDC, 1
instance = comp, \SEG_1[1]~output , SEG_1[1]~output, DE0_TDC, 1
instance = comp, \SEG_1[2]~output , SEG_1[2]~output, DE0_TDC, 1
instance = comp, \SEG_1[3]~output , SEG_1[3]~output, DE0_TDC, 1
instance = comp, \SEG_1[4]~output , SEG_1[4]~output, DE0_TDC, 1
instance = comp, \SEG_1[5]~output , SEG_1[5]~output, DE0_TDC, 1
instance = comp, \SEG_1[6]~output , SEG_1[6]~output, DE0_TDC, 1
instance = comp, \SEG_2[0]~output , SEG_2[0]~output, DE0_TDC, 1
instance = comp, \SEG_2[1]~output , SEG_2[1]~output, DE0_TDC, 1
instance = comp, \SEG_2[2]~output , SEG_2[2]~output, DE0_TDC, 1
instance = comp, \SEG_2[3]~output , SEG_2[3]~output, DE0_TDC, 1
instance = comp, \SEG_2[4]~output , SEG_2[4]~output, DE0_TDC, 1
instance = comp, \SEG_2[5]~output , SEG_2[5]~output, DE0_TDC, 1
instance = comp, \SEG_2[6]~output , SEG_2[6]~output, DE0_TDC, 1
instance = comp, \SEG_3[0]~output , SEG_3[0]~output, DE0_TDC, 1
instance = comp, \SEG_3[1]~output , SEG_3[1]~output, DE0_TDC, 1
instance = comp, \SEG_3[2]~output , SEG_3[2]~output, DE0_TDC, 1
instance = comp, \SEG_3[3]~output , SEG_3[3]~output, DE0_TDC, 1
instance = comp, \SEG_3[4]~output , SEG_3[4]~output, DE0_TDC, 1
instance = comp, \SEG_3[5]~output , SEG_3[5]~output, DE0_TDC, 1
instance = comp, \SEG_3[6]~output , SEG_3[6]~output, DE0_TDC, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|pll1 , cb_inst|pll_inst|altpll_component|auto_generated|pll1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , cb_inst|pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[0]~16 , ph_ctl|clk_div[0]~16, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[0] , ph_ctl|clk_div[0], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[1]~18 , ph_ctl|clk_div[1]~18, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[1] , ph_ctl|clk_div[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[2]~20 , ph_ctl|clk_div[2]~20, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[2] , ph_ctl|clk_div[2], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[3]~22 , ph_ctl|clk_div[3]~22, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[3] , ph_ctl|clk_div[3], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[4]~24 , ph_ctl|clk_div[4]~24, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[4] , ph_ctl|clk_div[4], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[5]~26 , ph_ctl|clk_div[5]~26, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[5] , ph_ctl|clk_div[5], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[6]~28 , ph_ctl|clk_div[6]~28, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[6] , ph_ctl|clk_div[6], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[7]~30 , ph_ctl|clk_div[7]~30, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[7] , ph_ctl|clk_div[7], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[8]~32 , ph_ctl|clk_div[8]~32, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[8] , ph_ctl|clk_div[8], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[9]~34 , ph_ctl|clk_div[9]~34, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[9] , ph_ctl|clk_div[9], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[10]~36 , ph_ctl|clk_div[10]~36, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[10] , ph_ctl|clk_div[10], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[11]~38 , ph_ctl|clk_div[11]~38, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[11] , ph_ctl|clk_div[11], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[12]~40 , ph_ctl|clk_div[12]~40, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[12] , ph_ctl|clk_div[12], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[13]~42 , ph_ctl|clk_div[13]~42, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[13] , ph_ctl|clk_div[13], DE0_TDC, 1
instance = comp, \KEY[1]~input , KEY[1]~input, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[1] , ph_ctl|key_ctl_d[1], DE0_TDC, 1
instance = comp, \KEY[0]~input , KEY[0]~input, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_d[0] , ph_ctl|key_ctl_d[0], DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[0] , ph_ctl|key_ctl_q[0], DE0_TDC, 1
instance = comp, \ph_ctl|always0~0 , ph_ctl|always0~0, DE0_TDC, 1
instance = comp, \ph_ctl|key_ctl_q[1] , ph_ctl|key_ctl_q[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8]~4 , ph_ctl|clk_max[8]~4, DE0_TDC, 1
instance = comp, \SW[0]~input , SW[0]~input, DE0_TDC, 1
instance = comp, \SW[1]~input , SW[1]~input, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[13]~22 , ph_ctl|clk_max[13]~22, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[13]~23 , ph_ctl|clk_max[13]~23, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[13] , ph_ctl|clk_max[13], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[14]~44 , ph_ctl|clk_div[14]~44, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[14] , ph_ctl|clk_div[14], DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[15]~46 , ph_ctl|clk_div[15]~46, DE0_TDC, 1
instance = comp, \ph_ctl|clk_div[15] , ph_ctl|clk_div[15], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~7 , ph_ctl|Equal0~7, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max~16 , ph_ctl|clk_max~16, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[10]~24 , ph_ctl|clk_max[10]~24, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7]~17 , ph_ctl|clk_max[7]~17, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[7] , ph_ctl|clk_max[7], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6]~14 , ph_ctl|clk_max[6]~14, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6]~15 , ph_ctl|clk_max[6]~15, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[6] , ph_ctl|clk_max[6], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~3 , ph_ctl|Equal0~3, DE0_TDC, 1
instance = comp, \ph_ctl|Decoder0~0 , ph_ctl|Decoder0~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1]~0 , ph_ctl|clk_max[1]~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[1] , ph_ctl|clk_max[1], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5]~3 , ph_ctl|clk_max[5]~3, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[0]~5 , ph_ctl|clk_max[0]~5, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[0] , ph_ctl|clk_max[0], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~0 , ph_ctl|Equal0~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5]~12 , ph_ctl|clk_max[5]~12, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5]~13 , ph_ctl|clk_max[5]~13, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[5] , ph_ctl|clk_max[5], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[4]~10 , ph_ctl|clk_max[4]~10, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[4]~11 , ph_ctl|clk_max[4]~11, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[4] , ph_ctl|clk_max[4], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~2 , ph_ctl|Equal0~2, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3]~8 , ph_ctl|clk_max[3]~8, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3]~9 , ph_ctl|clk_max[3]~9, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[3] , ph_ctl|clk_max[3], DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[2]~6 , ph_ctl|clk_max[2]~6, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[2]~7 , ph_ctl|clk_max[2]~7, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[2] , ph_ctl|clk_max[2], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~1 , ph_ctl|Equal0~1, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~4 , ph_ctl|Equal0~4, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8]~18 , ph_ctl|clk_max[8]~18, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8]~19 , ph_ctl|clk_max[8]~19, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[8] , ph_ctl|clk_max[8], DE0_TDC, 1
instance = comp, \ph_ctl|Decoder0~1 , ph_ctl|Decoder0~1, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[9]~20 , ph_ctl|clk_max[9]~20, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[9] , ph_ctl|clk_max[9], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~5 , ph_ctl|Equal0~5, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[10]~21 , ph_ctl|clk_max[10]~21, DE0_TDC, 1
instance = comp, \ph_ctl|clk_max[10] , ph_ctl|clk_max[10], DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~6 , ph_ctl|Equal0~6, DE0_TDC, 1
instance = comp, \ph_ctl|Equal0~8 , ph_ctl|Equal0~8, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k~0 , ph_ctl|clk_10k~0, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k , ph_ctl|clk_10k, DE0_TDC, 1
instance = comp, \Add0~0 , Add0~0, DE0_TDC, 1
instance = comp, \clk_div[0] , clk_div[0], DE0_TDC, 1
instance = comp, \Add0~2 , Add0~2, DE0_TDC, 1
instance = comp, \clk_div[1] , clk_div[1], DE0_TDC, 1
instance = comp, \Add0~4 , Add0~4, DE0_TDC, 1
instance = comp, \clk_div[2] , clk_div[2], DE0_TDC, 1
instance = comp, \Add0~6 , Add0~6, DE0_TDC, 1
instance = comp, \clk_div[3] , clk_div[3], DE0_TDC, 1
instance = comp, \Add0~8 , Add0~8, DE0_TDC, 1
instance = comp, \clk_div~4 , clk_div~4, DE0_TDC, 1
instance = comp, \clk_div[4] , clk_div[4], DE0_TDC, 1
instance = comp, \Add0~10 , Add0~10, DE0_TDC, 1
instance = comp, \clk_div[5] , clk_div[5], DE0_TDC, 1
instance = comp, \Equal0~3 , Equal0~3, DE0_TDC, 1
instance = comp, \Add0~12 , Add0~12, DE0_TDC, 1
instance = comp, \clk_div[6] , clk_div[6], DE0_TDC, 1
instance = comp, \Add0~14 , Add0~14, DE0_TDC, 1
instance = comp, \clk_div[7] , clk_div[7], DE0_TDC, 1
instance = comp, \Add0~16 , Add0~16, DE0_TDC, 1
instance = comp, \clk_div~3 , clk_div~3, DE0_TDC, 1
instance = comp, \clk_div[8] , clk_div[8], DE0_TDC, 1
instance = comp, \Add0~18 , Add0~18, DE0_TDC, 1
instance = comp, \clk_div~2 , clk_div~2, DE0_TDC, 1
instance = comp, \clk_div[9] , clk_div[9], DE0_TDC, 1
instance = comp, \Add0~20 , Add0~20, DE0_TDC, 1
instance = comp, \clk_div~1 , clk_div~1, DE0_TDC, 1
instance = comp, \clk_div[10] , clk_div[10], DE0_TDC, 1
instance = comp, \Add0~22 , Add0~22, DE0_TDC, 1
instance = comp, \clk_div[11] , clk_div[11], DE0_TDC, 1
instance = comp, \Add0~24 , Add0~24, DE0_TDC, 1
instance = comp, \clk_div[12] , clk_div[12], DE0_TDC, 1
instance = comp, \Add0~26 , Add0~26, DE0_TDC, 1
instance = comp, \clk_div~0 , clk_div~0, DE0_TDC, 1
instance = comp, \clk_div[13] , clk_div[13], DE0_TDC, 1
instance = comp, \Equal0~1 , Equal0~1, DE0_TDC, 1
instance = comp, \Add0~28 , Add0~28, DE0_TDC, 1
instance = comp, \clk_div[14] , clk_div[14], DE0_TDC, 1
instance = comp, \Add0~30 , Add0~30, DE0_TDC, 1
instance = comp, \clk_div[15] , clk_div[15], DE0_TDC, 1
instance = comp, \Equal0~0 , Equal0~0, DE0_TDC, 1
instance = comp, \Equal0~2 , Equal0~2, DE0_TDC, 1
instance = comp, \Equal0~4 , Equal0~4, DE0_TDC, 1
instance = comp, \clk_10k~0 , clk_10k~0, DE0_TDC, 1
instance = comp, \SIGNAL~input , SIGNAL~input, DE0_TDC, 1
instance = comp, \SW[8]~input , SW[8]~input, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3]~4 , byass_data1|count_byass[3]~4, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3]~5 , byass_data1|count_byass[3]~5, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3] , byass_data1|count_byass[3], DE0_TDC, 1
instance = comp, \byass_data1|count_byass[3]~8 , byass_data1|count_byass[3]~8, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[1]~3 , byass_data1|count_byass[1]~3, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[1] , byass_data1|count_byass[1], DE0_TDC, 1
instance = comp, \byass_data1|count_byass~6 , byass_data1|count_byass~6, DE0_TDC, 1
instance = comp, \byass_data1|Add1~0 , byass_data1|Add1~0, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~7 , byass_data1|count_byass~7, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[2] , byass_data1|count_byass[2], DE0_TDC, 1
instance = comp, \byass_data1|LessThan1~0 , byass_data1|LessThan1~0, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[1]~1 , byass_data1|output_buf[1]~1, DE0_TDC, 1
instance = comp, \byass_data1|count_byass~2 , byass_data1|count_byass~2, DE0_TDC, 1
instance = comp, \byass_data1|count_byass[0] , byass_data1|count_byass[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][0]~feeder , tdc_inst_0|lr_mod[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][0] , tdc_inst_0|lr_mod[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][1]~feeder , tdc_inst_0|lr_mod[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_mod[0][1] , tdc_inst_0|lr_mod[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_d , tdc_inst_0|gen[0].tc_inst|mod_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~0 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~20 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][0]~feeder , tdc_inst_0|lr_signal[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][0] , tdc_inst_0|lr_signal[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|lr_signal[0][1] , tdc_inst_0|lr_signal[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|signal_d , tdc_inst_0|gen[0].tc_inst|signal_d, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|signal_xor , tdc_inst_0|gen[0].tc_inst|signal_xor, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[4]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_negedge , tdc_inst_0|gen[0].tc_inst|mod_negedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[4] , tdc_inst_0|gen[0].tc_inst|ip_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~20 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|mod_posedge , tdc_inst_0|gen[0].tc_inst|mod_posedge, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[4] , tdc_inst_0|gen[0].tc_inst|in_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~0 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy[2] , tdc_inst_0|gen[0].tc_inst|p_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy~1 , tdc_inst_0|gen[0].tc_inst|p_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_rdy[1] , tdc_inst_0|gen[0].tc_inst|p_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|p_data_valid~0 , tdc_inst_0|gen[0].tc_inst|p_data_valid~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~0 , tdc_inst_0|gen[0].tc_inst|Add1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[3]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[3] , tdc_inst_0|gen[0].tc_inst|ip_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[3] , tdc_inst_0|gen[0].tc_inst|in_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~1 , tdc_inst_0|gen[0].tc_inst|Add1~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[2]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[2] , tdc_inst_0|gen[0].tc_inst|ip_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[2] , tdc_inst_0|gen[0].tc_inst|in_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~2 , tdc_inst_0|gen[0].tc_inst|Add1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[1] , tdc_inst_0|gen[0].tc_inst|ip_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[1] , tdc_inst_0|gen[0].tc_inst|in_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~3 , tdc_inst_0|gen[0].tc_inst|Add1~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[0]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[0] , tdc_inst_0|gen[0].tc_inst|ip_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[0] , tdc_inst_0|gen[0].tc_inst|in_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~4 , tdc_inst_0|gen[0].tc_inst|Add1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[0]~10 , tdc_inst_0|gen[0].tc_inst|int_out[0]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[1]~12 , tdc_inst_0|gen[0].tc_inst|int_out[1]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[2]~14 , tdc_inst_0|gen[0].tc_inst|int_out[2]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[3]~16 , tdc_inst_0|gen[0].tc_inst|int_out[3]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[4]~18 , tdc_inst_0|gen[0].tc_inst|int_out[4]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_ena, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|out_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~1 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy[2] , tdc_inst_0|gen[0].tc_inst|n_data_rdy[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~0 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy~2 , tdc_inst_0|gen[0].tc_inst|n_data_rdy~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|n_data_rdy[1] , tdc_inst_0|gen[0].tc_inst|n_data_rdy[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en~0 , tdc_inst_0|gen[0].tc_inst|wr_en~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[4] , tdc_inst_0|gen[0].tc_inst|int_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en~feeder , tdc_inst_0|gen[0].tc_inst|wr_en~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|wr_en , tdc_inst_0|gen[0].tc_inst|wr_en, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|next_state.st_ena_off~0 , tdc_inst_0|fr_sync|next_state.st_ena_off~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_off , tdc_inst_0|fr_sync|state.st_ena_off, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_change_clock~feeder , tdc_inst_0|fr_sync|state.st_change_clock~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_change_clock , tdc_inst_0|fr_sync|state.st_change_clock, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_read_data , tdc_inst_0|fr_sync|state.st_read_data, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|out_valid~feeder , tdc_inst_0|fr_sync|out_valid~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|out_valid , tdc_inst_0|fr_sync|out_valid, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][0]~feeder , tdc_inst_0|fr_sync|lr_clear[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][0] , tdc_inst_0|fr_sync|lr_clear[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_clear[0][1] , tdc_inst_0|fr_sync|lr_clear[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~1 , tdc_inst_0|fr_sync|data_wr~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr[0] , tdc_inst_0|fr_sync|data_wr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[0]~feeder , tdc_inst_0|fr_sync|lr_wrdata[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[0] , tdc_inst_0|fr_sync|lr_wrdata[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[1]~feeder , tdc_inst_0|fr_sync|lr_wrdata[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_wrdata[1] , tdc_inst_0|fr_sync|lr_wrdata[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|Selector1~0 , tdc_inst_0|fr_sync|Selector1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_ena_on , tdc_inst_0|fr_sync|state.st_ena_on, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|Selector0~0 , tdc_inst_0|fr_sync|Selector0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|state.st_wait , tdc_inst_0|fr_sync|state.st_wait, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][0]~0 , tdc_inst_0|fr_sync|lr_ena[0][0]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][0] , tdc_inst_0|fr_sync|lr_ena[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|lr_ena[0][1] , tdc_inst_0|fr_sync|lr_ena[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data_wr~0 , tdc_inst_0|fr_sync|data_wr~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][4] , tdc_inst_0|i_sync|data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][4]~feeder , tdc_inst_0|i_sync|sync_data[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][4] , tdc_inst_0|i_sync|sync_data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][4] , tdc_inst_0|int_sync_out[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[6]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[6] , tdc_inst_0|gen[0].tc_inst|ip_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[6] , tdc_inst_0|gen[0].tc_inst|in_reg[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~6 , tdc_inst_0|gen[0].tc_inst|Add1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[5]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[5] , tdc_inst_0|gen[0].tc_inst|ip_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[5] , tdc_inst_0|gen[0].tc_inst|in_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~5 , tdc_inst_0|gen[0].tc_inst|Add1~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[5]~20 , tdc_inst_0|gen[0].tc_inst|int_out[5]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[6]~22 , tdc_inst_0|gen[0].tc_inst|int_out[6]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[6] , tdc_inst_0|gen[0].tc_inst|int_out[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][6] , tdc_inst_0|i_sync|data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][6] , tdc_inst_0|i_sync|sync_data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][6] , tdc_inst_0|int_sync_out[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[5] , tdc_inst_0|gen[0].tc_inst|int_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][5]~feeder , tdc_inst_0|i_sync|data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][5] , tdc_inst_0|i_sync|data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][5]~feeder , tdc_inst_0|i_sync|sync_data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][5] , tdc_inst_0|i_sync|sync_data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][5] , tdc_inst_0|int_sync_out[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[7] , tdc_inst_0|gen[0].tc_inst|in_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[7]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[7] , tdc_inst_0|gen[0].tc_inst|ip_reg[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~7 , tdc_inst_0|gen[0].tc_inst|Add1~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[7]~24 , tdc_inst_0|gen[0].tc_inst|int_out[7]~24, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[7] , tdc_inst_0|gen[0].tc_inst|int_out[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][7]~feeder , tdc_inst_0|i_sync|data[0][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][7] , tdc_inst_0|i_sync|data[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][7]~feeder , tdc_inst_0|i_sync|sync_data[0][7]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][7] , tdc_inst_0|i_sync|sync_data[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][7] , tdc_inst_0|int_sync_out[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][5]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][4]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[1] , tdc_inst_0|gen[0].tc_inst|int_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][1] , tdc_inst_0|i_sync|data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][1]~feeder , tdc_inst_0|i_sync|sync_data[0][1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][1] , tdc_inst_0|i_sync|sync_data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][1] , tdc_inst_0|int_sync_out[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[2] , tdc_inst_0|gen[0].tc_inst|int_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][2]~feeder , tdc_inst_0|i_sync|data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][2] , tdc_inst_0|i_sync|data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][2]~feeder , tdc_inst_0|i_sync|sync_data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][2] , tdc_inst_0|i_sync|sync_data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][2] , tdc_inst_0|int_sync_out[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[0] , tdc_inst_0|gen[0].tc_inst|int_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][0]~feeder , tdc_inst_0|i_sync|data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][0] , tdc_inst_0|i_sync|data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][0] , tdc_inst_0|i_sync|sync_data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][0] , tdc_inst_0|int_sync_out[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[3] , tdc_inst_0|gen[0].tc_inst|int_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][3] , tdc_inst_0|i_sync|data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][3] , tdc_inst_0|i_sync|sync_data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][3] , tdc_inst_0|int_sync_out[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][8]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][7]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][6]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|s_out_fr~0 , tdc_inst_0|s_out_fr~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|s_out_fr , tdc_inst_0|s_out_fr, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_wr~feeder , tdc_inst_0|mlt_wr~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_wr , tdc_inst_0|mlt_wr, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[5] , tdc_inst_0|gen[0].tc_inst|tp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[5] , tdc_inst_0|gen[0].tc_inst|tn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~0 , tdc_inst_0|gen[0].tc_inst|Add0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~18 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~8 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~10 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~12 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~14 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~16 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[5] , tdc_inst_0|gen[0].tc_inst|hp_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_rst, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~18 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~8 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~10 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2]~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~12 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3]~12, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~14 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4]~14, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~16 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|Decoder0~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|wr_block, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~0 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[5]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[5] , tdc_inst_0|gen[0].tc_inst|hn_reg[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~1 , tdc_inst_0|gen[0].tc_inst|Add0~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[4] , tdc_inst_0|gen[0].tc_inst|tp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[4] , tdc_inst_0|gen[0].tc_inst|tn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~2 , tdc_inst_0|gen[0].tc_inst|Add0~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~1 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[4] , tdc_inst_0|gen[0].tc_inst|hp_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~1 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[4]~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[4] , tdc_inst_0|gen[0].tc_inst|hn_reg[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~3 , tdc_inst_0|gen[0].tc_inst|Add0~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[3]~feeder , tdc_inst_0|gen[0].tc_inst|tp_reg[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[3] , tdc_inst_0|gen[0].tc_inst|tp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux2~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[3] , tdc_inst_0|gen[0].tc_inst|tn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~4 , tdc_inst_0|gen[0].tc_inst|Add0~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~2 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[3] , tdc_inst_0|gen[0].tc_inst|hp_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~2 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[3]~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[3] , tdc_inst_0|gen[0].tc_inst|hn_reg[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~5 , tdc_inst_0|gen[0].tc_inst|Add0~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[2] , tdc_inst_0|gen[0].tc_inst|tp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux3~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[2] , tdc_inst_0|gen[0].tc_inst|tn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~6 , tdc_inst_0|gen[0].tc_inst|Add0~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~3 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[2] , tdc_inst_0|gen[0].tc_inst|hp_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~3 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[2]~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[2] , tdc_inst_0|gen[0].tc_inst|hn_reg[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~7 , tdc_inst_0|gen[0].tc_inst|Add0~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder , tdc_inst_0|gen[0].tc_inst|tp_reg[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[1] , tdc_inst_0|gen[0].tc_inst|tp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux4~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[1] , tdc_inst_0|gen[0].tc_inst|tn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~8 , tdc_inst_0|gen[0].tc_inst|Add0~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[1] , tdc_inst_0|gen[0].tc_inst|hp_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~4 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[1]~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[1] , tdc_inst_0|gen[0].tc_inst|hn_reg[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~9 , tdc_inst_0|gen[0].tc_inst|Add0~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~5 , tdc_inst_0|gen[0].tc_inst|head_ctr_pos|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hp_reg[0] , tdc_inst_0|gen[0].tc_inst|hp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~5 , tdc_inst_0|gen[0].tc_inst|head_ctr_neg|code[0]~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|hn_reg[0] , tdc_inst_0|gen[0].tc_inst|hn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~11 , tdc_inst_0|gen[0].tc_inst|Add0~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_pos|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[0]~feeder , tdc_inst_0|gen[0].tc_inst|tp_reg[0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tp_reg[0] , tdc_inst_0|gen[0].tc_inst|tp_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0 , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|Mux5~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0] , tdc_inst_0|gen[0].tc_inst|tail_ctr_neg|ctr_out[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|tn_reg[0] , tdc_inst_0|gen[0].tc_inst|tn_reg[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add0~10 , tdc_inst_0|gen[0].tc_inst|Add0~10, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7 , tdc_inst_0|gen[0].tc_inst|fr_sum[0]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9 , tdc_inst_0|gen[0].tc_inst|fr_sum[1]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11 , tdc_inst_0|gen[0].tc_inst|fr_sum[2]~11, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13 , tdc_inst_0|gen[0].tc_inst|fr_sum[3]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15 , tdc_inst_0|gen[0].tc_inst|fr_sum[4]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17 , tdc_inst_0|gen[0].tc_inst|fr_sum[5]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19 , tdc_inst_0|gen[0].tc_inst|fr_sum[6]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[6] , tdc_inst_0|gen[0].tc_inst|fr_sum[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][6]~feeder , tdc_inst_0|fr_sync|data[0][6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][6] , tdc_inst_0|fr_sync|data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][6] , tdc_inst_0|fr_sync|sync_data[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][6] , tdc_inst_0|frac_sync_out[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~0 , tdc_inst_0|mlt_inst|frac_delay~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][6] , tdc_inst_0|mlt_inst|frac_delay[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][5]~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[5] , tdc_inst_0|gen[0].tc_inst|fr_sum[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][5]~feeder , tdc_inst_0|fr_sync|data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][5] , tdc_inst_0|fr_sync|data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][5]~feeder , tdc_inst_0|fr_sync|sync_data[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][5] , tdc_inst_0|fr_sync|sync_data[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][5]~feeder , tdc_inst_0|frac_sync_out[0][5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][5] , tdc_inst_0|frac_sync_out[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~1 , tdc_inst_0|mlt_inst|frac_delay~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][5] , tdc_inst_0|mlt_inst|frac_delay[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[0][4]~7, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[4] , tdc_inst_0|gen[0].tc_inst|fr_sum[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][4] , tdc_inst_0|fr_sync|data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][4]~feeder , tdc_inst_0|fr_sync|sync_data[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][4] , tdc_inst_0|fr_sync|sync_data[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][4]~feeder , tdc_inst_0|frac_sync_out[0][4]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][4] , tdc_inst_0|frac_sync_out[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~2 , tdc_inst_0|mlt_inst|frac_delay~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][4] , tdc_inst_0|mlt_inst|frac_delay[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[3] , tdc_inst_0|gen[0].tc_inst|fr_sum[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][3] , tdc_inst_0|fr_sync|data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][3]~feeder , tdc_inst_0|fr_sync|sync_data[0][3]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][3] , tdc_inst_0|fr_sync|sync_data[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][3] , tdc_inst_0|frac_sync_out[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~3 , tdc_inst_0|mlt_inst|frac_delay~3, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][3] , tdc_inst_0|mlt_inst|frac_delay[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[2] , tdc_inst_0|gen[0].tc_inst|fr_sum[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][2]~feeder , tdc_inst_0|fr_sync|data[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][2] , tdc_inst_0|fr_sync|data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][2] , tdc_inst_0|fr_sync|sync_data[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][2]~feeder , tdc_inst_0|frac_sync_out[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][2] , tdc_inst_0|frac_sync_out[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~4 , tdc_inst_0|mlt_inst|frac_delay~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][2] , tdc_inst_0|mlt_inst|frac_delay[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|drop_bits_node[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][2]~13 , tdc_inst_0|mlt_inst|sum_st_1[0][2]~13, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][3]~15 , tdc_inst_0|mlt_inst|sum_st_1[0][3]~15, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][4]~17 , tdc_inst_0|mlt_inst|sum_st_1[0][4]~17, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][5]~19 , tdc_inst_0|mlt_inst|sum_st_1[0][5]~19, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][6]~21 , tdc_inst_0|mlt_inst|sum_st_1[0][6]~21, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][7]~23 , tdc_inst_0|mlt_inst|sum_st_1[0][7]~23, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][8]~25 , tdc_inst_0|mlt_inst|sum_st_1[0][8]~25, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][9]~27 , tdc_inst_0|mlt_inst|sum_st_1[0][9]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[0] , tdc_inst_0|mlt_inst|lr_ena[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][9] , tdc_inst_0|mlt_inst|sum_st_1[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[9]~feeder , tdc_inst_0|mlt_inst|sum_st_5[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[9] , tdc_inst_0|mlt_inst|sum_st_5[9], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[9]~feeder , diff_inst|in_buf_1[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[1]~feeder , tdc_inst_0|mlt_inst|lr_ena[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[1] , tdc_inst_0|mlt_inst|lr_ena[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[2]~feeder , tdc_inst_0|mlt_inst|lr_ena[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|lr_ena[2] , tdc_inst_0|mlt_inst|lr_ena[2], DE0_TDC, 1
instance = comp, \diff_inst|recv~0 , diff_inst|recv~0, DE0_TDC, 1
instance = comp, \diff_inst|recv , diff_inst|recv, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy~1 , diff_inst|buf1_rdy~1, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[9] , diff_inst|in_buf_1[9], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[9]~feeder , diff_inst|in_buf_2[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy~1 , diff_inst|buf2_rdy~1, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[9] , diff_inst|in_buf_2[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][8] , tdc_inst_0|mlt_inst|sum_st_1[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[8]~feeder , tdc_inst_0|mlt_inst|sum_st_5[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[8] , tdc_inst_0|mlt_inst|sum_st_5[8], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[8] , diff_inst|in_buf_2[8], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[8] , diff_inst|in_buf_1[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][7] , tdc_inst_0|mlt_inst|sum_st_1[0][7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[7] , tdc_inst_0|mlt_inst|sum_st_5[7], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[7]~feeder , diff_inst|in_buf_1[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[7] , diff_inst|in_buf_1[7], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[7]~feeder , diff_inst|in_buf_2[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[7] , diff_inst|in_buf_2[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][6] , tdc_inst_0|mlt_inst|sum_st_1[0][6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[6]~feeder , tdc_inst_0|mlt_inst|sum_st_5[6]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[6] , tdc_inst_0|mlt_inst|sum_st_5[6], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[6]~feeder , diff_inst|in_buf_2[6]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[6] , diff_inst|in_buf_2[6], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[6]~feeder , diff_inst|in_buf_1[6]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[6] , diff_inst|in_buf_1[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][5] , tdc_inst_0|mlt_inst|sum_st_1[0][5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[5]~feeder , tdc_inst_0|mlt_inst|sum_st_5[5]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[5] , tdc_inst_0|mlt_inst|sum_st_5[5], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[5]~feeder , diff_inst|in_buf_2[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[5] , diff_inst|in_buf_2[5], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[5]~feeder , diff_inst|in_buf_1[5]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[5] , diff_inst|in_buf_1[5], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][4] , tdc_inst_0|mlt_inst|sum_st_1[0][4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[4] , tdc_inst_0|mlt_inst|sum_st_5[4], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[4]~feeder , diff_inst|in_buf_2[4]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[4] , diff_inst|in_buf_2[4], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[4]~feeder , diff_inst|in_buf_1[4]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[4] , diff_inst|in_buf_1[4], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][3] , tdc_inst_0|mlt_inst|sum_st_1[0][3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[3] , tdc_inst_0|mlt_inst|sum_st_5[3], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[3] , diff_inst|in_buf_2[3], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[3] , diff_inst|in_buf_1[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][2] , tdc_inst_0|mlt_inst|sum_st_1[0][2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[2]~feeder , tdc_inst_0|mlt_inst|sum_st_5[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[2] , tdc_inst_0|mlt_inst|sum_st_5[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[2]~feeder , diff_inst|in_buf_2[2]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[2] , diff_inst|in_buf_2[2], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[2]~feeder , diff_inst|in_buf_1[2]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[2] , diff_inst|in_buf_1[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[1] , tdc_inst_0|gen[0].tc_inst|fr_sum[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][1] , tdc_inst_0|fr_sync|data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][1] , tdc_inst_0|fr_sync|sync_data[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][1] , tdc_inst_0|frac_sync_out[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~5 , tdc_inst_0|mlt_inst|frac_delay~5, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][1] , tdc_inst_0|mlt_inst|frac_delay[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~31 , tdc_inst_0|mlt_inst|sum_st_1~31, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][1] , tdc_inst_0|mlt_inst|sum_st_1[0][1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[1]~feeder , tdc_inst_0|mlt_inst|sum_st_5[1]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[1] , tdc_inst_0|mlt_inst|sum_st_5[1], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[1]~feeder , diff_inst|in_buf_1[1]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[1] , diff_inst|in_buf_1[1], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[1]~feeder , diff_inst|in_buf_2[1]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[1] , diff_inst|in_buf_2[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|fr_sum[0] , tdc_inst_0|gen[0].tc_inst|fr_sum[0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][0]~feeder , tdc_inst_0|fr_sync|data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|data[0][0] , tdc_inst_0|fr_sync|data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][0]~feeder , tdc_inst_0|fr_sync|sync_data[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|fr_sync|sync_data[0][0] , tdc_inst_0|fr_sync|sync_data[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][0]~feeder , tdc_inst_0|frac_sync_out[0][0]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|frac_sync_out[0][0] , tdc_inst_0|frac_sync_out[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay~6 , tdc_inst_0|mlt_inst|frac_delay~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|frac_delay[0][0] , tdc_inst_0|mlt_inst|frac_delay[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1~32 , tdc_inst_0|mlt_inst|sum_st_1~32, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][0] , tdc_inst_0|mlt_inst|sum_st_1[0][0], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[0] , tdc_inst_0|mlt_inst|sum_st_5[0], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[0] , diff_inst|in_buf_1[0], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[0] , diff_inst|in_buf_2[0], DE0_TDC, 1
instance = comp, \diff_inst|diff[0]~16 , diff_inst|diff[0]~16, DE0_TDC, 1
instance = comp, \diff_inst|diff[1]~18 , diff_inst|diff[1]~18, DE0_TDC, 1
instance = comp, \diff_inst|diff[2]~20 , diff_inst|diff[2]~20, DE0_TDC, 1
instance = comp, \diff_inst|diff[3]~22 , diff_inst|diff[3]~22, DE0_TDC, 1
instance = comp, \diff_inst|diff[4]~24 , diff_inst|diff[4]~24, DE0_TDC, 1
instance = comp, \diff_inst|diff[5]~26 , diff_inst|diff[5]~26, DE0_TDC, 1
instance = comp, \diff_inst|diff[6]~28 , diff_inst|diff[6]~28, DE0_TDC, 1
instance = comp, \diff_inst|diff[7]~30 , diff_inst|diff[7]~30, DE0_TDC, 1
instance = comp, \diff_inst|diff[8]~32 , diff_inst|diff[8]~32, DE0_TDC, 1
instance = comp, \diff_inst|diff[9]~34 , diff_inst|diff[9]~34, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy~0 , diff_inst|buf2_rdy~0, DE0_TDC, 1
instance = comp, \diff_inst|buf2_rdy , diff_inst|buf2_rdy, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy~0 , diff_inst|buf1_rdy~0, DE0_TDC, 1
instance = comp, \diff_inst|buf1_rdy , diff_inst|buf1_rdy, DE0_TDC, 1
instance = comp, \diff_inst|always0~0 , diff_inst|always0~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[9] , diff_inst|diff[9], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[9] , diff_inst|diff_1[9], DE0_TDC, 1
instance = comp, \diff_inst|diff[8] , diff_inst|diff[8], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[8] , diff_inst|diff_1[8], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~1 , byass_data1|Mux7~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29 , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9] , tdc_inst_0|gen[0].tc_inst|int_ctr_neg|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[9] , tdc_inst_0|gen[0].tc_inst|in_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8]~27, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29 , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9] , tdc_inst_0|gen[0].tc_inst|int_ctr_pos|counter[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[9]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[9] , tdc_inst_0|gen[0].tc_inst|ip_reg[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~9 , tdc_inst_0|gen[0].tc_inst|Add1~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[8]~feeder , tdc_inst_0|gen[0].tc_inst|ip_reg[8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|ip_reg[8] , tdc_inst_0|gen[0].tc_inst|ip_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|in_reg[8] , tdc_inst_0|gen[0].tc_inst|in_reg[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|Add1~8 , tdc_inst_0|gen[0].tc_inst|Add1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[8]~26 , tdc_inst_0|gen[0].tc_inst|int_out[8]~26, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[9]~28 , tdc_inst_0|gen[0].tc_inst|int_out[9]~28, DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[9] , tdc_inst_0|gen[0].tc_inst|int_out[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][9] , tdc_inst_0|i_sync|data[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][9]~feeder , tdc_inst_0|i_sync|sync_data[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][9] , tdc_inst_0|i_sync|sync_data[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][9]~feeder , tdc_inst_0|int_sync_out[0][9]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][9] , tdc_inst_0|int_sync_out[0][9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[3], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][7]~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][6]~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6]~16, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7]~18, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|gen[0].tc_inst|int_out[8] , tdc_inst_0|gen[0].tc_inst|int_out[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|data[0][8] , tdc_inst_0|i_sync|data[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][8]~feeder , tdc_inst_0|i_sync|sync_data[0][8]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|i_sync|sync_data[0][8] , tdc_inst_0|i_sync|sync_data[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|int_sync_out[0][8] , tdc_inst_0|int_sync_out[0][8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|single_input_node[2], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[6], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][10]~29 , tdc_inst_0|mlt_inst|sum_st_1[0][10]~29, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][11]~33 , tdc_inst_0|mlt_inst|sum_st_1[0][11]~33, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][11] , tdc_inst_0|mlt_inst|sum_st_1[0][11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[11]~feeder , tdc_inst_0|mlt_inst|sum_st_5[11]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[11] , tdc_inst_0|mlt_inst|sum_st_5[11], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[11]~feeder , diff_inst|in_buf_2[11]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[11] , diff_inst|in_buf_2[11], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[11]~feeder , diff_inst|in_buf_1[11]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[11] , diff_inst|in_buf_1[11], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][10] , tdc_inst_0|mlt_inst|sum_st_1[0][10], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[10]~feeder , tdc_inst_0|mlt_inst|sum_st_5[10]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[10] , tdc_inst_0|mlt_inst|sum_st_5[10], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[10] , diff_inst|in_buf_1[10], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[10] , diff_inst|in_buf_2[10], DE0_TDC, 1
instance = comp, \diff_inst|diff[10]~36 , diff_inst|diff[10]~36, DE0_TDC, 1
instance = comp, \diff_inst|diff[11]~38 , diff_inst|diff[11]~38, DE0_TDC, 1
instance = comp, \diff_inst|diff[11] , diff_inst|diff[11], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[11] , diff_inst|diff_1[11], DE0_TDC, 1
instance = comp, \diff_inst|diff[10] , diff_inst|diff[10], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[10] , diff_inst|diff_1[10], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~0 , byass_data1|Mux7~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~2 , byass_data1|Mux7~2, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[1]~0 , byass_data1|output_buf[1]~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[7] , diff_inst|diff[7], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[7] , diff_inst|diff_1[7], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|romout[1][8]~9, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8]~20, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[8], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][12]~35 , tdc_inst_0|mlt_inst|sum_st_1[0][12]~35, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][12] , tdc_inst_0|mlt_inst|sum_st_1[0][12], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[12] , tdc_inst_0|mlt_inst|sum_st_5[12], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[12]~feeder , diff_inst|in_buf_2[12]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[12] , diff_inst|in_buf_2[12], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[12]~feeder , diff_inst|in_buf_1[12]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[12] , diff_inst|in_buf_1[12], DE0_TDC, 1
instance = comp, \diff_inst|diff[12]~40 , diff_inst|diff[12]~40, DE0_TDC, 1
instance = comp, \diff_inst|diff[12] , diff_inst|diff[12], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[12] , diff_inst|diff_1[12], DE0_TDC, 1
instance = comp, \diff_inst|diff[3] , diff_inst|diff[3], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[3] , diff_inst|diff_1[3], DE0_TDC, 1
instance = comp, \diff_inst|diff[2] , diff_inst|diff[2], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[2] , diff_inst|diff_1[2], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~3 , byass_data1|Mux7~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[1]~2 , byass_data1|output_buf[1]~2, DE0_TDC, 1
instance = comp, \diff_inst|diff[1] , diff_inst|diff[1], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[1] , diff_inst|diff_1[1], DE0_TDC, 1
instance = comp, \diff_inst|diff[0] , diff_inst|diff[0], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[0] , diff_inst|diff_1[0], DE0_TDC, 1
instance = comp, \byass_data1|output_buf[1]~3 , byass_data1|output_buf[1]~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~4 , byass_data1|Mux7~4, DE0_TDC, 1
instance = comp, \diff_inst|diff[4] , diff_inst|diff[4], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[4] , diff_inst|diff_1[4], DE0_TDC, 1
instance = comp, \diff_inst|diff[5] , diff_inst|diff[5], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[5] , diff_inst|diff_1[5], DE0_TDC, 1
instance = comp, \byass_data1|Mux5~0 , byass_data1|Mux5~0, DE0_TDC, 1
instance = comp, \diff_inst|diff[6] , diff_inst|diff[6], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[6] , diff_inst|diff_1[6], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~5 , byass_data1|Mux7~5, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~6 , byass_data1|Mux7~6, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~7 , byass_data1|Mux7~7, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~8 , byass_data1|Mux7~8, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~9 , byass_data1|Mux7~9, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[0] , byass_data1|output_buf[0], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~11 , byass_data1|Mux7~11, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~10 , byass_data1|Mux7~10, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~12 , byass_data1|Mux7~12, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~0 , byass_data1|Mux4~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~14 , byass_data1|Mux7~14, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~15 , byass_data1|Mux7~15, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~13 , byass_data1|Mux7~13, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~0 , byass_data1|Mux6~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~1 , byass_data1|Mux6~1, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9]~22, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9] , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|adder[0]|auto_generated|pipeline_dffe[9], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][13]~37 , tdc_inst_0|mlt_inst|sum_st_1[0][13]~37, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][13] , tdc_inst_0|mlt_inst|sum_st_1[0][13], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[13]~feeder , tdc_inst_0|mlt_inst|sum_st_5[13]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[13] , tdc_inst_0|mlt_inst|sum_st_5[13], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[13]~feeder , diff_inst|in_buf_2[13]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[13] , diff_inst|in_buf_2[13], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[13]~feeder , diff_inst|in_buf_1[13]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[13] , diff_inst|in_buf_1[13], DE0_TDC, 1
instance = comp, \diff_inst|diff[13]~42 , diff_inst|diff[13]~42, DE0_TDC, 1
instance = comp, \diff_inst|diff[13] , diff_inst|diff[13], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[13]~feeder , diff_inst|diff_1[13]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|diff_1[13] , diff_inst|diff_1[13], DE0_TDC, 1
instance = comp, \byass_data1|Mux6~2 , byass_data1|Mux6~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux6~3 , byass_data1|Mux6~3, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[1] , byass_data1|output_buf[1], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 , tdc_inst_0|mlt_inst|gen_mult[0].mlt_inst|lpm_mult_component|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][14]~39 , tdc_inst_0|mlt_inst|sum_st_1[0][14]~39, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_1[0][14] , tdc_inst_0|mlt_inst|sum_st_1[0][14], DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[14]~feeder , tdc_inst_0|mlt_inst|sum_st_5[14]~feeder, DE0_TDC, 1
instance = comp, \tdc_inst_0|mlt_inst|sum_st_5[14] , tdc_inst_0|mlt_inst|sum_st_5[14], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_1[14] , diff_inst|in_buf_1[14], DE0_TDC, 1
instance = comp, \diff_inst|in_buf_2[14] , diff_inst|in_buf_2[14], DE0_TDC, 1
instance = comp, \diff_inst|diff[14]~44 , diff_inst|diff[14]~44, DE0_TDC, 1
instance = comp, \diff_inst|diff[14] , diff_inst|diff[14], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[14] , diff_inst|diff_1[14], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~18 , byass_data1|Mux7~18, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~1 , byass_data1|Mux5~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~16 , byass_data1|Mux7~16, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~17 , byass_data1|Mux7~17, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~2 , byass_data1|Mux5~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~3 , byass_data1|Mux5~3, DE0_TDC, 1
instance = comp, \byass_data1|Mux5~4 , byass_data1|Mux5~4, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[2] , byass_data1|output_buf[2], DE0_TDC, 1
instance = comp, \byass_data1|Mux4~3 , byass_data1|Mux4~3, DE0_TDC, 1
instance = comp, \diff_inst|diff[19]~46 , diff_inst|diff[19]~46, DE0_TDC, 1
instance = comp, \diff_inst|diff[19] , diff_inst|diff[19], DE0_TDC, 1
instance = comp, \diff_inst|diff_1[19] , diff_inst|diff_1[19], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~21 , byass_data1|Mux7~21, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~19 , byass_data1|Mux7~19, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~20 , byass_data1|Mux7~20, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~1 , byass_data1|Mux4~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~2 , byass_data1|Mux4~2, DE0_TDC, 1
instance = comp, \byass_data1|Mux4~4 , byass_data1|Mux4~4, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[3] , byass_data1|output_buf[3], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~24 , byass_data1|Mux7~24, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~0 , byass_data1|Mux3~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~22 , byass_data1|Mux7~22, DE0_TDC, 1
instance = comp, \byass_data1|Mux7~23 , byass_data1|Mux7~23, DE0_TDC, 1
instance = comp, \byass_data1|Mux3~1 , byass_data1|Mux3~1, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[4] , byass_data1|output_buf[4], DE0_TDC, 1
instance = comp, \byass_data1|output_buf[5]~4 , byass_data1|output_buf[5]~4, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[5]~5 , byass_data1|output_buf[5]~5, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~0 , byass_data1|Mux2~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~1 , byass_data1|Mux2~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux2~2 , byass_data1|Mux2~2, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[5] , byass_data1|output_buf[5], DE0_TDC, 1
instance = comp, \byass_data1|Mux1~0 , byass_data1|Mux1~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~1 , byass_data1|Mux1~1, DE0_TDC, 1
instance = comp, \byass_data1|Mux1~2 , byass_data1|Mux1~2, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[6] , byass_data1|output_buf[6], DE0_TDC, 1
instance = comp, \byass_data1|Mux7~25 , byass_data1|Mux7~25, DE0_TDC, 1
instance = comp, \byass_data1|Mux0~0 , byass_data1|Mux0~0, DE0_TDC, 1
instance = comp, \byass_data1|Mux0~1 , byass_data1|Mux0~1, DE0_TDC, 1
instance = comp, \byass_data1|output_buf[7] , byass_data1|output_buf[7], DE0_TDC, 1
instance = comp, \diff_inst|out_valid , diff_inst|out_valid, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[0]~0 , diff_inst|wr_delay[0]~0, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[0] , diff_inst|wr_delay[0], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[1] , diff_inst|wr_delay[1], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[2] , diff_inst|wr_delay[2], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[3]~feeder , diff_inst|wr_delay[3]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[3] , diff_inst|wr_delay[3], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[4] , diff_inst|wr_delay[4], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[5] , diff_inst|wr_delay[5], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[6]~feeder , diff_inst|wr_delay[6]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[6] , diff_inst|wr_delay[6], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[7]~feeder , diff_inst|wr_delay[7]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[7] , diff_inst|wr_delay[7], DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~2 , diff_inst|WideAnd0~2, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[8] , diff_inst|wr_delay[8], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[9]~feeder , diff_inst|wr_delay[9]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[9] , diff_inst|wr_delay[9], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[10]~feeder , diff_inst|wr_delay[10]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[10] , diff_inst|wr_delay[10], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[11] , diff_inst|wr_delay[11], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[12]~feeder , diff_inst|wr_delay[12]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[12] , diff_inst|wr_delay[12], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[13]~feeder , diff_inst|wr_delay[13]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[13] , diff_inst|wr_delay[13], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[14]~feeder , diff_inst|wr_delay[14]~feeder, DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[14] , diff_inst|wr_delay[14], DE0_TDC, 1
instance = comp, \diff_inst|wr_delay[15] , diff_inst|wr_delay[15], DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~0 , diff_inst|WideAnd0~0, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~1 , diff_inst|WideAnd0~1, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~3 , diff_inst|WideAnd0~3, DE0_TDC, 1
instance = comp, \diff_inst|WideAnd0~4 , diff_inst|WideAnd0~4, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|pll1 , cb_inst|pll_inst2|altpll_component|auto_generated|pll1, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita0, DE0_TDC, 1
instance = comp, \~GND , ~GND, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita1, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita2, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita3, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita4, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita5, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita6, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita7, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8], DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0 , sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1 , sin_addr1|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~1, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0 , sin_addr1|LPM_COUNTER_component|auto_generated|counter_comb_bita8~0, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual , sin_addr1|LPM_COUNTER_component|auto_generated|cout_actual, DE0_TDC, 1
instance = comp, \sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], DE0_TDC, 1
instance = comp, \singen1|altsyncram_component|auto_generated|ram_block1a0 , singen1|altsyncram_component|auto_generated|ram_block1a0, DE0_TDC, 1
instance = comp, \cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, DE0_TDC, 1
instance = comp, \spi_data_transm|clkout~0 , spi_data_transm|clkout~0, DE0_TDC, 1
instance = comp, \spi_data_transm|clkout , spi_data_transm|clkout, DE0_TDC, 1
instance = comp, \spi_data_transm|clkout_prev~feeder , spi_data_transm|clkout_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|clkout_prev , spi_data_transm|clkout_prev, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_write~0 , spi_data_transm|spi_write~0, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_write , spi_data_transm|spi_write, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_write_prev~feeder , spi_data_transm|spi_write_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_write_prev , spi_data_transm|spi_write_prev, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state~43 , spi_data_transm|spi_state~43, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00001 , spi_data_transm|spi_state.00001, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00010 , spi_data_transm|spi_state.00010, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00011 , spi_data_transm|spi_state.00011, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00100 , spi_data_transm|spi_state.00100, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00101 , spi_data_transm|spi_state.00101, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00110~feeder , spi_data_transm|spi_state.00110~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00110 , spi_data_transm|spi_state.00110, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00111 , spi_data_transm|spi_state.00111, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01000 , spi_data_transm|spi_state.01000, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01001~feeder , spi_data_transm|spi_state.01001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01001 , spi_data_transm|spi_state.01001, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01010 , spi_data_transm|spi_state.01010, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01011 , spi_data_transm|spi_state.01011, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01100~feeder , spi_data_transm|spi_state.01100~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01100 , spi_data_transm|spi_state.01100, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01101 , spi_data_transm|spi_state.01101, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01110~feeder , spi_data_transm|spi_state.01110~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01110 , spi_data_transm|spi_state.01110, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.01111 , spi_data_transm|spi_state.01111, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.10000 , spi_data_transm|spi_state.10000, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.10001~feeder , spi_data_transm|spi_state.10001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.10001 , spi_data_transm|spi_state.10001, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector0~0 , spi_data_transm|Selector0~0, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_state.00000 , spi_data_transm|spi_state.00000, DE0_TDC, 1
instance = comp, \Add2~1 , Add2~1, DE0_TDC, 1
instance = comp, \Add2~2 , Add2~2, DE0_TDC, 1
instance = comp, \clk_div3~4 , clk_div3~4, DE0_TDC, 1
instance = comp, \clk_div3[2] , clk_div3[2], DE0_TDC, 1
instance = comp, \Add2~4 , Add2~4, DE0_TDC, 1
instance = comp, \clk_div3[3] , clk_div3[3], DE0_TDC, 1
instance = comp, \Add2~6 , Add2~6, DE0_TDC, 1
instance = comp, \clk_div3[4] , clk_div3[4], DE0_TDC, 1
instance = comp, \Add2~8 , Add2~8, DE0_TDC, 1
instance = comp, \clk_div3[5] , clk_div3[5], DE0_TDC, 1
instance = comp, \Add2~10 , Add2~10, DE0_TDC, 1
instance = comp, \clk_div3~3 , clk_div3~3, DE0_TDC, 1
instance = comp, \clk_div3[6] , clk_div3[6], DE0_TDC, 1
instance = comp, \Add2~12 , Add2~12, DE0_TDC, 1
instance = comp, \clk_div3~2 , clk_div3~2, DE0_TDC, 1
instance = comp, \clk_div3[7] , clk_div3[7], DE0_TDC, 1
instance = comp, \Add2~14 , Add2~14, DE0_TDC, 1
instance = comp, \clk_div3~1 , clk_div3~1, DE0_TDC, 1
instance = comp, \clk_div3[8] , clk_div3[8], DE0_TDC, 1
instance = comp, \Add2~16 , Add2~16, DE0_TDC, 1
instance = comp, \clk_div3[9] , clk_div3[9], DE0_TDC, 1
instance = comp, \Add2~18 , Add2~18, DE0_TDC, 1
instance = comp, \clk_div3[10] , clk_div3[10], DE0_TDC, 1
instance = comp, \Add2~20 , Add2~20, DE0_TDC, 1
instance = comp, \clk_div3~0 , clk_div3~0, DE0_TDC, 1
instance = comp, \clk_div3[11] , clk_div3[11], DE0_TDC, 1
instance = comp, \Add2~22 , Add2~22, DE0_TDC, 1
instance = comp, \clk_div3[12] , clk_div3[12], DE0_TDC, 1
instance = comp, \Add2~24 , Add2~24, DE0_TDC, 1
instance = comp, \clk_div3[13] , clk_div3[13], DE0_TDC, 1
instance = comp, \Add2~26 , Add2~26, DE0_TDC, 1
instance = comp, \clk_div3[14] , clk_div3[14], DE0_TDC, 1
instance = comp, \Add2~28 , Add2~28, DE0_TDC, 1
instance = comp, \clk_div3[15] , clk_div3[15], DE0_TDC, 1
instance = comp, \Equal2~0 , Equal2~0, DE0_TDC, 1
instance = comp, \Equal2~3 , Equal2~3, DE0_TDC, 1
instance = comp, \Equal2~2 , Equal2~2, DE0_TDC, 1
instance = comp, \Equal2~1 , Equal2~1, DE0_TDC, 1
instance = comp, \Equal2~4 , Equal2~4, DE0_TDC, 1
instance = comp, \clk_40k~0 , clk_40k~0, DE0_TDC, 1
instance = comp, \clk_40k~clkctrl , clk_40k~clkctrl, DE0_TDC, 1
instance = comp, \Add10~0 , Add10~0, DE0_TDC, 1
instance = comp, \Add10~2 , Add10~2, DE0_TDC, 1
instance = comp, \Add11~0 , Add11~0, DE0_TDC, 1
instance = comp, \horrible_counter_2[0]~5 , horrible_counter_2[0]~5, DE0_TDC, 1
instance = comp, \SW[4]~input , SW[4]~input, DE0_TDC, 1
instance = comp, \always5~0 , always5~0, DE0_TDC, 1
instance = comp, \horrible_counter_2[1]~9 , horrible_counter_2[1]~9, DE0_TDC, 1
instance = comp, \horrible_counter_2[1] , horrible_counter_2[1], DE0_TDC, 1
instance = comp, \horrible_counter_2[2]~11 , horrible_counter_2[2]~11, DE0_TDC, 1
instance = comp, \horrible_counter_2[2] , horrible_counter_2[2], DE0_TDC, 1
instance = comp, \horrible_counter_2[3]~13 , horrible_counter_2[3]~13, DE0_TDC, 1
instance = comp, \horrible_counter_2[3] , horrible_counter_2[3], DE0_TDC, 1
instance = comp, \horrible_counter_2[3]~7 , horrible_counter_2[3]~7, DE0_TDC, 1
instance = comp, \horrible_counter_2[4]~15 , horrible_counter_2[4]~15, DE0_TDC, 1
instance = comp, \horrible_counter_2[4] , horrible_counter_2[4], DE0_TDC, 1
instance = comp, \horrible_counter_2[3]~8 , horrible_counter_2[3]~8, DE0_TDC, 1
instance = comp, \horrible_counter_2[0] , horrible_counter_2[0], DE0_TDC, 1
instance = comp, \Add9~0 , Add9~0, DE0_TDC, 1
instance = comp, \Add9~2 , Add9~2, DE0_TDC, 1
instance = comp, \Add9~4 , Add9~4, DE0_TDC, 1
instance = comp, \Mux9~0 , Mux9~0, DE0_TDC, 1
instance = comp, \Mux9~1 , Mux9~1, DE0_TDC, 1
instance = comp, \Add6~0 , Add6~0, DE0_TDC, 1
instance = comp, \Add6~2 , Add6~2, DE0_TDC, 1
instance = comp, \Add6~4 , Add6~4, DE0_TDC, 1
instance = comp, \Add6~6 , Add6~6, DE0_TDC, 1
instance = comp, \Add6~8 , Add6~8, DE0_TDC, 1
instance = comp, \Add6~10 , Add6~10, DE0_TDC, 1
instance = comp, \Add5~0 , Add5~0, DE0_TDC, 1
instance = comp, \Add5~2 , Add5~2, DE0_TDC, 1
instance = comp, \Add5~4 , Add5~4, DE0_TDC, 1
instance = comp, \Add5~6 , Add5~6, DE0_TDC, 1
instance = comp, \Add5~8 , Add5~8, DE0_TDC, 1
instance = comp, \Add5~10 , Add5~10, DE0_TDC, 1
instance = comp, \Add5~12 , Add5~12, DE0_TDC, 1
instance = comp, \Add7~0 , Add7~0, DE0_TDC, 1
instance = comp, \Add7~2 , Add7~2, DE0_TDC, 1
instance = comp, \Add7~4 , Add7~4, DE0_TDC, 1
instance = comp, \Add7~6 , Add7~6, DE0_TDC, 1
instance = comp, \Add7~8 , Add7~8, DE0_TDC, 1
instance = comp, \Mux9~2 , Mux9~2, DE0_TDC, 1
instance = comp, \Add8~0 , Add8~0, DE0_TDC, 1
instance = comp, \Add8~2 , Add8~2, DE0_TDC, 1
instance = comp, \Add8~4 , Add8~4, DE0_TDC, 1
instance = comp, \Add8~6 , Add8~6, DE0_TDC, 1
instance = comp, \Mux9~3 , Mux9~3, DE0_TDC, 1
instance = comp, \Mux9~4 , Mux9~4, DE0_TDC, 1
instance = comp, \Mux9~5 , Mux9~5, DE0_TDC, 1
instance = comp, \result_biass_2[6] , result_biass_2[6], DE0_TDC, 1
instance = comp, \Add10~4 , Add10~4, DE0_TDC, 1
instance = comp, \Add11~2 , Add11~2, DE0_TDC, 1
instance = comp, \Add9~6 , Add9~6, DE0_TDC, 1
instance = comp, \Mux8~0 , Mux8~0, DE0_TDC, 1
instance = comp, \Add12~0 , Add12~0, DE0_TDC, 1
instance = comp, \Mux8~1 , Mux8~1, DE0_TDC, 1
instance = comp, \Add6~12 , Add6~12, DE0_TDC, 1
instance = comp, \Add5~14 , Add5~14, DE0_TDC, 1
instance = comp, \Mux8~2 , Mux8~2, DE0_TDC, 1
instance = comp, \Add7~10 , Add7~10, DE0_TDC, 1
instance = comp, \Add8~8 , Add8~8, DE0_TDC, 1
instance = comp, \Mux8~3 , Mux8~3, DE0_TDC, 1
instance = comp, \Mux8~4 , Mux8~4, DE0_TDC, 1
instance = comp, \Mux8~5 , Mux8~5, DE0_TDC, 1
instance = comp, \result_biass_2[7] , result_biass_2[7], DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~3 , spi_data_transm|Selector17~3, DE0_TDC, 1
instance = comp, \Mux10~1 , Mux10~1, DE0_TDC, 1
instance = comp, \Mux10~2 , Mux10~2, DE0_TDC, 1
instance = comp, \Mux10~0 , Mux10~0, DE0_TDC, 1
instance = comp, \Mux10~3 , Mux10~3, DE0_TDC, 1
instance = comp, \Mux10~4 , Mux10~4, DE0_TDC, 1
instance = comp, \result_biass_2[5] , result_biass_2[5], DE0_TDC, 1
instance = comp, \Mux11~3 , Mux11~3, DE0_TDC, 1
instance = comp, \Mux11~1 , Mux11~1, DE0_TDC, 1
instance = comp, \Mux11~2 , Mux11~2, DE0_TDC, 1
instance = comp, \Mux11~0 , Mux11~0, DE0_TDC, 1
instance = comp, \Mux11~4 , Mux11~4, DE0_TDC, 1
instance = comp, \result_biass_2[4] , result_biass_2[4], DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~2 , spi_data_transm|Selector17~2, DE0_TDC, 1
instance = comp, \Mux13~0 , Mux13~0, DE0_TDC, 1
instance = comp, \Mux12~1 , Mux12~1, DE0_TDC, 1
instance = comp, \Mux12~2 , Mux12~2, DE0_TDC, 1
instance = comp, \Mux12~3 , Mux12~3, DE0_TDC, 1
instance = comp, \Mux12~0 , Mux12~0, DE0_TDC, 1
instance = comp, \result_biass_2[3] , result_biass_2[3], DE0_TDC, 1
instance = comp, \Mux13~1 , Mux13~1, DE0_TDC, 1
instance = comp, \Mux13~2 , Mux13~2, DE0_TDC, 1
instance = comp, \result_biass_2[2] , result_biass_2[2], DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~1 , spi_data_transm|Selector17~1, DE0_TDC, 1
instance = comp, \Mux15~3 , Mux15~3, DE0_TDC, 1
instance = comp, \result_biass_2[0] , result_biass_2[0], DE0_TDC, 1
instance = comp, \Mux15~2 , Mux15~2, DE0_TDC, 1
instance = comp, \Mux14~0 , Mux14~0, DE0_TDC, 1
instance = comp, \result_biass_2[1] , result_biass_2[1], DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~0 , spi_data_transm|Selector17~0, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~4 , spi_data_transm|Selector17~4, DE0_TDC, 1
instance = comp, \result_biass_2[8]~8 , result_biass_2[8]~8, DE0_TDC, 1
instance = comp, \result_biass_2[9]~10 , result_biass_2[9]~10, DE0_TDC, 1
instance = comp, \result_biass_2[10]~12 , result_biass_2[10]~12, DE0_TDC, 1
instance = comp, \result_biass_2[11]~14 , result_biass_2[11]~14, DE0_TDC, 1
instance = comp, \result_biass_2[12]~16 , result_biass_2[12]~16, DE0_TDC, 1
instance = comp, \result_biass_2[13]~18 , result_biass_2[13]~18, DE0_TDC, 1
instance = comp, \Add7~12 , Add7~12, DE0_TDC, 1
instance = comp, \Add7~14 , Add7~14, DE0_TDC, 1
instance = comp, \Add7~16 , Add7~16, DE0_TDC, 1
instance = comp, \Add7~18 , Add7~18, DE0_TDC, 1
instance = comp, \Add7~20 , Add7~20, DE0_TDC, 1
instance = comp, \Add7~22 , Add7~22, DE0_TDC, 1
instance = comp, \Add8~10 , Add8~10, DE0_TDC, 1
instance = comp, \Add8~12 , Add8~12, DE0_TDC, 1
instance = comp, \Add8~14 , Add8~14, DE0_TDC, 1
instance = comp, \Add8~16 , Add8~16, DE0_TDC, 1
instance = comp, \Add8~18 , Add8~18, DE0_TDC, 1
instance = comp, \Add8~20 , Add8~20, DE0_TDC, 1
instance = comp, \Add6~14 , Add6~14, DE0_TDC, 1
instance = comp, \Add6~16 , Add6~16, DE0_TDC, 1
instance = comp, \Add6~18 , Add6~18, DE0_TDC, 1
instance = comp, \Add6~20 , Add6~20, DE0_TDC, 1
instance = comp, \Add6~22 , Add6~22, DE0_TDC, 1
instance = comp, \Add6~24 , Add6~24, DE0_TDC, 1
instance = comp, \Add5~16 , Add5~16, DE0_TDC, 1
instance = comp, \Add5~18 , Add5~18, DE0_TDC, 1
instance = comp, \Add5~20 , Add5~20, DE0_TDC, 1
instance = comp, \Add5~22 , Add5~22, DE0_TDC, 1
instance = comp, \Add5~24 , Add5~24, DE0_TDC, 1
instance = comp, \Add5~26 , Add5~26, DE0_TDC, 1
instance = comp, \Mux2~2 , Mux2~2, DE0_TDC, 1
instance = comp, \Mux2~3 , Mux2~3, DE0_TDC, 1
instance = comp, \Add12~2 , Add12~2, DE0_TDC, 1
instance = comp, \Add12~4 , Add12~4, DE0_TDC, 1
instance = comp, \Add12~6 , Add12~6, DE0_TDC, 1
instance = comp, \Add12~8 , Add12~8, DE0_TDC, 1
instance = comp, \Add12~10 , Add12~10, DE0_TDC, 1
instance = comp, \Add12~12 , Add12~12, DE0_TDC, 1
instance = comp, \Add10~6 , Add10~6, DE0_TDC, 1
instance = comp, \Add10~8 , Add10~8, DE0_TDC, 1
instance = comp, \Add10~10 , Add10~10, DE0_TDC, 1
instance = comp, \Add10~12 , Add10~12, DE0_TDC, 1
instance = comp, \Add10~14 , Add10~14, DE0_TDC, 1
instance = comp, \Add10~16 , Add10~16, DE0_TDC, 1
instance = comp, \Add9~8 , Add9~8, DE0_TDC, 1
instance = comp, \Add9~10 , Add9~10, DE0_TDC, 1
instance = comp, \Add9~12 , Add9~12, DE0_TDC, 1
instance = comp, \Add9~14 , Add9~14, DE0_TDC, 1
instance = comp, \Add9~16 , Add9~16, DE0_TDC, 1
instance = comp, \Add9~18 , Add9~18, DE0_TDC, 1
instance = comp, \Add11~4 , Add11~4, DE0_TDC, 1
instance = comp, \Add11~6 , Add11~6, DE0_TDC, 1
instance = comp, \Add11~8 , Add11~8, DE0_TDC, 1
instance = comp, \Add11~10 , Add11~10, DE0_TDC, 1
instance = comp, \Add11~12 , Add11~12, DE0_TDC, 1
instance = comp, \Add11~14 , Add11~14, DE0_TDC, 1
instance = comp, \Mux2~0 , Mux2~0, DE0_TDC, 1
instance = comp, \Mux2~1 , Mux2~1, DE0_TDC, 1
instance = comp, \Mux2~4 , Mux2~4, DE0_TDC, 1
instance = comp, \result_biass_2[13] , result_biass_2[13], DE0_TDC, 1
instance = comp, \Mux3~0 , Mux3~0, DE0_TDC, 1
instance = comp, \Mux3~1 , Mux3~1, DE0_TDC, 1
instance = comp, \Mux3~2 , Mux3~2, DE0_TDC, 1
instance = comp, \Mux3~3 , Mux3~3, DE0_TDC, 1
instance = comp, \Mux3~4 , Mux3~4, DE0_TDC, 1
instance = comp, \result_biass_2[12] , result_biass_2[12], DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~7 , spi_data_transm|Selector17~7, DE0_TDC, 1
instance = comp, \Mux4~2 , Mux4~2, DE0_TDC, 1
instance = comp, \Mux4~3 , Mux4~3, DE0_TDC, 1
instance = comp, \Mux4~0 , Mux4~0, DE0_TDC, 1
instance = comp, \Mux4~1 , Mux4~1, DE0_TDC, 1
instance = comp, \Mux4~4 , Mux4~4, DE0_TDC, 1
instance = comp, \result_biass_2[11] , result_biass_2[11], DE0_TDC, 1
instance = comp, \Mux5~2 , Mux5~2, DE0_TDC, 1
instance = comp, \Mux5~3 , Mux5~3, DE0_TDC, 1
instance = comp, \Mux5~0 , Mux5~0, DE0_TDC, 1
instance = comp, \Mux5~1 , Mux5~1, DE0_TDC, 1
instance = comp, \Mux5~4 , Mux5~4, DE0_TDC, 1
instance = comp, \result_biass_2[10] , result_biass_2[10], DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~6 , spi_data_transm|Selector17~6, DE0_TDC, 1
instance = comp, \result_biass_2[14]~20 , result_biass_2[14]~20, DE0_TDC, 1
instance = comp, \result_biass_2[15]~22 , result_biass_2[15]~22, DE0_TDC, 1
instance = comp, \Add8~22 , Add8~22, DE0_TDC, 1
instance = comp, \Add8~24 , Add8~24, DE0_TDC, 1
instance = comp, \Add7~24 , Add7~24, DE0_TDC, 1
instance = comp, \Add7~26 , Add7~26, DE0_TDC, 1
instance = comp, \Add5~28 , Add5~28, DE0_TDC, 1
instance = comp, \Add5~30 , Add5~30, DE0_TDC, 1
instance = comp, \Add6~26 , Add6~26, DE0_TDC, 1
instance = comp, \Add6~28 , Add6~28, DE0_TDC, 1
instance = comp, \Mux0~2 , Mux0~2, DE0_TDC, 1
instance = comp, \Mux0~3 , Mux0~3, DE0_TDC, 1
instance = comp, \Add12~14 , Add12~14, DE0_TDC, 1
instance = comp, \Add12~16 , Add12~16, DE0_TDC, 1
instance = comp, \Add9~20 , Add9~20, DE0_TDC, 1
instance = comp, \Add9~22 , Add9~22, DE0_TDC, 1
instance = comp, \Add11~16 , Add11~16, DE0_TDC, 1
instance = comp, \Add11~18 , Add11~18, DE0_TDC, 1
instance = comp, \Mux0~0 , Mux0~0, DE0_TDC, 1
instance = comp, \Add10~18 , Add10~18, DE0_TDC, 1
instance = comp, \Add10~20 , Add10~20, DE0_TDC, 1
instance = comp, \Mux0~1 , Mux0~1, DE0_TDC, 1
instance = comp, \Mux0~4 , Mux0~4, DE0_TDC, 1
instance = comp, \result_biass_2[15] , result_biass_2[15], DE0_TDC, 1
instance = comp, \Mux1~2 , Mux1~2, DE0_TDC, 1
instance = comp, \Mux1~3 , Mux1~3, DE0_TDC, 1
instance = comp, \Mux1~0 , Mux1~0, DE0_TDC, 1
instance = comp, \Mux1~1 , Mux1~1, DE0_TDC, 1
instance = comp, \Mux1~4 , Mux1~4, DE0_TDC, 1
instance = comp, \result_biass_2[14] , result_biass_2[14], DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~8 , spi_data_transm|Selector17~8, DE0_TDC, 1
instance = comp, \Mux6~0 , Mux6~0, DE0_TDC, 1
instance = comp, \Mux6~1 , Mux6~1, DE0_TDC, 1
instance = comp, \Mux6~2 , Mux6~2, DE0_TDC, 1
instance = comp, \Mux6~3 , Mux6~3, DE0_TDC, 1
instance = comp, \Mux6~4 , Mux6~4, DE0_TDC, 1
instance = comp, \result_biass_2[9] , result_biass_2[9], DE0_TDC, 1
instance = comp, \Mux7~2 , Mux7~2, DE0_TDC, 1
instance = comp, \Mux7~3 , Mux7~3, DE0_TDC, 1
instance = comp, \Mux7~0 , Mux7~0, DE0_TDC, 1
instance = comp, \Mux7~1 , Mux7~1, DE0_TDC, 1
instance = comp, \Mux7~4 , Mux7~4, DE0_TDC, 1
instance = comp, \result_biass_2[8] , result_biass_2[8], DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~5 , spi_data_transm|Selector17~5, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~9 , spi_data_transm|Selector17~9, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector17~10 , spi_data_transm|Selector17~10, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_mosi , spi_data_transm|spi_mosi, DE0_TDC, 1
instance = comp, \spi_data_transm|Selector18~0 , spi_data_transm|Selector18~0, DE0_TDC, 1
instance = comp, \spi_data_transm|spi_ss , spi_data_transm|spi_ss, DE0_TDC, 1
instance = comp, \Add1~1 , Add1~1, DE0_TDC, 1
instance = comp, \Add1~2 , Add1~2, DE0_TDC, 1
instance = comp, \clk_div2[2] , clk_div2[2], DE0_TDC, 1
instance = comp, \Add1~4 , Add1~4, DE0_TDC, 1
instance = comp, \clk_div2~4 , clk_div2~4, DE0_TDC, 1
instance = comp, \clk_div2[3] , clk_div2[3], DE0_TDC, 1
instance = comp, \Add1~6 , Add1~6, DE0_TDC, 1
instance = comp, \clk_div2[4] , clk_div2[4], DE0_TDC, 1
instance = comp, \Add1~8 , Add1~8, DE0_TDC, 1
instance = comp, \clk_div2[5] , clk_div2[5], DE0_TDC, 1
instance = comp, \Equal1~3 , Equal1~3, DE0_TDC, 1
instance = comp, \Add1~10 , Add1~10, DE0_TDC, 1
instance = comp, \clk_div2[6] , clk_div2[6], DE0_TDC, 1
instance = comp, \Add1~12 , Add1~12, DE0_TDC, 1
instance = comp, \clk_div2~3 , clk_div2~3, DE0_TDC, 1
instance = comp, \clk_div2[7] , clk_div2[7], DE0_TDC, 1
instance = comp, \Add1~14 , Add1~14, DE0_TDC, 1
instance = comp, \clk_div2~2 , clk_div2~2, DE0_TDC, 1
instance = comp, \clk_div2[8] , clk_div2[8], DE0_TDC, 1
instance = comp, \Add1~16 , Add1~16, DE0_TDC, 1
instance = comp, \clk_div2~1 , clk_div2~1, DE0_TDC, 1
instance = comp, \clk_div2[9] , clk_div2[9], DE0_TDC, 1
instance = comp, \Equal1~2 , Equal1~2, DE0_TDC, 1
instance = comp, \Add1~18 , Add1~18, DE0_TDC, 1
instance = comp, \clk_div2[10] , clk_div2[10], DE0_TDC, 1
instance = comp, \Add1~20 , Add1~20, DE0_TDC, 1
instance = comp, \clk_div2[11] , clk_div2[11], DE0_TDC, 1
instance = comp, \Add1~22 , Add1~22, DE0_TDC, 1
instance = comp, \clk_div2~0 , clk_div2~0, DE0_TDC, 1
instance = comp, \clk_div2[12] , clk_div2[12], DE0_TDC, 1
instance = comp, \Add1~24 , Add1~24, DE0_TDC, 1
instance = comp, \clk_div2[13] , clk_div2[13], DE0_TDC, 1
instance = comp, \Add1~26 , Add1~26, DE0_TDC, 1
instance = comp, \clk_div2[14] , clk_div2[14], DE0_TDC, 1
instance = comp, \Add1~28 , Add1~28, DE0_TDC, 1
instance = comp, \clk_div2[15] , clk_div2[15], DE0_TDC, 1
instance = comp, \Equal1~0 , Equal1~0, DE0_TDC, 1
instance = comp, \Equal1~1 , Equal1~1, DE0_TDC, 1
instance = comp, \Equal1~4 , Equal1~4, DE0_TDC, 1
instance = comp, \clk_20k~0 , clk_20k~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout~0 , spi_data_transm1|clkout~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout , spi_data_transm1|clkout, DE0_TDC, 1
instance = comp, \spi_data_transm1|clkout_prev , spi_data_transm1|clkout_prev, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write~0 , spi_data_transm1|spi_write~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write , spi_data_transm1|spi_write, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write_prev~feeder , spi_data_transm1|spi_write_prev~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_write_prev , spi_data_transm1|spi_write_prev, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state~43 , spi_data_transm1|spi_state~43, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00001 , spi_data_transm1|spi_state.00001, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00010 , spi_data_transm1|spi_state.00010, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00011 , spi_data_transm1|spi_state.00011, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00100~feeder , spi_data_transm1|spi_state.00100~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00100 , spi_data_transm1|spi_state.00100, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00101 , spi_data_transm1|spi_state.00101, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00110~feeder , spi_data_transm1|spi_state.00110~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00110 , spi_data_transm1|spi_state.00110, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00111 , spi_data_transm1|spi_state.00111, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01000 , spi_data_transm1|spi_state.01000, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01001~feeder , spi_data_transm1|spi_state.01001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01001 , spi_data_transm1|spi_state.01001, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01010 , spi_data_transm1|spi_state.01010, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01011 , spi_data_transm1|spi_state.01011, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01100 , spi_data_transm1|spi_state.01100, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01101 , spi_data_transm1|spi_state.01101, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01110~feeder , spi_data_transm1|spi_state.01110~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01110 , spi_data_transm1|spi_state.01110, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.01111 , spi_data_transm1|spi_state.01111, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10000 , spi_data_transm1|spi_state.10000, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10001~feeder , spi_data_transm1|spi_state.10001~feeder, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.10001 , spi_data_transm1|spi_state.10001, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector0~0 , spi_data_transm1|Selector0~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_state.00000 , spi_data_transm1|spi_state.00000, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~6 , spi_data_transm1|Selector17~6, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~8 , spi_data_transm1|Selector17~8, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~7 , spi_data_transm1|Selector17~7, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~5 , spi_data_transm1|Selector17~5, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~9 , spi_data_transm1|Selector17~9, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~1 , spi_data_transm1|Selector17~1, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~2 , spi_data_transm1|Selector17~2, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~3 , spi_data_transm1|Selector17~3, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~0 , spi_data_transm1|Selector17~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~4 , spi_data_transm1|Selector17~4, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector17~10 , spi_data_transm1|Selector17~10, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_mosi , spi_data_transm1|spi_mosi, DE0_TDC, 1
instance = comp, \spi_data_transm1|Selector18~0 , spi_data_transm1|Selector18~0, DE0_TDC, 1
instance = comp, \spi_data_transm1|spi_ss , spi_data_transm1|spi_ss, DE0_TDC, 1
instance = comp, \Add3~1 , Add3~1, DE0_TDC, 1
instance = comp, \Add3~2 , Add3~2, DE0_TDC, 1
instance = comp, \clk_div4~0 , clk_div4~0, DE0_TDC, 1
instance = comp, \clk_div4[2] , clk_div4[2], DE0_TDC, 1
instance = comp, \Add3~4 , Add3~4, DE0_TDC, 1
instance = comp, \clk_div4[3] , clk_div4[3], DE0_TDC, 1
instance = comp, \Add3~6 , Add3~6, DE0_TDC, 1
instance = comp, \clk_div4[4] , clk_div4[4], DE0_TDC, 1
instance = comp, \Add3~8 , Add3~8, DE0_TDC, 1
instance = comp, \clk_div4[5] , clk_div4[5], DE0_TDC, 1
instance = comp, \Add3~10 , Add3~10, DE0_TDC, 1
instance = comp, \clk_div4[6] , clk_div4[6], DE0_TDC, 1
instance = comp, \Add3~12 , Add3~12, DE0_TDC, 1
instance = comp, \clk_div4[7] , clk_div4[7], DE0_TDC, 1
instance = comp, \Add3~14 , Add3~14, DE0_TDC, 1
instance = comp, \clk_div4[8] , clk_div4[8], DE0_TDC, 1
instance = comp, \Add3~16 , Add3~16, DE0_TDC, 1
instance = comp, \clk_div4[9] , clk_div4[9], DE0_TDC, 1
instance = comp, \Add3~18 , Add3~18, DE0_TDC, 1
instance = comp, \clk_div4[10] , clk_div4[10], DE0_TDC, 1
instance = comp, \Add3~20 , Add3~20, DE0_TDC, 1
instance = comp, \clk_div4[11] , clk_div4[11], DE0_TDC, 1
instance = comp, \Add3~22 , Add3~22, DE0_TDC, 1
instance = comp, \clk_div4[12] , clk_div4[12], DE0_TDC, 1
instance = comp, \Add3~24 , Add3~24, DE0_TDC, 1
instance = comp, \clk_div4[13] , clk_div4[13], DE0_TDC, 1
instance = comp, \Add3~26 , Add3~26, DE0_TDC, 1
instance = comp, \clk_div4[14] , clk_div4[14], DE0_TDC, 1
instance = comp, \Add3~28 , Add3~28, DE0_TDC, 1
instance = comp, \clk_div4[15] , clk_div4[15], DE0_TDC, 1
instance = comp, \Equal3~0 , Equal3~0, DE0_TDC, 1
instance = comp, \Equal3~1 , Equal3~1, DE0_TDC, 1
instance = comp, \Equal3~2 , Equal3~2, DE0_TDC, 1
instance = comp, \Equal3~3 , Equal3~3, DE0_TDC, 1
instance = comp, \Equal3~4 , Equal3~4, DE0_TDC, 1
instance = comp, \clk_20m~0 , clk_20m~0, DE0_TDC, 1
instance = comp, \clk_20m~clkctrl , clk_20m~clkctrl, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux3~0 , uart_test|async_transmitter_1|Mux3~0, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[1]~13 , uart_test|async_transmitter_1|tickgen|Acc[1]~13, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Equal0~0 , uart_test|async_transmitter_1|Equal0~0, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[1] , uart_test|async_transmitter_1|tickgen|Acc[1], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[2]~15 , uart_test|async_transmitter_1|tickgen|Acc[2]~15, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[2] , uart_test|async_transmitter_1|tickgen|Acc[2], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[3]~17 , uart_test|async_transmitter_1|tickgen|Acc[3]~17, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[3] , uart_test|async_transmitter_1|tickgen|Acc[3], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[4]~19 , uart_test|async_transmitter_1|tickgen|Acc[4]~19, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[4] , uart_test|async_transmitter_1|tickgen|Acc[4], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[5]~21 , uart_test|async_transmitter_1|tickgen|Acc[5]~21, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[5] , uart_test|async_transmitter_1|tickgen|Acc[5], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[6]~23 , uart_test|async_transmitter_1|tickgen|Acc[6]~23, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[6] , uart_test|async_transmitter_1|tickgen|Acc[6], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[7]~25 , uart_test|async_transmitter_1|tickgen|Acc[7]~25, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[7] , uart_test|async_transmitter_1|tickgen|Acc[7], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[8]~27 , uart_test|async_transmitter_1|tickgen|Acc[8]~27, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[8] , uart_test|async_transmitter_1|tickgen|Acc[8], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[9]~29 , uart_test|async_transmitter_1|tickgen|Acc[9]~29, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[9] , uart_test|async_transmitter_1|tickgen|Acc[9], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[10]~31 , uart_test|async_transmitter_1|tickgen|Acc[10]~31, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[10] , uart_test|async_transmitter_1|tickgen|Acc[10], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[11]~33 , uart_test|async_transmitter_1|tickgen|Acc[11]~33, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[11] , uart_test|async_transmitter_1|tickgen|Acc[11], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[12]~35 , uart_test|async_transmitter_1|tickgen|Acc[12]~35, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[12] , uart_test|async_transmitter_1|tickgen|Acc[12], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[13]~37 , uart_test|async_transmitter_1|tickgen|Acc[13]~37, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|tickgen|Acc[13] , uart_test|async_transmitter_1|tickgen|Acc[13], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux3~1 , uart_test|async_transmitter_1|Mux3~1, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_state[0] , uart_test|async_transmitter_1|TxD_state[0], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux2~0 , uart_test|async_transmitter_1|Mux2~0, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux1~0 , uart_test|async_transmitter_1|Mux1~0, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux2~1 , uart_test|async_transmitter_1|Mux2~1, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_state[1] , uart_test|async_transmitter_1|TxD_state[1], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux0~3 , uart_test|async_transmitter_1|Mux0~3, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux0~4 , uart_test|async_transmitter_1|Mux0~4, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_state[3] , uart_test|async_transmitter_1|TxD_state[3], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux1~1 , uart_test|async_transmitter_1|Mux1~1, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux0~2 , uart_test|async_transmitter_1|Mux0~2, DE0_TDC, 1
instance = comp, \uart_test|Mux4~2 , uart_test|Mux4~2, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_wait~0 , uart_test|data_rdy_wait~0, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_flag~0 , uart_test|data_rdy_flag~0, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_flag , uart_test|data_rdy_flag, DE0_TDC, 1
instance = comp, \uart_test|Mux1~2 , uart_test|Mux1~2, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_wait~1 , uart_test|data_rdy_wait~1, DE0_TDC, 1
instance = comp, \uart_test|data_rdy_wait , uart_test|data_rdy_wait, DE0_TDC, 1
instance = comp, \uart_test|data_count~3 , uart_test|data_count~3, DE0_TDC, 1
instance = comp, \uart_test|always1~0 , uart_test|always1~0, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~6 , uart_test|data_count[0]~6, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~4 , uart_test|data_count[0]~4, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~11 , uart_test|data_count[0]~11, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~5 , uart_test|data_count[0]~5, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~7 , uart_test|data_count[0]~7, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~8 , uart_test|data_count[0]~8, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~9 , uart_test|data_count[0]~9, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~10 , uart_test|data_count[0]~10, DE0_TDC, 1
instance = comp, \uart_test|data_count[0] , uart_test|data_count[0], DE0_TDC, 1
instance = comp, \uart_test|wait_enb~2 , uart_test|wait_enb~2, DE0_TDC, 1
instance = comp, \uart_test|wait_enb , uart_test|wait_enb, DE0_TDC, 1
instance = comp, \uart_test|data_count[0]~2 , uart_test|data_count[0]~2, DE0_TDC, 1
instance = comp, \uart_test|Mux4~3 , uart_test|Mux4~3, DE0_TDC, 1
instance = comp, \uart_test|Mux3~0 , uart_test|Mux3~0, DE0_TDC, 1
instance = comp, \uart_test|Mux3~1 , uart_test|Mux3~1, DE0_TDC, 1
instance = comp, \uart_test|data_count[2] , uart_test|data_count[2], DE0_TDC, 1
instance = comp, \uart_test|Mux4~4 , uart_test|Mux4~4, DE0_TDC, 1
instance = comp, \uart_test|Mux4~5 , uart_test|Mux4~5, DE0_TDC, 1
instance = comp, \uart_test|data_count[1] , uart_test|data_count[1], DE0_TDC, 1
instance = comp, \uart_test|Mux1~1 , uart_test|Mux1~1, DE0_TDC, 1
instance = comp, \uart_test|enb_flag~1 , uart_test|enb_flag~1, DE0_TDC, 1
instance = comp, \uart_test|enb_flag~0 , uart_test|enb_flag~0, DE0_TDC, 1
instance = comp, \uart_test|Mux1~0 , uart_test|Mux1~0, DE0_TDC, 1
instance = comp, \uart_test|Mux1~3 , uart_test|Mux1~3, DE0_TDC, 1
instance = comp, \uart_test|enb_flag , uart_test|enb_flag, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux1~2 , uart_test|async_transmitter_1|Mux1~2, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|Mux1~3 , uart_test|async_transmitter_1|Mux1~3, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_state[2] , uart_test|async_transmitter_1|TxD_state[2], DE0_TDC, 1
instance = comp, \clk_20k~clkctrl , clk_20k~clkctrl, DE0_TDC, 1
instance = comp, \ph_ctl|clk_10k~clkctrl , ph_ctl|clk_10k~clkctrl, DE0_TDC, 1
instance = comp, \diff_out_temp2[11]~feeder , diff_out_temp2[11]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[11] , diff_out_temp2[11], DE0_TDC, 1
instance = comp, \diff_out_temp2[10] , diff_out_temp2[10], DE0_TDC, 1
instance = comp, \diff_out_temp2[9]~feeder , diff_out_temp2[9]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[9] , diff_out_temp2[9], DE0_TDC, 1
instance = comp, \diff_out_temp2[8]~feeder , diff_out_temp2[8]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[8] , diff_out_temp2[8], DE0_TDC, 1
instance = comp, \diff_out_temp2[7]~feeder , diff_out_temp2[7]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[7] , diff_out_temp2[7], DE0_TDC, 1
instance = comp, \diff_out_temp2[6] , diff_out_temp2[6], DE0_TDC, 1
instance = comp, \diff_out_temp2[5]~feeder , diff_out_temp2[5]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[5] , diff_out_temp2[5], DE0_TDC, 1
instance = comp, \diff_out_temp2[4]~feeder , diff_out_temp2[4]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[4] , diff_out_temp2[4], DE0_TDC, 1
instance = comp, \diff_out_temp2[3]~feeder , diff_out_temp2[3]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[3] , diff_out_temp2[3], DE0_TDC, 1
instance = comp, \diff_out_temp2[2]~feeder , diff_out_temp2[2]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[2] , diff_out_temp2[2], DE0_TDC, 1
instance = comp, \diff_out_temp2[1]~feeder , diff_out_temp2[1]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[1] , diff_out_temp2[1], DE0_TDC, 1
instance = comp, \diff_out_temp2[0]~feeder , diff_out_temp2[0]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[0] , diff_out_temp2[0], DE0_TDC, 1
instance = comp, \diff_out_temp4[0]~16 , diff_out_temp4[0]~16, DE0_TDC, 1
instance = comp, \diff_out_temp4[1]~18 , diff_out_temp4[1]~18, DE0_TDC, 1
instance = comp, \diff_out_temp4[2]~20 , diff_out_temp4[2]~20, DE0_TDC, 1
instance = comp, \diff_out_temp4[3]~22 , diff_out_temp4[3]~22, DE0_TDC, 1
instance = comp, \diff_out_temp4[4]~24 , diff_out_temp4[4]~24, DE0_TDC, 1
instance = comp, \diff_out_temp4[5]~26 , diff_out_temp4[5]~26, DE0_TDC, 1
instance = comp, \diff_out_temp4[6]~28 , diff_out_temp4[6]~28, DE0_TDC, 1
instance = comp, \diff_out_temp4[7]~30 , diff_out_temp4[7]~30, DE0_TDC, 1
instance = comp, \diff_out_temp4[8]~32 , diff_out_temp4[8]~32, DE0_TDC, 1
instance = comp, \diff_out_temp4[9]~34 , diff_out_temp4[9]~34, DE0_TDC, 1
instance = comp, \diff_out_temp4[10]~36 , diff_out_temp4[10]~36, DE0_TDC, 1
instance = comp, \diff_out_temp4[11]~38 , diff_out_temp4[11]~38, DE0_TDC, 1
instance = comp, \diff_out_temp4[11] , diff_out_temp4[11], DE0_TDC, 1
instance = comp, \diff_out_temp4[10] , diff_out_temp4[10], DE0_TDC, 1
instance = comp, \diff_out_temp4[9] , diff_out_temp4[9], DE0_TDC, 1
instance = comp, \diff_out_temp4[8] , diff_out_temp4[8], DE0_TDC, 1
instance = comp, \diff_out_temp4[7] , diff_out_temp4[7], DE0_TDC, 1
instance = comp, \diff_out_temp4[6] , diff_out_temp4[6], DE0_TDC, 1
instance = comp, \diff_out_temp4[5] , diff_out_temp4[5], DE0_TDC, 1
instance = comp, \diff_out_temp4[4] , diff_out_temp4[4], DE0_TDC, 1
instance = comp, \diff_out_temp4[3] , diff_out_temp4[3], DE0_TDC, 1
instance = comp, \diff_out_temp4[2] , diff_out_temp4[2], DE0_TDC, 1
instance = comp, \diff_out_temp4[1] , diff_out_temp4[1], DE0_TDC, 1
instance = comp, \diff_out_temp4[0] , diff_out_temp4[0], DE0_TDC, 1
instance = comp, \Add15~1 , Add15~1, DE0_TDC, 1
instance = comp, \Add15~2 , Add15~2, DE0_TDC, 1
instance = comp, \Add15~4 , Add15~4, DE0_TDC, 1
instance = comp, \Add15~6 , Add15~6, DE0_TDC, 1
instance = comp, \Add15~8 , Add15~8, DE0_TDC, 1
instance = comp, \Add15~10 , Add15~10, DE0_TDC, 1
instance = comp, \Add15~12 , Add15~12, DE0_TDC, 1
instance = comp, \Add15~14 , Add15~14, DE0_TDC, 1
instance = comp, \Add15~16 , Add15~16, DE0_TDC, 1
instance = comp, \Add15~18 , Add15~18, DE0_TDC, 1
instance = comp, \Add15~20 , Add15~20, DE0_TDC, 1
instance = comp, \Add15~22 , Add15~22, DE0_TDC, 1
instance = comp, \uart_test|data_reg[11]~3 , uart_test|data_reg[11]~3, DE0_TDC, 1
instance = comp, \uart_test|data_reg[11] , uart_test|data_reg[11], DE0_TDC, 1
instance = comp, \uart_test|Mux10~0 , uart_test|Mux10~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[3] , uart_test|data_reg[3], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[7]~0 , uart_test|data_temp_case[7]~0, DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[7]~1 , uart_test|data_temp_case[7]~1, DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[3] , uart_test|data_temp_case[3], DE0_TDC, 1
instance = comp, \diff_out_temp2[12] , diff_out_temp2[12], DE0_TDC, 1
instance = comp, \diff_out_temp4[12]~40 , diff_out_temp4[12]~40, DE0_TDC, 1
instance = comp, \diff_out_temp4[12] , diff_out_temp4[12], DE0_TDC, 1
instance = comp, \Add15~24 , Add15~24, DE0_TDC, 1
instance = comp, \uart_test|data_reg[12]~4 , uart_test|data_reg[12]~4, DE0_TDC, 1
instance = comp, \uart_test|data_reg[12] , uart_test|data_reg[12], DE0_TDC, 1
instance = comp, \uart_test|Mux9~0 , uart_test|Mux9~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[4] , uart_test|data_reg[4], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[4] , uart_test|data_temp_case[4], DE0_TDC, 1
instance = comp, \diff_out_temp2[13]~feeder , diff_out_temp2[13]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[13] , diff_out_temp2[13], DE0_TDC, 1
instance = comp, \diff_out_temp4[13]~42 , diff_out_temp4[13]~42, DE0_TDC, 1
instance = comp, \diff_out_temp4[13] , diff_out_temp4[13], DE0_TDC, 1
instance = comp, \Add15~26 , Add15~26, DE0_TDC, 1
instance = comp, \uart_test|data_reg[13]~5 , uart_test|data_reg[13]~5, DE0_TDC, 1
instance = comp, \uart_test|data_reg[13] , uart_test|data_reg[13], DE0_TDC, 1
instance = comp, \uart_test|Mux8~0 , uart_test|Mux8~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[5] , uart_test|data_reg[5], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[5] , uart_test|data_temp_case[5], DE0_TDC, 1
instance = comp, \diff_out_temp2[14] , diff_out_temp2[14], DE0_TDC, 1
instance = comp, \diff_out_temp4[14]~44 , diff_out_temp4[14]~44, DE0_TDC, 1
instance = comp, \diff_out_temp4[14] , diff_out_temp4[14], DE0_TDC, 1
instance = comp, \Add15~28 , Add15~28, DE0_TDC, 1
instance = comp, \uart_test|data_reg[14]~6 , uart_test|data_reg[14]~6, DE0_TDC, 1
instance = comp, \uart_test|data_reg[14] , uart_test|data_reg[14], DE0_TDC, 1
instance = comp, \uart_test|Mux7~0 , uart_test|Mux7~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[6] , uart_test|data_reg[6], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[6] , uart_test|data_temp_case[6], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~10 , uart_test|async_transmitter_1|TxD_shift~10, DE0_TDC, 1
instance = comp, \diff_out_temp2[15]~feeder , diff_out_temp2[15]~feeder, DE0_TDC, 1
instance = comp, \diff_out_temp2[15] , diff_out_temp2[15], DE0_TDC, 1
instance = comp, \diff_out_temp4[15]~46 , diff_out_temp4[15]~46, DE0_TDC, 1
instance = comp, \diff_out_temp4[15] , diff_out_temp4[15], DE0_TDC, 1
instance = comp, \Add15~30 , Add15~30, DE0_TDC, 1
instance = comp, \uart_test|data_reg[15] , uart_test|data_reg[15], DE0_TDC, 1
instance = comp, \uart_test|Mux6~0 , uart_test|Mux6~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[7] , uart_test|data_reg[7], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[7] , uart_test|data_temp_case[7], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~11 , uart_test|async_transmitter_1|TxD_shift~11, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[7] , uart_test|async_transmitter_1|TxD_shift[7], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~8 , uart_test|async_transmitter_1|TxD_shift~8, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[2]~9 , uart_test|async_transmitter_1|TxD_shift[2]~9, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[6] , uart_test|async_transmitter_1|TxD_shift[6], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~7 , uart_test|async_transmitter_1|TxD_shift~7, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[5] , uart_test|async_transmitter_1|TxD_shift[5], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~6 , uart_test|async_transmitter_1|TxD_shift~6, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[4] , uart_test|async_transmitter_1|TxD_shift[4], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~5 , uart_test|async_transmitter_1|TxD_shift~5, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[3] , uart_test|async_transmitter_1|TxD_shift[3], DE0_TDC, 1
instance = comp, \uart_test|data_reg[10]~2 , uart_test|data_reg[10]~2, DE0_TDC, 1
instance = comp, \uart_test|data_reg[10] , uart_test|data_reg[10], DE0_TDC, 1
instance = comp, \uart_test|Mux11~0 , uart_test|Mux11~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[2] , uart_test|data_reg[2], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[2] , uart_test|data_temp_case[2], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~4 , uart_test|async_transmitter_1|TxD_shift~4, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[2] , uart_test|async_transmitter_1|TxD_shift[2], DE0_TDC, 1
instance = comp, \uart_test|data_reg[9] , uart_test|data_reg[9], DE0_TDC, 1
instance = comp, \uart_test|Mux12~0 , uart_test|Mux12~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[1] , uart_test|data_reg[1], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[1] , uart_test|data_temp_case[1], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~3 , uart_test|async_transmitter_1|TxD_shift~3, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[1] , uart_test|async_transmitter_1|TxD_shift[1], DE0_TDC, 1
instance = comp, \uart_test|data_reg[8]~0 , uart_test|data_reg[8]~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[8] , uart_test|data_reg[8], DE0_TDC, 1
instance = comp, \uart_test|Mux13~0 , uart_test|Mux13~0, DE0_TDC, 1
instance = comp, \uart_test|data_reg[0]~1 , uart_test|data_reg[0]~1, DE0_TDC, 1
instance = comp, \uart_test|data_reg[0] , uart_test|data_reg[0], DE0_TDC, 1
instance = comp, \uart_test|data_temp_case[0] , uart_test|data_temp_case[0], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift~2 , uart_test|async_transmitter_1|TxD_shift~2, DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD_shift[0] , uart_test|async_transmitter_1|TxD_shift[0], DE0_TDC, 1
instance = comp, \uart_test|async_transmitter_1|TxD~0 , uart_test|async_transmitter_1|TxD~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr6~0 , test_led0|WideOr6~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr5~0 , test_led0|WideOr5~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr4~0 , test_led0|WideOr4~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr3~0 , test_led0|WideOr3~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr2~0 , test_led0|WideOr2~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr1~0 , test_led0|WideOr1~0, DE0_TDC, 1
instance = comp, \test_led0|WideOr0~0 , test_led0|WideOr0~0, DE0_TDC, 1
instance = comp, \KEY[2]~input , KEY[2]~input, DE0_TDC, 1
instance = comp, \SW[2]~input , SW[2]~input, DE0_TDC, 1
instance = comp, \SW[3]~input , SW[3]~input, DE0_TDC, 1
instance = comp, \SW[5]~input , SW[5]~input, DE0_TDC, 1
instance = comp, \SW[6]~input , SW[6]~input, DE0_TDC, 1
instance = comp, \SW[7]~input , SW[7]~input, DE0_TDC, 1
instance = comp, \SW[9]~input , SW[9]~input, DE0_TDC, 1
