
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006a  00800200  000011b6  0000124a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000011b6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000f15  0080026a  0080026a  000012b4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000012b4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000012e4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e8  00000000  00000000  00001324  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006ba3  00000000  00000000  0000170c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001a65  00000000  00000000  000082af  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002115  00000000  00000000  00009d14  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000d74  00000000  00000000  0000be2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000134c  00000000  00000000  0000cba0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005ac3  00000000  00000000  0000deec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000380  00000000  00000000  000139af  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	8f c0       	rjmp	.+286    	; 0x124 <__bad_interrupt>
       6:	00 00       	nop
       8:	8d c0       	rjmp	.+282    	; 0x124 <__bad_interrupt>
       a:	00 00       	nop
       c:	8b c0       	rjmp	.+278    	; 0x124 <__bad_interrupt>
       e:	00 00       	nop
      10:	89 c0       	rjmp	.+274    	; 0x124 <__bad_interrupt>
      12:	00 00       	nop
      14:	87 c0       	rjmp	.+270    	; 0x124 <__bad_interrupt>
      16:	00 00       	nop
      18:	85 c0       	rjmp	.+266    	; 0x124 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	83 c0       	rjmp	.+262    	; 0x124 <__bad_interrupt>
      1e:	00 00       	nop
      20:	81 c0       	rjmp	.+258    	; 0x124 <__bad_interrupt>
      22:	00 00       	nop
      24:	7f c0       	rjmp	.+254    	; 0x124 <__bad_interrupt>
      26:	00 00       	nop
      28:	7d c0       	rjmp	.+250    	; 0x124 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7b c0       	rjmp	.+246    	; 0x124 <__bad_interrupt>
      2e:	00 00       	nop
      30:	79 c0       	rjmp	.+242    	; 0x124 <__bad_interrupt>
      32:	00 00       	nop
      34:	77 c0       	rjmp	.+238    	; 0x124 <__bad_interrupt>
      36:	00 00       	nop
      38:	75 c0       	rjmp	.+234    	; 0x124 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	73 c0       	rjmp	.+230    	; 0x124 <__bad_interrupt>
      3e:	00 00       	nop
      40:	71 c0       	rjmp	.+226    	; 0x124 <__bad_interrupt>
      42:	00 00       	nop
      44:	6f c0       	rjmp	.+222    	; 0x124 <__bad_interrupt>
      46:	00 00       	nop
      48:	6d c0       	rjmp	.+218    	; 0x124 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6b c0       	rjmp	.+214    	; 0x124 <__bad_interrupt>
      4e:	00 00       	nop
      50:	69 c0       	rjmp	.+210    	; 0x124 <__bad_interrupt>
      52:	00 00       	nop
      54:	67 c0       	rjmp	.+206    	; 0x124 <__bad_interrupt>
      56:	00 00       	nop
      58:	65 c0       	rjmp	.+202    	; 0x124 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	63 c0       	rjmp	.+198    	; 0x124 <__bad_interrupt>
      5e:	00 00       	nop
      60:	61 c0       	rjmp	.+194    	; 0x124 <__bad_interrupt>
      62:	00 00       	nop
      64:	f3 c6       	rjmp	.+3558   	; 0xe4c <__vector_25>
      66:	00 00       	nop
      68:	b4 c6       	rjmp	.+3432   	; 0xdd2 <__vector_26>
      6a:	00 00       	nop
      6c:	5b c0       	rjmp	.+182    	; 0x124 <__bad_interrupt>
      6e:	00 00       	nop
      70:	59 c0       	rjmp	.+178    	; 0x124 <__bad_interrupt>
      72:	00 00       	nop
      74:	57 c0       	rjmp	.+174    	; 0x124 <__bad_interrupt>
      76:	00 00       	nop
      78:	55 c0       	rjmp	.+170    	; 0x124 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	53 c0       	rjmp	.+166    	; 0x124 <__bad_interrupt>
      7e:	00 00       	nop
      80:	51 c0       	rjmp	.+162    	; 0x124 <__bad_interrupt>
      82:	00 00       	nop
      84:	4f c0       	rjmp	.+158    	; 0x124 <__bad_interrupt>
      86:	00 00       	nop
      88:	4d c0       	rjmp	.+154    	; 0x124 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4b c0       	rjmp	.+150    	; 0x124 <__bad_interrupt>
      8e:	00 00       	nop
      90:	49 c0       	rjmp	.+146    	; 0x124 <__bad_interrupt>
      92:	00 00       	nop
      94:	47 c0       	rjmp	.+142    	; 0x124 <__bad_interrupt>
      96:	00 00       	nop
      98:	45 c0       	rjmp	.+138    	; 0x124 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	43 c0       	rjmp	.+134    	; 0x124 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	41 c0       	rjmp	.+130    	; 0x124 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	3f c0       	rjmp	.+126    	; 0x124 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3d c0       	rjmp	.+122    	; 0x124 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3b c0       	rjmp	.+118    	; 0x124 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	39 c0       	rjmp	.+114    	; 0x124 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	37 c0       	rjmp	.+110    	; 0x124 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	35 c0       	rjmp	.+106    	; 0x124 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	33 c0       	rjmp	.+102    	; 0x124 <__bad_interrupt>
      be:	00 00       	nop
      c0:	31 c0       	rjmp	.+98     	; 0x124 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	2f c0       	rjmp	.+94     	; 0x124 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2d c0       	rjmp	.+90     	; 0x124 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2b c0       	rjmp	.+86     	; 0x124 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	29 c0       	rjmp	.+82     	; 0x124 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	27 c0       	rjmp	.+78     	; 0x124 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	25 c0       	rjmp	.+74     	; 0x124 <__bad_interrupt>
      da:	00 00       	nop
      dc:	23 c0       	rjmp	.+70     	; 0x124 <__bad_interrupt>
      de:	00 00       	nop
      e0:	21 c0       	rjmp	.+66     	; 0x124 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e6 eb       	ldi	r30, 0xB6	; 182
      fc:	f1 e1       	ldi	r31, 0x11	; 17
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	aa 36       	cpi	r26, 0x6A	; 106
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	21 e1       	ldi	r18, 0x11	; 17
     110:	aa e6       	ldi	r26, 0x6A	; 106
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	af 37       	cpi	r26, 0x7F	; 127
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	32 d7       	rcall	.+3684   	; 0xf84 <main>
     120:	0c 94 d9 08 	jmp	0x11b2	; 0x11b2 <_exit>

00000124 <__bad_interrupt>:
     124:	6d cf       	rjmp	.-294    	; 0x0 <__vectors>

00000126 <my_itoa>:
	
	return dec_val;
}

void my_itoa( int64_t z, char* buffer )
{
     126:	2f 92       	push	r2
     128:	3f 92       	push	r3
     12a:	4f 92       	push	r4
     12c:	5f 92       	push	r5
     12e:	6f 92       	push	r6
     130:	7f 92       	push	r7
     132:	8f 92       	push	r8
     134:	9f 92       	push	r9
     136:	af 92       	push	r10
     138:	bf 92       	push	r11
     13a:	cf 92       	push	r12
     13c:	df 92       	push	r13
     13e:	ef 92       	push	r14
     140:	ff 92       	push	r15
     142:	0f 93       	push	r16
     144:	1f 93       	push	r17
     146:	cf 93       	push	r28
     148:	df 93       	push	r29
     14a:	cd b7       	in	r28, 0x3d	; 61
     14c:	de b7       	in	r29, 0x3e	; 62
     14e:	2b 97       	sbiw	r28, 0x0b	; 11
     150:	0f b6       	in	r0, 0x3f	; 63
     152:	f8 94       	cli
     154:	de bf       	out	0x3e, r29	; 62
     156:	0f be       	out	0x3f, r0	; 63
     158:	cd bf       	out	0x3d, r28	; 61
     15a:	29 83       	std	Y+1, r18	; 0x01
     15c:	3a 83       	std	Y+2, r19	; 0x02
     15e:	4b 83       	std	Y+3, r20	; 0x03
     160:	95 2e       	mov	r9, r21
     162:	56 2e       	mov	r5, r22
     164:	47 2e       	mov	r4, r23
     166:	38 2e       	mov	r3, r24
     168:	29 2e       	mov	r2, r25
     16a:	1f 83       	std	Y+7, r17	; 0x07
     16c:	0e 83       	std	Y+6, r16	; 0x06

	u= z;
	// ist die Zahl negativ?
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
     16e:	a0 e0       	ldi	r26, 0x00	; 0
     170:	e1 d7       	rcall	.+4034   	; 0x1134 <__cmpdi2_s8>
     172:	64 f4       	brge	.+24     	; 0x18c <my_itoa+0x66>
	{
		u= u*(-1);
     174:	98 d7       	rcall	.+3888   	; 0x10a6 <__negdi2>
     176:	29 83       	std	Y+1, r18	; 0x01
     178:	3a 83       	std	Y+2, r19	; 0x02
     17a:	4b 83       	std	Y+3, r20	; 0x03
     17c:	95 2e       	mov	r9, r21
     17e:	56 2e       	mov	r5, r22
     180:	47 2e       	mov	r4, r23
     182:	38 2e       	mov	r3, r24
     184:	29 2e       	mov	r2, r25
     186:	81 e0       	ldi	r24, 0x01	; 1
		sflag= 1;
     188:	8a 87       	std	Y+10, r24	; 0x0a
     18a:	01 c0       	rjmp	.+2      	; 0x18e <my_itoa+0x68>
     18c:	1a 86       	std	Y+10, r1	; 0x0a
{
	int      i = 0;
	int      j;
	char     tmp;
	int64_t  u;    // In u bearbeiten wir den Absolutbetrag von z.
	char     sflag= 0;
     18e:	ae 81       	ldd	r26, Y+6	; 0x06
     190:	bf 81       	ldd	r27, Y+7	; 0x07
     192:	b9 87       	std	Y+9, r27	; 0x09
     194:	a8 87       	std	Y+8, r26	; 0x08
     196:	bd 83       	std	Y+5, r27	; 0x05
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
	{
		u= u*(-1);
		sflag= 1;
     198:	ac 83       	std	Y+4, r26	; 0x04
     19a:	61 2c       	mov	r6, r1
     19c:	71 2c       	mov	r7, r1
     19e:	4b 86       	std	Y+11, r4	; 0x0b
     1a0:	42 2c       	mov	r4, r2
     1a2:	25 2c       	mov	r2, r5
     1a4:	53 2c       	mov	r5, r3
     1a6:	39 2c       	mov	r3, r9
     1a8:	01 c0       	rjmp	.+2      	; 0x1ac <my_itoa+0x86>
     1aa:	34 01       	movw	r6, r8
	}
	do
	{
		buffer[i++] = '0' + (u % 10);
     1ac:	43 01       	movw	r8, r6
     1ae:	bf ef       	ldi	r27, 0xFF	; 255
     1b0:	8b 1a       	sub	r8, r27
     1b2:	9b 0a       	sbc	r9, r27
     1b4:	0f 2e       	mov	r0, r31
     1b6:	fa e0       	ldi	r31, 0x0A	; 10
     1b8:	af 2e       	mov	r10, r31
     1ba:	f0 2d       	mov	r31, r0
     1bc:	b1 2c       	mov	r11, r1
     1be:	c1 2c       	mov	r12, r1
     1c0:	d1 2c       	mov	r13, r1
     1c2:	e1 2c       	mov	r14, r1
     1c4:	f1 2c       	mov	r15, r1
     1c6:	00 e0       	ldi	r16, 0x00	; 0
     1c8:	10 e0       	ldi	r17, 0x00	; 0
     1ca:	29 81       	ldd	r18, Y+1	; 0x01
     1cc:	3a 81       	ldd	r19, Y+2	; 0x02
     1ce:	4b 81       	ldd	r20, Y+3	; 0x03
     1d0:	53 2d       	mov	r21, r3
     1d2:	62 2d       	mov	r22, r2
     1d4:	7b 85       	ldd	r23, Y+11	; 0x0b
     1d6:	85 2d       	mov	r24, r5
     1d8:	94 2d       	mov	r25, r4
     1da:	dc d6       	rcall	.+3512   	; 0xf94 <__moddi3>
     1dc:	20 5d       	subi	r18, 0xD0	; 208
     1de:	ec 81       	ldd	r30, Y+4	; 0x04
     1e0:	fd 81       	ldd	r31, Y+5	; 0x05
     1e2:	21 93       	st	Z+, r18
     1e4:	fd 83       	std	Y+5, r31	; 0x05
     1e6:	ec 83       	std	Y+4, r30	; 0x04
     1e8:	29 81       	ldd	r18, Y+1	; 0x01
		u /= 10;
     1ea:	3a 81       	ldd	r19, Y+2	; 0x02
     1ec:	4b 81       	ldd	r20, Y+3	; 0x03
     1ee:	53 2d       	mov	r21, r3
     1f0:	62 2d       	mov	r22, r2
     1f2:	7b 85       	ldd	r23, Y+11	; 0x0b
     1f4:	85 2d       	mov	r24, r5
     1f6:	94 2d       	mov	r25, r4
     1f8:	cf d6       	rcall	.+3486   	; 0xf98 <__divdi3>
     1fa:	29 83       	std	Y+1, r18	; 0x01
     1fc:	3a 83       	std	Y+2, r19	; 0x02
     1fe:	4b 83       	std	Y+3, r20	; 0x03
     200:	35 2e       	mov	r3, r21
     202:	26 2e       	mov	r2, r22
     204:	7b 87       	std	Y+11, r23	; 0x0b
     206:	58 2e       	mov	r5, r24
     208:	49 2e       	mov	r4, r25
	}
	while( u > 0 );
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	93 d7       	rcall	.+3878   	; 0x1134 <__cmpdi2_s8>
     20e:	09 f0       	breq	.+2      	; 0x212 <my_itoa+0xec>
     210:	64 f6       	brge	.-104    	; 0x1aa <my_itoa+0x84>
     212:	9a 85       	ldd	r25, Y+10	; 0x0a
	if (sflag)  { buffer[i++]= '-'; }
     214:	99 23       	and	r25, r25
     216:	49 f0       	breq	.+18     	; 0x22a <my_itoa+0x104>
     218:	ee 81       	ldd	r30, Y+6	; 0x06
     21a:	ff 81       	ldd	r31, Y+7	; 0x07
     21c:	e8 0d       	add	r30, r8
     21e:	f9 1d       	adc	r31, r9
     220:	8d e2       	ldi	r24, 0x2D	; 45
     222:	80 83       	st	Z, r24
     224:	d3 01       	movw	r26, r6
     226:	12 96       	adiw	r26, 0x02	; 2
     228:	4d 01       	movw	r8, r26
     22a:	94 01       	movw	r18, r8

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     22c:	99 20       	and	r9, r9
     22e:	14 f4       	brge	.+4      	; 0x234 <my_itoa+0x10e>
     230:	2f 5f       	subi	r18, 0xFF	; 255
     232:	3f 4f       	sbci	r19, 0xFF	; 255
     234:	35 95       	asr	r19
     236:	27 95       	ror	r18
     238:	12 16       	cp	r1, r18
     23a:	13 06       	cpc	r1, r19
     23c:	9c f4       	brge	.+38     	; 0x264 <my_itoa+0x13e>
     23e:	ee 81       	ldd	r30, Y+6	; 0x06
     240:	ff 81       	ldd	r31, Y+7	; 0x07
     242:	e8 0d       	add	r30, r8
     244:	f9 1d       	adc	r31, r9
     246:	8e 81       	ldd	r24, Y+6	; 0x06
     248:	9f 81       	ldd	r25, Y+7	; 0x07
     24a:	28 0f       	add	r18, r24
     24c:	39 1f       	adc	r19, r25
     24e:	a8 85       	ldd	r26, Y+8	; 0x08
	{
		tmp = buffer[j];
     250:	b9 85       	ldd	r27, Y+9	; 0x09
     252:	8c 91       	ld	r24, X
     254:	92 91       	ld	r25, -Z
		buffer[j] = buffer[i-j-1];
     256:	9d 93       	st	X+, r25
     258:	b9 87       	std	Y+9, r27	; 0x09
     25a:	a8 87       	std	Y+8, r26	; 0x08
     25c:	80 83       	st	Z, r24
		buffer[i-j-1] = tmp;
     25e:	a2 17       	cp	r26, r18
	}
	while( u > 0 );
	if (sflag)  { buffer[i++]= '-'; }

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     260:	b3 07       	cpc	r27, r19
     262:	a9 f7       	brne	.-22     	; 0x24e <my_itoa+0x128>
     264:	ee 81       	ldd	r30, Y+6	; 0x06
		tmp = buffer[j];
		buffer[j] = buffer[i-j-1];
		buffer[i-j-1] = tmp;
	}

	buffer[i] = '\0';
     266:	ff 81       	ldd	r31, Y+7	; 0x07
     268:	e8 0d       	add	r30, r8
     26a:	f9 1d       	adc	r31, r9
     26c:	10 82       	st	Z, r1
     26e:	2b 96       	adiw	r28, 0x0b	; 11
}
     270:	0f b6       	in	r0, 0x3f	; 63
     272:	f8 94       	cli
     274:	de bf       	out	0x3e, r29	; 62
     276:	0f be       	out	0x3f, r0	; 63
     278:	cd bf       	out	0x3d, r28	; 61
     27a:	df 91       	pop	r29
     27c:	cf 91       	pop	r28
     27e:	1f 91       	pop	r17
     280:	0f 91       	pop	r16
     282:	ff 90       	pop	r15
     284:	ef 90       	pop	r14
     286:	df 90       	pop	r13
     288:	cf 90       	pop	r12
     28a:	bf 90       	pop	r11
     28c:	af 90       	pop	r10
     28e:	9f 90       	pop	r9
     290:	8f 90       	pop	r8
     292:	7f 90       	pop	r7
     294:	6f 90       	pop	r6
     296:	5f 90       	pop	r5
     298:	4f 90       	pop	r4
     29a:	3f 90       	pop	r3
     29c:	2f 90       	pop	r2
     29e:	08 95       	ret

000002a0 <IO_init>:
     2a0:	87 e0       	ldi	r24, 0x07	; 7

void IO_init(void)
{
	SPI_DDR = SPI_OUTPUT_MASK;
     2a2:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
     2a4:	88 e4       	ldi	r24, 0x48	; 72
     2a6:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
     2aa:	8b e0       	ldi	r24, 0x0B	; 11
     2ac:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__TEXT_REGION_LENGTH__+0x70010a>
	SOFTSPI_CLK_PORT |= SOFTSPI_CLK_BIT;
     2b0:	eb e0       	ldi	r30, 0x0B	; 11
     2b2:	f1 e0       	ldi	r31, 0x01	; 1
     2b4:	80 81       	ld	r24, Z
     2b6:	88 60       	ori	r24, 0x08	; 8
     2b8:	80 83       	st	Z, r24
	
	Position = 0;
     2ba:	10 92 71 04 	sts	0x0471, r1	; 0x800471 <Position>
     2be:	10 92 72 04 	sts	0x0472, r1	; 0x800472 <Position+0x1>
     2c2:	10 92 73 04 	sts	0x0473, r1	; 0x800473 <Position+0x2>
     2c6:	10 92 74 04 	sts	0x0474, r1	; 0x800474 <Position+0x3>
     2ca:	08 95       	ret

000002cc <check_Communication_Input_UART_0>:
}

char check_Communication_Input_UART_0(void)
{
     2cc:	1f 93       	push	r17
     2ce:	cf 93       	push	r28
     2d0:	df 93       	push	r29
	char ret = 0;
     2d2:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
     2d4:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
     2d6:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     2d8:	1c c0       	rjmp	.+56     	; 0x312 <check_Communication_Input_UART_0+0x46>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
     2da:	89 e7       	ldi	r24, 0x79	; 121
     2dc:	9a e0       	ldi	r25, 0x0A	; 10
     2de:	6e d0       	rcall	.+220    	; 0x3bc <RB_readByte>
		if (ch == 13)
     2e0:	8d 30       	cpi	r24, 0x0D	; 13
     2e2:	61 f4       	brne	.+24     	; 0x2fc <check_Communication_Input_UART_0+0x30>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
     2e4:	e0 91 6f 02 	lds	r30, 0x026F	; 0x80026f <cntr_UART_0>
     2e8:	f0 e0       	ldi	r31, 0x00	; 0
     2ea:	e1 58       	subi	r30, 0x81	; 129
     2ec:	ff 4e       	sbci	r31, 0xEF	; 239
     2ee:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
     2f0:	c0 93 6f 02 	sts	0x026F, r28	; 0x80026f <cntr_UART_0>
			cntr_End_UART_0 = 0;
     2f4:	c0 93 6e 02 	sts	0x026E, r28	; 0x80026e <cntr_End_UART_0>
			ret = 1;
     2f8:	d1 2f       	mov	r29, r17
     2fa:	0b c0       	rjmp	.+22     	; 0x312 <check_Communication_Input_UART_0+0x46>
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
     2fc:	90 91 6f 02 	lds	r25, 0x026F	; 0x80026f <cntr_UART_0>
     300:	e9 2f       	mov	r30, r25
     302:	f0 e0       	ldi	r31, 0x00	; 0
     304:	e1 58       	subi	r30, 0x81	; 129
     306:	ff 4e       	sbci	r31, 0xEF	; 239
     308:	80 83       	st	Z, r24
			cntr_UART_0++;
     30a:	9f 5f       	subi	r25, 0xFF	; 255
     30c:	90 93 6f 02 	sts	0x026F, r25	; 0x80026f <cntr_UART_0>
			ret = 0;
     310:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     312:	89 e7       	ldi	r24, 0x79	; 121
     314:	9a e0       	ldi	r25, 0x0A	; 10
     316:	46 d0       	rcall	.+140    	; 0x3a4 <RB_length>
     318:	81 11       	cpse	r24, r1
     31a:	df cf       	rjmp	.-66     	; 0x2da <check_Communication_Input_UART_0+0xe>
			cntr_UART_0++;
			ret = 0;
		}
	}
	return ret;
}
     31c:	8d 2f       	mov	r24, r29
     31e:	df 91       	pop	r29
     320:	cf 91       	pop	r28
     322:	1f 91       	pop	r17
     324:	08 95       	ret

00000326 <proceed_Communication_Input_UART_0>:

void proceed_Communication_Input_UART_0(void)
{
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
     326:	80 e0       	ldi	r24, 0x00	; 0
     328:	92 e0       	ldi	r25, 0x02	; 2
     32a:	41 d5       	rcall	.+2690   	; 0xdae <Uart_Transmit_IT_PC>
	if (INPUT_UART_0[0]=='0')
     32c:	80 91 7f 10 	lds	r24, 0x107F	; 0x80107f <INPUT_UART_0>
     330:	80 33       	cpi	r24, 0x30	; 48
     332:	71 f4       	brne	.+28     	; 0x350 <proceed_Communication_Input_UART_0+0x2a>
	{
		tmc4671_setAbsolutTargetPosition(0,0);
     334:	40 e0       	ldi	r20, 0x00	; 0
     336:	50 e0       	ldi	r21, 0x00	; 0
     338:	ba 01       	movw	r22, r20
     33a:	80 e0       	ldi	r24, 0x00	; 0
     33c:	0d d3       	rcall	.+1562   	; 0x958 <tmc4671_setAbsolutTargetPosition>
		Position = 0;
     33e:	10 92 71 04 	sts	0x0471, r1	; 0x800471 <Position>
     342:	10 92 72 04 	sts	0x0472, r1	; 0x800472 <Position+0x1>
     346:	10 92 73 04 	sts	0x0473, r1	; 0x800473 <Position+0x2>
     34a:	10 92 74 04 	sts	0x0474, r1	; 0x800474 <Position+0x3>
     34e:	08 95       	ret
	}
	else
	{
		Position += 10000000;
     350:	40 91 71 04 	lds	r20, 0x0471	; 0x800471 <Position>
     354:	50 91 72 04 	lds	r21, 0x0472	; 0x800472 <Position+0x1>
     358:	60 91 73 04 	lds	r22, 0x0473	; 0x800473 <Position+0x2>
     35c:	70 91 74 04 	lds	r23, 0x0474	; 0x800474 <Position+0x3>
     360:	40 58       	subi	r20, 0x80	; 128
     362:	59 46       	sbci	r21, 0x69	; 105
     364:	67 46       	sbci	r22, 0x67	; 103
     366:	7f 4f       	sbci	r23, 0xFF	; 255
     368:	40 93 71 04 	sts	0x0471, r20	; 0x800471 <Position>
     36c:	50 93 72 04 	sts	0x0472, r21	; 0x800472 <Position+0x1>
     370:	60 93 73 04 	sts	0x0473, r22	; 0x800473 <Position+0x2>
     374:	70 93 74 04 	sts	0x0474, r23	; 0x800474 <Position+0x3>
		tmc4671_setAbsolutTargetPosition(0,Position);
     378:	80 e0       	ldi	r24, 0x00	; 0
     37a:	ee c2       	rjmp	.+1500   	; 0x958 <tmc4671_setAbsolutTargetPosition>
     37c:	08 95       	ret

0000037e <check_Communication_Input_UART>:
}


void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
     37e:	a6 df       	rcall	.-180    	; 0x2cc <check_Communication_Input_UART_0>
     380:	81 11       	cpse	r24, r1
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
     382:	d1 cf       	rjmp	.-94     	; 0x326 <proceed_Communication_Input_UART_0>
     384:	08 95       	ret

00000386 <RB_init>:
     386:	fc 01       	movw	r30, r24
		}
	}
	rb->tail = tail;
	
	return 1;
}
     388:	11 82       	std	Z+1, r1	; 0x01
     38a:	10 82       	st	Z, r1
     38c:	08 95       	ret

0000038e <RB_free>:
     38e:	fc 01       	movw	r30, r24
     390:	90 81       	ld	r25, Z
     392:	81 81       	ldd	r24, Z+1	; 0x01
     394:	98 17       	cp	r25, r24
     396:	20 f0       	brcs	.+8      	; 0x3a0 <RB_free+0x12>
     398:	98 1b       	sub	r25, r24
     39a:	89 2f       	mov	r24, r25
     39c:	80 95       	com	r24
     39e:	08 95       	ret
     3a0:	89 1b       	sub	r24, r25
     3a2:	08 95       	ret

000003a4 <RB_length>:
     3a4:	fc 01       	movw	r30, r24
     3a6:	20 81       	ld	r18, Z
     3a8:	91 81       	ldd	r25, Z+1	; 0x01
     3aa:	29 17       	cp	r18, r25
     3ac:	18 f0       	brcs	.+6      	; 0x3b4 <RB_length+0x10>
     3ae:	82 2f       	mov	r24, r18
     3b0:	89 1b       	sub	r24, r25
     3b2:	08 95       	ret
     3b4:	89 2f       	mov	r24, r25
     3b6:	82 1b       	sub	r24, r18
     3b8:	80 95       	com	r24
     3ba:	08 95       	ret

000003bc <RB_readByte>:
     3bc:	cf 93       	push	r28
     3be:	df 93       	push	r29
     3c0:	ec 01       	movw	r28, r24
     3c2:	f0 df       	rcall	.-32     	; 0x3a4 <RB_length>
     3c4:	88 23       	and	r24, r24
     3c6:	39 f0       	breq	.+14     	; 0x3d6 <RB_readByte+0x1a>
     3c8:	99 81       	ldd	r25, Y+1	; 0x01
     3ca:	fe 01       	movw	r30, r28
     3cc:	e9 0f       	add	r30, r25
     3ce:	f1 1d       	adc	r31, r1
     3d0:	82 81       	ldd	r24, Z+2	; 0x02
     3d2:	9f 5f       	subi	r25, 0xFF	; 255
     3d4:	99 83       	std	Y+1, r25	; 0x01
     3d6:	df 91       	pop	r29
     3d8:	cf 91       	pop	r28
     3da:	08 95       	ret

000003dc <RB_writeByte>:
     3dc:	0f 93       	push	r16
     3de:	1f 93       	push	r17
     3e0:	cf 93       	push	r28
     3e2:	df 93       	push	r29
     3e4:	ec 01       	movw	r28, r24
     3e6:	06 2f       	mov	r16, r22
     3e8:	18 81       	ld	r17, Y
     3ea:	d1 df       	rcall	.-94     	; 0x38e <RB_free>
     3ec:	88 23       	and	r24, r24
     3ee:	f1 f3       	breq	.-4      	; 0x3ec <RB_writeByte+0x10>
     3f0:	01 11       	cpse	r16, r1
     3f2:	01 c0       	rjmp	.+2      	; 0x3f6 <RB_writeByte+0x1a>
     3f4:	0f ef       	ldi	r16, 0xFF	; 255
     3f6:	fe 01       	movw	r30, r28
     3f8:	e1 0f       	add	r30, r17
     3fa:	f1 1d       	adc	r31, r1
     3fc:	02 83       	std	Z+2, r16	; 0x02
     3fe:	1f 5f       	subi	r17, 0xFF	; 255
     400:	18 83       	st	Y, r17
     402:	81 e0       	ldi	r24, 0x01	; 1
     404:	df 91       	pop	r29
     406:	cf 91       	pop	r28
     408:	1f 91       	pop	r17
     40a:	0f 91       	pop	r16
     40c:	08 95       	ret

0000040e <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
     40e:	ff 92       	push	r15
     410:	0f 93       	push	r16
     412:	1f 93       	push	r17
     414:	cf 93       	push	r28
     416:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
     418:	44 23       	and	r20, r20
     41a:	c9 f0       	breq	.+50     	; 0x44e <RB_write+0x40>
     41c:	c4 2f       	mov	r28, r20
     41e:	d7 2f       	mov	r29, r23
     420:	f6 2e       	mov	r15, r22
     422:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
     424:	b4 df       	rcall	.-152    	; 0x38e <RB_free>
     426:	8c 17       	cp	r24, r28
     428:	f0 f3       	brcs	.-4      	; 0x426 <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
     42a:	f8 01       	movw	r30, r16
     42c:	90 81       	ld	r25, Z
     42e:	ef 2d       	mov	r30, r15
     430:	fd 2f       	mov	r31, r29
     432:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
     434:	21 91       	ld	r18, Z+
     436:	d8 01       	movw	r26, r16
     438:	a9 0f       	add	r26, r25
     43a:	b1 1d       	adc	r27, r1
     43c:	12 96       	adiw	r26, 0x02	; 2
     43e:	2c 93       	st	X, r18
     440:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
     442:	9c 13       	cpse	r25, r28
     444:	f7 cf       	rjmp	.-18     	; 0x434 <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
     446:	f8 01       	movw	r30, r16
     448:	c0 83       	st	Z, r28
	
	return 1;
     44a:	81 e0       	ldi	r24, 0x01	; 1
     44c:	01 c0       	rjmp	.+2      	; 0x450 <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
     44e:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
     450:	df 91       	pop	r29
     452:	cf 91       	pop	r28
     454:	1f 91       	pop	r17
     456:	0f 91       	pop	r16
     458:	ff 90       	pop	r15
     45a:	08 95       	ret

0000045c <softspi_clk_low>:
}
void softspi_write_uint16(uint16_t x)
{
    softspi_write_uint8((uint8_t)(x >> 8));
    softspi_write_uint8((uint8_t)(x & 0xff));
}
     45c:	eb e0       	ldi	r30, 0x0B	; 11
     45e:	f1 e0       	ldi	r31, 0x01	; 1
     460:	80 81       	ld	r24, Z
     462:	87 7f       	andi	r24, 0xF7	; 247
     464:	80 83       	st	Z, r24
     466:	08 95       	ret

00000468 <softspi_clk_high>:
     468:	eb e0       	ldi	r30, 0x0B	; 11
     46a:	f1 e0       	ldi	r31, 0x01	; 1
     46c:	80 81       	ld	r24, Z
     46e:	88 60       	ori	r24, 0x08	; 8
     470:	80 83       	st	Z, r24
     472:	08 95       	ret

00000474 <softspi_mosi_low>:
     474:	eb e0       	ldi	r30, 0x0B	; 11
     476:	f1 e0       	ldi	r31, 0x01	; 1
     478:	80 81       	ld	r24, Z
     47a:	8d 7f       	andi	r24, 0xFD	; 253
     47c:	80 83       	st	Z, r24
     47e:	08 95       	ret

00000480 <softspi_mosi_high>:
     480:	eb e0       	ldi	r30, 0x0B	; 11
     482:	f1 e0       	ldi	r31, 0x01	; 1
     484:	80 81       	ld	r24, Z
     486:	82 60       	ori	r24, 0x02	; 2
     488:	80 83       	st	Z, r24
     48a:	08 95       	ret

0000048c <softspi_write_bit>:
     48c:	cf 93       	push	r28
     48e:	df 93       	push	r29
     490:	d8 2f       	mov	r29, r24
     492:	c6 2f       	mov	r28, r22
     494:	e3 df       	rcall	.-58     	; 0x45c <softspi_clk_low>
     496:	cd 23       	and	r28, r29
     498:	11 f0       	breq	.+4      	; 0x49e <softspi_write_bit+0x12>
     49a:	f2 df       	rcall	.-28     	; 0x480 <softspi_mosi_high>
     49c:	01 c0       	rjmp	.+2      	; 0x4a0 <softspi_write_bit+0x14>
     49e:	ea df       	rcall	.-44     	; 0x474 <softspi_mosi_low>
     4a0:	8a e1       	ldi	r24, 0x1A	; 26
     4a2:	8a 95       	dec	r24
     4a4:	f1 f7       	brne	.-4      	; 0x4a2 <softspi_write_bit+0x16>
     4a6:	00 c0       	rjmp	.+0      	; 0x4a8 <softspi_write_bit+0x1c>
     4a8:	df df       	rcall	.-66     	; 0x468 <softspi_clk_high>
     4aa:	8a e1       	ldi	r24, 0x1A	; 26
     4ac:	8a 95       	dec	r24
     4ae:	f1 f7       	brne	.-4      	; 0x4ac <softspi_write_bit+0x20>
     4b0:	00 c0       	rjmp	.+0      	; 0x4b2 <softspi_write_bit+0x26>
     4b2:	df 91       	pop	r29
     4b4:	cf 91       	pop	r28
     4b6:	08 95       	ret

000004b8 <softspi_write_uint8>:
     4b8:	cf 93       	push	r28
     4ba:	c8 2f       	mov	r28, r24
     4bc:	60 e8       	ldi	r22, 0x80	; 128
     4be:	e6 df       	rcall	.-52     	; 0x48c <softspi_write_bit>
     4c0:	60 e4       	ldi	r22, 0x40	; 64
     4c2:	8c 2f       	mov	r24, r28
     4c4:	e3 df       	rcall	.-58     	; 0x48c <softspi_write_bit>
     4c6:	60 e2       	ldi	r22, 0x20	; 32
     4c8:	8c 2f       	mov	r24, r28
     4ca:	e0 df       	rcall	.-64     	; 0x48c <softspi_write_bit>
     4cc:	60 e1       	ldi	r22, 0x10	; 16
     4ce:	8c 2f       	mov	r24, r28
     4d0:	dd df       	rcall	.-70     	; 0x48c <softspi_write_bit>
     4d2:	68 e0       	ldi	r22, 0x08	; 8
     4d4:	8c 2f       	mov	r24, r28
     4d6:	da df       	rcall	.-76     	; 0x48c <softspi_write_bit>
     4d8:	64 e0       	ldi	r22, 0x04	; 4
     4da:	8c 2f       	mov	r24, r28
     4dc:	d7 df       	rcall	.-82     	; 0x48c <softspi_write_bit>
     4de:	62 e0       	ldi	r22, 0x02	; 2
     4e0:	8c 2f       	mov	r24, r28
     4e2:	d4 df       	rcall	.-88     	; 0x48c <softspi_write_bit>
     4e4:	61 e0       	ldi	r22, 0x01	; 1
     4e6:	8c 2f       	mov	r24, r28
     4e8:	d1 df       	rcall	.-94     	; 0x48c <softspi_write_bit>
     4ea:	cf 91       	pop	r28
     4ec:	08 95       	ret

000004ee <softspi_read_bit>:

#if (SOFTSPI_DONT_USE_MISO == 0)

void softspi_read_bit(uint8_t* x, uint8_t i)
{
     4ee:	1f 93       	push	r17
     4f0:	cf 93       	push	r28
     4f2:	df 93       	push	r29
     4f4:	ec 01       	movw	r28, r24
     4f6:	16 2f       	mov	r17, r22

    /* read at rising edge */
    softspi_clk_low();
     4f8:	b1 df       	rcall	.-158    	; 0x45c <softspi_clk_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4fa:	8a e1       	ldi	r24, 0x1A	; 26
     4fc:	8a 95       	dec	r24
     4fe:	f1 f7       	brne	.-4      	; 0x4fc <softspi_read_bit+0xe>
    _delay_us(5);
    softspi_clk_high();
     500:	00 c0       	rjmp	.+0      	; 0x502 <softspi_read_bit+0x14>
     502:	b2 df       	rcall	.-156    	; 0x468 <softspi_clk_high>
    if (SOFTSPI_MISO_PIN & SOFTSPI_MISO_BIT) *x |= 1 << i;
     504:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     508:	82 ff       	sbrs	r24, 2
     50a:	0a c0       	rjmp	.+20     	; 0x520 <softspi_read_bit+0x32>
     50c:	81 e0       	ldi	r24, 0x01	; 1
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	02 c0       	rjmp	.+4      	; 0x516 <softspi_read_bit+0x28>
     512:	88 0f       	add	r24, r24
     514:	99 1f       	adc	r25, r25
     516:	1a 95       	dec	r17
     518:	e2 f7       	brpl	.-8      	; 0x512 <softspi_read_bit+0x24>
     51a:	98 81       	ld	r25, Y
     51c:	89 2b       	or	r24, r25
     51e:	88 83       	st	Y, r24
     520:	8a e1       	ldi	r24, 0x1A	; 26
     522:	8a 95       	dec	r24
     524:	f1 f7       	brne	.-4      	; 0x522 <softspi_read_bit+0x34>
     526:	00 c0       	rjmp	.+0      	; 0x528 <softspi_read_bit+0x3a>
    _delay_us(5);

}
     528:	df 91       	pop	r29
     52a:	cf 91       	pop	r28
     52c:	1f 91       	pop	r17
     52e:	08 95       	ret

00000530 <softspi_read_uint8>:

uint8_t softspi_read_uint8(void)
{
     530:	cf 93       	push	r28
     532:	df 93       	push	r29
     534:	1f 92       	push	r1
     536:	cd b7       	in	r28, 0x3d	; 61
     538:	de b7       	in	r29, 0x3e	; 62
    /* receive msb first, sample at clock rising edge */

    /* must be initialized to 0 */
    uint8_t x = 0;
     53a:	19 82       	std	Y+1, r1	; 0x01

    SOFTSPI_MISO_PORT &= ~SOFTSPI_MOSI_BIT;
     53c:	eb e0       	ldi	r30, 0x0B	; 11
     53e:	f1 e0       	ldi	r31, 0x01	; 1
     540:	80 81       	ld	r24, Z
     542:	8d 7f       	andi	r24, 0xFD	; 253
     544:	80 83       	st	Z, r24
    softspi_read_bit(&x, 7);
     546:	67 e0       	ldi	r22, 0x07	; 7
     548:	ce 01       	movw	r24, r28
     54a:	01 96       	adiw	r24, 0x01	; 1
     54c:	d0 df       	rcall	.-96     	; 0x4ee <softspi_read_bit>
    softspi_read_bit(&x, 6);
     54e:	66 e0       	ldi	r22, 0x06	; 6
     550:	ce 01       	movw	r24, r28
     552:	01 96       	adiw	r24, 0x01	; 1
     554:	cc df       	rcall	.-104    	; 0x4ee <softspi_read_bit>
    softspi_read_bit(&x, 5);
     556:	65 e0       	ldi	r22, 0x05	; 5
     558:	ce 01       	movw	r24, r28
     55a:	01 96       	adiw	r24, 0x01	; 1
     55c:	c8 df       	rcall	.-112    	; 0x4ee <softspi_read_bit>
    softspi_read_bit(&x, 4);
     55e:	64 e0       	ldi	r22, 0x04	; 4
     560:	ce 01       	movw	r24, r28
     562:	01 96       	adiw	r24, 0x01	; 1
     564:	c4 df       	rcall	.-120    	; 0x4ee <softspi_read_bit>
    softspi_read_bit(&x, 3);
     566:	63 e0       	ldi	r22, 0x03	; 3
     568:	ce 01       	movw	r24, r28
     56a:	01 96       	adiw	r24, 0x01	; 1
     56c:	c0 df       	rcall	.-128    	; 0x4ee <softspi_read_bit>
    softspi_read_bit(&x, 2);
     56e:	62 e0       	ldi	r22, 0x02	; 2
     570:	ce 01       	movw	r24, r28
     572:	01 96       	adiw	r24, 0x01	; 1
     574:	bc df       	rcall	.-136    	; 0x4ee <softspi_read_bit>
    softspi_read_bit(&x, 1);
     576:	61 e0       	ldi	r22, 0x01	; 1
     578:	ce 01       	movw	r24, r28
     57a:	01 96       	adiw	r24, 0x01	; 1
     57c:	b8 df       	rcall	.-144    	; 0x4ee <softspi_read_bit>
    softspi_read_bit(&x, 0);
     57e:	60 e0       	ldi	r22, 0x00	; 0
     580:	ce 01       	movw	r24, r28
     582:	01 96       	adiw	r24, 0x01	; 1
     584:	b4 df       	rcall	.-152    	; 0x4ee <softspi_read_bit>
     586:	89 81       	ldd	r24, Y+1	; 0x01

    return x;
}
     588:	0f 90       	pop	r0
     58a:	df 91       	pop	r29
     58c:	cf 91       	pop	r28
     58e:	08 95       	ret

00000590 <SPI_init>:
     590:	8f e5       	ldi	r24, 0x5F	; 95
	SPDR = 0x00;
	while(!(SPSR & (1<<SPIF)));
	data = SPDR;
	// Return data register
	return data;
}
     592:	8c bd       	out	0x2c, r24	; 44
     594:	1d bc       	out	0x2d, r1	; 45
     596:	28 9a       	sbi	0x05, 0	; 5
     598:	e2 e0       	ldi	r30, 0x02	; 2
     59a:	f1 e0       	ldi	r31, 0x01	; 1
     59c:	80 81       	ld	r24, Z
     59e:	80 64       	ori	r24, 0x40	; 64
     5a0:	80 83       	st	Z, r24
     5a2:	08 95       	ret

000005a4 <spi_transmit_IT>:
     5a4:	66 23       	and	r22, r22
     5a6:	61 f0       	breq	.+24     	; 0x5c0 <spi_transmit_IT+0x1c>
     5a8:	fc 01       	movw	r30, r24
     5aa:	9c 01       	movw	r18, r24
     5ac:	26 0f       	add	r18, r22
     5ae:	31 1d       	adc	r19, r1
     5b0:	91 91       	ld	r25, Z+
     5b2:	9e bd       	out	0x2e, r25	; 46
     5b4:	0d b4       	in	r0, 0x2d	; 45
     5b6:	07 fe       	sbrs	r0, 7
     5b8:	fd cf       	rjmp	.-6      	; 0x5b4 <spi_transmit_IT+0x10>
     5ba:	e2 17       	cp	r30, r18
     5bc:	f3 07       	cpc	r31, r19
     5be:	c1 f7       	brne	.-16     	; 0x5b0 <spi_transmit_IT+0xc>
     5c0:	08 95       	ret

000005c2 <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
     5c2:	88 23       	and	r24, r24
     5c4:	19 f0       	breq	.+6      	; 0x5cc <enable_Slave+0xa>
     5c6:	81 30       	cpi	r24, 0x01	; 1
     5c8:	19 f0       	breq	.+6      	; 0x5d0 <enable_Slave+0xe>
     5ca:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
     5cc:	28 98       	cbi	0x05, 0	; 5
		break;
     5ce:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
     5d0:	e2 e0       	ldi	r30, 0x02	; 2
     5d2:	f1 e0       	ldi	r31, 0x01	; 1
     5d4:	80 81       	ld	r24, Z
     5d6:	8f 7b       	andi	r24, 0xBF	; 191
     5d8:	80 83       	st	Z, r24
     5da:	08 95       	ret

000005dc <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
     5dc:	88 23       	and	r24, r24
     5de:	19 f0       	breq	.+6      	; 0x5e6 <disable_Slave+0xa>
     5e0:	81 30       	cpi	r24, 0x01	; 1
     5e2:	19 f0       	breq	.+6      	; 0x5ea <disable_Slave+0xe>
     5e4:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
     5e6:	28 9a       	sbi	0x05, 0	; 5
		break;
     5e8:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
     5ea:	e2 e0       	ldi	r30, 0x02	; 2
     5ec:	f1 e0       	ldi	r31, 0x01	; 1
     5ee:	80 81       	ld	r24, Z
     5f0:	80 64       	ori	r24, 0x40	; 64
     5f2:	80 83       	st	Z, r24
     5f4:	08 95       	ret

000005f6 <tmc40bit_writeInt>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
     5f6:	cf 92       	push	r12
     5f8:	df 92       	push	r13
     5fa:	ef 92       	push	r14
     5fc:	ff 92       	push	r15
     5fe:	0f 93       	push	r16
     600:	1f 93       	push	r17
     602:	cf 93       	push	r28
     604:	df 93       	push	r29
     606:	cd b7       	in	r28, 0x3d	; 61
     608:	de b7       	in	r29, 0x3e	; 62
     60a:	2b 97       	sbiw	r28, 0x0b	; 11
     60c:	0f b6       	in	r0, 0x3f	; 63
     60e:	f8 94       	cli
     610:	de bf       	out	0x3e, r29	; 62
     612:	0f be       	out	0x3f, r0	; 63
     614:	cd bf       	out	0x3d, r28	; 61
     616:	fe 01       	movw	r30, r28
     618:	31 96       	adiw	r30, 0x01	; 1
     61a:	76 e0       	ldi	r23, 0x06	; 6
     61c:	df 01       	movw	r26, r30
     61e:	1d 92       	st	X+, r1
     620:	7a 95       	dec	r23
     622:	e9 f7       	brne	.-6      	; 0x61e <tmc40bit_writeInt+0x28>
     624:	60 68       	ori	r22, 0x80	; 128
     626:	69 83       	std	Y+1, r22	; 0x01
     628:	5a 83       	std	Y+2, r21	; 0x02
     62a:	4b 83       	std	Y+3, r20	; 0x03
     62c:	3c 83       	std	Y+4, r19	; 0x04
     62e:	2d 83       	std	Y+5, r18	; 0x05
     630:	01 97       	sbiw	r24, 0x01	; 1
     632:	09 f0       	breq	.+2      	; 0x636 <tmc40bit_writeInt+0x40>
     634:	46 c0       	rjmp	.+140    	; 0x6c2 <tmc40bit_writeInt+0xcc>
     636:	36 96       	adiw	r30, 0x06	; 6
     638:	85 e0       	ldi	r24, 0x05	; 5
     63a:	df 01       	movw	r26, r30
     63c:	1d 92       	st	X+, r1
     63e:	8a 95       	dec	r24
     640:	e9 f7       	brne	.-6      	; 0x63c <tmc40bit_writeInt+0x46>
     642:	83 e1       	ldi	r24, 0x13	; 19
     644:	92 e0       	ldi	r25, 0x02	; 2
     646:	b3 d3       	rcall	.+1894   	; 0xdae <Uart_Transmit_IT_PC>
     648:	fe 01       	movw	r30, r28
     64a:	31 96       	adiw	r30, 0x01	; 1
     64c:	6f 01       	movw	r12, r30
     64e:	00 e0       	ldi	r16, 0x00	; 0
     650:	10 e0       	ldi	r17, 0x00	; 0
     652:	d6 01       	movw	r26, r12
     654:	fd 90       	ld	r15, X+
     656:	6d 01       	movw	r12, r26
     658:	f1 10       	cpse	r15, r1
     65a:	04 c0       	rjmp	.+8      	; 0x664 <tmc40bit_writeInt+0x6e>
     65c:	88 e2       	ldi	r24, 0x28	; 40
     65e:	92 e0       	ldi	r25, 0x02	; 2
     660:	a6 d3       	rcall	.+1868   	; 0xdae <Uart_Transmit_IT_PC>
     662:	1b c0       	rjmp	.+54     	; 0x69a <tmc40bit_writeInt+0xa4>
     664:	bf e0       	ldi	r27, 0x0F	; 15
     666:	bf 15       	cp	r27, r15
     668:	70 f0       	brcs	.+28     	; 0x686 <tmc40bit_writeInt+0x90>
     66a:	89 e2       	ldi	r24, 0x29	; 41
     66c:	92 e0       	ldi	r25, 0x02	; 2
     66e:	9f d3       	rcall	.+1854   	; 0xdae <Uart_Transmit_IT_PC>
     670:	40 e1       	ldi	r20, 0x10	; 16
     672:	be 01       	movw	r22, r28
     674:	69 5f       	subi	r22, 0xF9	; 249
     676:	7f 4f       	sbci	r23, 0xFF	; 255
     678:	8f 2d       	mov	r24, r15
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	67 d5       	rcall	.+2766   	; 0x114c <__itoa_ncheck>
     67e:	ce 01       	movw	r24, r28
     680:	07 96       	adiw	r24, 0x07	; 7
     682:	95 d3       	rcall	.+1834   	; 0xdae <Uart_Transmit_IT_PC>
     684:	0a c0       	rjmp	.+20     	; 0x69a <tmc40bit_writeInt+0xa4>
     686:	40 e1       	ldi	r20, 0x10	; 16
     688:	be 01       	movw	r22, r28
     68a:	69 5f       	subi	r22, 0xF9	; 249
     68c:	7f 4f       	sbci	r23, 0xFF	; 255
     68e:	8f 2d       	mov	r24, r15
     690:	90 e0       	ldi	r25, 0x00	; 0
     692:	5c d5       	rcall	.+2744   	; 0x114c <__itoa_ncheck>
     694:	ce 01       	movw	r24, r28
     696:	07 96       	adiw	r24, 0x07	; 7
     698:	8a d3       	rcall	.+1812   	; 0xdae <Uart_Transmit_IT_PC>
     69a:	04 30       	cpi	r16, 0x04	; 4
     69c:	11 05       	cpc	r17, r1
     69e:	1c f4       	brge	.+6      	; 0x6a6 <tmc40bit_writeInt+0xb0>
     6a0:	8b e2       	ldi	r24, 0x2B	; 43
     6a2:	92 e0       	ldi	r25, 0x02	; 2
     6a4:	84 d3       	rcall	.+1800   	; 0xdae <Uart_Transmit_IT_PC>
     6a6:	0f 5f       	subi	r16, 0xFF	; 255
     6a8:	1f 4f       	sbci	r17, 0xFF	; 255
     6aa:	05 30       	cpi	r16, 0x05	; 5
     6ac:	11 05       	cpc	r17, r1
     6ae:	89 f6       	brne	.-94     	; 0x652 <tmc40bit_writeInt+0x5c>
     6b0:	ef e3       	ldi	r30, 0x3F	; 63
     6b2:	fc e9       	ldi	r31, 0x9C	; 156
     6b4:	31 97       	sbiw	r30, 0x01	; 1
     6b6:	f1 f7       	brne	.-4      	; 0x6b4 <tmc40bit_writeInt+0xbe>
     6b8:	00 c0       	rjmp	.+0      	; 0x6ba <tmc40bit_writeInt+0xc4>
     6ba:	00 00       	nop
     6bc:	81 e1       	ldi	r24, 0x11	; 17
     6be:	92 e0       	ldi	r25, 0x02	; 2
     6c0:	76 d3       	rcall	.+1772   	; 0xdae <Uart_Transmit_IT_PC>
     6c2:	80 e0       	ldi	r24, 0x00	; 0
     6c4:	7e df       	rcall	.-260    	; 0x5c2 <enable_Slave>
     6c6:	8e 01       	movw	r16, r28
     6c8:	0f 5f       	subi	r16, 0xFF	; 255
     6ca:	1f 4f       	sbci	r17, 0xFF	; 255
     6cc:	7e 01       	movw	r14, r28
     6ce:	f6 e0       	ldi	r31, 0x06	; 6
     6d0:	ef 0e       	add	r14, r31
     6d2:	f1 1c       	adc	r15, r1
     6d4:	d8 01       	movw	r26, r16
     6d6:	8d 91       	ld	r24, X+
     6d8:	8d 01       	movw	r16, r26
     6da:	ee de       	rcall	.-548    	; 0x4b8 <softspi_write_uint8>
     6dc:	0e 15       	cp	r16, r14
     6de:	1f 05       	cpc	r17, r15
     6e0:	c9 f7       	brne	.-14     	; 0x6d4 <tmc40bit_writeInt+0xde>
     6e2:	80 e0       	ldi	r24, 0x00	; 0
     6e4:	7b df       	rcall	.-266    	; 0x5dc <disable_Slave>
     6e6:	2b 96       	adiw	r28, 0x0b	; 11
     6e8:	0f b6       	in	r0, 0x3f	; 63
     6ea:	f8 94       	cli
     6ec:	de bf       	out	0x3e, r29	; 62
     6ee:	0f be       	out	0x3f, r0	; 63
     6f0:	cd bf       	out	0x3d, r28	; 61
     6f2:	df 91       	pop	r29
     6f4:	cf 91       	pop	r28
     6f6:	1f 91       	pop	r17
     6f8:	0f 91       	pop	r16
     6fa:	ff 90       	pop	r15
     6fc:	ef 90       	pop	r14
     6fe:	df 90       	pop	r13
     700:	cf 90       	pop	r12
     702:	08 95       	ret

00000704 <tmc40bit_readInt>:
     704:	7f 92       	push	r7
     706:	8f 92       	push	r8
     708:	9f 92       	push	r9
     70a:	af 92       	push	r10
     70c:	bf 92       	push	r11
     70e:	cf 92       	push	r12
     710:	df 92       	push	r13
     712:	ef 92       	push	r14
     714:	ff 92       	push	r15
     716:	0f 93       	push	r16
     718:	1f 93       	push	r17
     71a:	cf 93       	push	r28
     71c:	df 93       	push	r29
     71e:	cd b7       	in	r28, 0x3d	; 61
     720:	de b7       	in	r29, 0x3e	; 62
     722:	2b 97       	sbiw	r28, 0x0b	; 11
     724:	0f b6       	in	r0, 0x3f	; 63
     726:	f8 94       	cli
     728:	de bf       	out	0x3e, r29	; 62
     72a:	0f be       	out	0x3f, r0	; 63
     72c:	cd bf       	out	0x3d, r28	; 61
     72e:	7c 01       	movw	r14, r24
     730:	fe 01       	movw	r30, r28
     732:	31 96       	adiw	r30, 0x01	; 1
     734:	86 e0       	ldi	r24, 0x06	; 6
     736:	df 01       	movw	r26, r30
     738:	1d 92       	st	X+, r1
     73a:	8a 95       	dec	r24
     73c:	e9 f7       	brne	.-6      	; 0x738 <tmc40bit_readInt+0x34>
     73e:	16 2f       	mov	r17, r22
     740:	1f 77       	andi	r17, 0x7F	; 127
     742:	19 83       	std	Y+1, r17	; 0x01
     744:	80 e0       	ldi	r24, 0x00	; 0
     746:	3d df       	rcall	.-390    	; 0x5c2 <enable_Slave>
     748:	81 2f       	mov	r24, r17
     74a:	b6 de       	rcall	.-660    	; 0x4b8 <softspi_write_uint8>
     74c:	8e 01       	movw	r16, r28
     74e:	0e 5f       	subi	r16, 0xFE	; 254
     750:	1f 4f       	sbci	r17, 0xFF	; 255
     752:	6e 01       	movw	r12, r28
     754:	b6 e0       	ldi	r27, 0x06	; 6
     756:	cb 0e       	add	r12, r27
     758:	d1 1c       	adc	r13, r1
     75a:	ea de       	rcall	.-556    	; 0x530 <softspi_read_uint8>
     75c:	f8 01       	movw	r30, r16
     75e:	81 93       	st	Z+, r24
     760:	8f 01       	movw	r16, r30
     762:	ec 15       	cp	r30, r12
     764:	fd 05       	cpc	r31, r13
     766:	c9 f7       	brne	.-14     	; 0x75a <tmc40bit_readInt+0x56>
     768:	80 e0       	ldi	r24, 0x00	; 0
     76a:	38 df       	rcall	.-400    	; 0x5dc <disable_Slave>
     76c:	0c 81       	ldd	r16, Y+4	; 0x04
     76e:	10 e0       	ldi	r17, 0x00	; 0
     770:	10 2f       	mov	r17, r16
     772:	00 27       	eor	r16, r16
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	08 2b       	or	r16, r24
     778:	ea 94       	dec	r14
     77a:	ef 28       	or	r14, r15
     77c:	09 f0       	breq	.+2      	; 0x780 <tmc40bit_readInt+0x7c>
     77e:	4f c0       	rjmp	.+158    	; 0x81e <tmc40bit_readInt+0x11a>
     780:	8d e2       	ldi	r24, 0x2D	; 45
     782:	92 e0       	ldi	r25, 0x02	; 2
     784:	14 d3       	rcall	.+1576   	; 0xdae <Uart_Transmit_IT_PC>
     786:	ce 01       	movw	r24, r28
     788:	01 96       	adiw	r24, 0x01	; 1
     78a:	4c 01       	movw	r8, r24
     78c:	e1 2c       	mov	r14, r1
     78e:	f1 2c       	mov	r15, r1
     790:	0f 2e       	mov	r0, r31
     792:	f5 e0       	ldi	r31, 0x05	; 5
     794:	7f 2e       	mov	r7, r31
     796:	f0 2d       	mov	r31, r0
     798:	5e 01       	movw	r10, r28
     79a:	97 e0       	ldi	r25, 0x07	; 7
     79c:	a9 0e       	add	r10, r25
     79e:	b1 1c       	adc	r11, r1
     7a0:	0f 2e       	mov	r0, r31
     7a2:	f0 e3       	ldi	r31, 0x30	; 48
     7a4:	cf 2e       	mov	r12, r31
     7a6:	f0 2d       	mov	r31, r0
     7a8:	d5 01       	movw	r26, r10
     7aa:	e7 2d       	mov	r30, r7
     7ac:	1d 92       	st	X+, r1
     7ae:	ea 95       	dec	r30
     7b0:	e9 f7       	brne	.-6      	; 0x7ac <tmc40bit_readInt+0xa8>
     7b2:	cf 82       	std	Y+7, r12	; 0x07
     7b4:	d4 01       	movw	r26, r8
     7b6:	dd 90       	ld	r13, X+
     7b8:	4d 01       	movw	r8, r26
     7ba:	d1 10       	cpse	r13, r1
     7bc:	04 c0       	rjmp	.+8      	; 0x7c6 <tmc40bit_readInt+0xc2>
     7be:	88 e2       	ldi	r24, 0x28	; 40
     7c0:	92 e0       	ldi	r25, 0x02	; 2
     7c2:	f5 d2       	rcall	.+1514   	; 0xdae <Uart_Transmit_IT_PC>
     7c4:	15 c0       	rjmp	.+42     	; 0x7f0 <tmc40bit_readInt+0xec>
     7c6:	bf e0       	ldi	r27, 0x0F	; 15
     7c8:	bd 15       	cp	r27, r13
     7ca:	58 f0       	brcs	.+22     	; 0x7e2 <tmc40bit_readInt+0xde>
     7cc:	89 e2       	ldi	r24, 0x29	; 41
     7ce:	92 e0       	ldi	r25, 0x02	; 2
     7d0:	ee d2       	rcall	.+1500   	; 0xdae <Uart_Transmit_IT_PC>
     7d2:	40 e1       	ldi	r20, 0x10	; 16
     7d4:	b5 01       	movw	r22, r10
     7d6:	8d 2d       	mov	r24, r13
     7d8:	90 e0       	ldi	r25, 0x00	; 0
     7da:	b8 d4       	rcall	.+2416   	; 0x114c <__itoa_ncheck>
     7dc:	c5 01       	movw	r24, r10
     7de:	e7 d2       	rcall	.+1486   	; 0xdae <Uart_Transmit_IT_PC>
     7e0:	07 c0       	rjmp	.+14     	; 0x7f0 <tmc40bit_readInt+0xec>
     7e2:	40 e1       	ldi	r20, 0x10	; 16
     7e4:	b5 01       	movw	r22, r10
     7e6:	8d 2d       	mov	r24, r13
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	b0 d4       	rcall	.+2400   	; 0x114c <__itoa_ncheck>
     7ec:	c5 01       	movw	r24, r10
     7ee:	df d2       	rcall	.+1470   	; 0xdae <Uart_Transmit_IT_PC>
     7f0:	e4 e0       	ldi	r30, 0x04	; 4
     7f2:	ee 16       	cp	r14, r30
     7f4:	f1 04       	cpc	r15, r1
     7f6:	1c f4       	brge	.+6      	; 0x7fe <tmc40bit_readInt+0xfa>
     7f8:	8b e2       	ldi	r24, 0x2B	; 43
     7fa:	92 e0       	ldi	r25, 0x02	; 2
     7fc:	d8 d2       	rcall	.+1456   	; 0xdae <Uart_Transmit_IT_PC>
     7fe:	ff ef       	ldi	r31, 0xFF	; 255
     800:	ef 1a       	sub	r14, r31
     802:	ff 0a       	sbc	r15, r31
     804:	85 e0       	ldi	r24, 0x05	; 5
     806:	e8 16       	cp	r14, r24
     808:	f1 04       	cpc	r15, r1
     80a:	71 f6       	brne	.-100    	; 0x7a8 <tmc40bit_readInt+0xa4>
     80c:	af e3       	ldi	r26, 0x3F	; 63
     80e:	bc e9       	ldi	r27, 0x9C	; 156
     810:	11 97       	sbiw	r26, 0x01	; 1
     812:	f1 f7       	brne	.-4      	; 0x810 <tmc40bit_readInt+0x10c>
     814:	00 c0       	rjmp	.+0      	; 0x816 <tmc40bit_readInt+0x112>
     816:	00 00       	nop
     818:	81 e1       	ldi	r24, 0x11	; 17
     81a:	92 e0       	ldi	r25, 0x02	; 2
     81c:	c8 d2       	rcall	.+1424   	; 0xdae <Uart_Transmit_IT_PC>
     81e:	c8 01       	movw	r24, r16
     820:	2b 96       	adiw	r28, 0x0b	; 11
     822:	0f b6       	in	r0, 0x3f	; 63
     824:	f8 94       	cli
     826:	de bf       	out	0x3e, r29	; 62
     828:	0f be       	out	0x3f, r0	; 63
     82a:	cd bf       	out	0x3d, r28	; 61
     82c:	df 91       	pop	r29
     82e:	cf 91       	pop	r28
     830:	1f 91       	pop	r17
     832:	0f 91       	pop	r16
     834:	ff 90       	pop	r15
     836:	ef 90       	pop	r14
     838:	df 90       	pop	r13
     83a:	cf 90       	pop	r12
     83c:	bf 90       	pop	r11
     83e:	af 90       	pop	r10
     840:	9f 90       	pop	r9
     842:	8f 90       	pop	r8
     844:	7f 90       	pop	r7
     846:	08 95       	ret

00000848 <tmc4671_readInt>:
     848:	5d cf       	rjmp	.-326    	; 0x704 <tmc40bit_readInt>
     84a:	08 95       	ret

0000084c <encoder_testdrive>:
     84c:	28 e0       	ldi	r18, 0x08	; 8
     84e:	30 e0       	ldi	r19, 0x00	; 0
     850:	40 e0       	ldi	r20, 0x00	; 0
     852:	50 e0       	ldi	r21, 0x00	; 0
     854:	63 e6       	ldi	r22, 0x63	; 99
     856:	80 e0       	ldi	r24, 0x00	; 0
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	cd de       	rcall	.-614    	; 0x5f6 <tmc40bit_writeInt>
     85c:	20 e0       	ldi	r18, 0x00	; 0
     85e:	30 e0       	ldi	r19, 0x00	; 0
     860:	a9 01       	movw	r20, r18
     862:	69 e2       	ldi	r22, 0x29	; 41
     864:	80 e0       	ldi	r24, 0x00	; 0
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	c6 de       	rcall	.-628    	; 0x5f6 <tmc40bit_writeInt>
     86a:	21 e0       	ldi	r18, 0x01	; 1
     86c:	30 e0       	ldi	r19, 0x00	; 0
     86e:	40 e0       	ldi	r20, 0x00	; 0
     870:	50 e0       	ldi	r21, 0x00	; 0
     872:	62 e5       	ldi	r22, 0x52	; 82
     874:	80 e0       	ldi	r24, 0x00	; 0
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	be de       	rcall	.-644    	; 0x5f6 <tmc40bit_writeInt>
     87a:	20 e0       	ldi	r18, 0x00	; 0
     87c:	30 e0       	ldi	r19, 0x00	; 0
     87e:	a9 01       	movw	r20, r18
     880:	6c e1       	ldi	r22, 0x1C	; 28
     882:	80 e0       	ldi	r24, 0x00	; 0
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	b7 de       	rcall	.-658    	; 0x5f6 <tmc40bit_writeInt>
     888:	20 ed       	ldi	r18, 0xD0	; 208
     88a:	37 e0       	ldi	r19, 0x07	; 7
     88c:	40 e0       	ldi	r20, 0x00	; 0
     88e:	50 e0       	ldi	r21, 0x00	; 0
     890:	64 e2       	ldi	r22, 0x24	; 36
     892:	80 e0       	ldi	r24, 0x00	; 0
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	af de       	rcall	.-674    	; 0x5f6 <tmc40bit_writeInt>
     898:	2f ef       	ldi	r18, 0xFF	; 255
     89a:	83 ed       	ldi	r24, 0xD3	; 211
     89c:	90 e3       	ldi	r25, 0x30	; 48
     89e:	21 50       	subi	r18, 0x01	; 1
     8a0:	80 40       	sbci	r24, 0x00	; 0
     8a2:	90 40       	sbci	r25, 0x00	; 0
     8a4:	e1 f7       	brne	.-8      	; 0x89e <encoder_testdrive+0x52>
     8a6:	00 c0       	rjmp	.+0      	; 0x8a8 <encoder_testdrive+0x5c>
     8a8:	00 00       	nop
     8aa:	20 e0       	ldi	r18, 0x00	; 0
     8ac:	30 e0       	ldi	r19, 0x00	; 0
     8ae:	a9 01       	movw	r20, r18
     8b0:	67 e2       	ldi	r22, 0x27	; 39
     8b2:	80 e0       	ldi	r24, 0x00	; 0
     8b4:	90 e0       	ldi	r25, 0x00	; 0
     8b6:	9f de       	rcall	.-706    	; 0x5f6 <tmc40bit_writeInt>
     8b8:	23 e0       	ldi	r18, 0x03	; 3
     8ba:	30 e0       	ldi	r19, 0x00	; 0
     8bc:	40 e0       	ldi	r20, 0x00	; 0
     8be:	50 e0       	ldi	r21, 0x00	; 0
     8c0:	62 e5       	ldi	r22, 0x52	; 82
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	90 e0       	ldi	r25, 0x00	; 0
     8c6:	97 de       	rcall	.-722    	; 0x5f6 <tmc40bit_writeInt>
     8c8:	29 e0       	ldi	r18, 0x09	; 9
     8ca:	30 e0       	ldi	r19, 0x00	; 0
     8cc:	40 e0       	ldi	r20, 0x00	; 0
     8ce:	50 e0       	ldi	r21, 0x00	; 0
     8d0:	60 e5       	ldi	r22, 0x50	; 80
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	8f de       	rcall	.-738    	; 0x5f6 <tmc40bit_writeInt>
     8d8:	21 e0       	ldi	r18, 0x01	; 1
     8da:	30 e0       	ldi	r19, 0x00	; 0
     8dc:	40 e0       	ldi	r20, 0x00	; 0
     8de:	50 e0       	ldi	r21, 0x00	; 0
     8e0:	63 e6       	ldi	r22, 0x63	; 99
     8e2:	80 e0       	ldi	r24, 0x00	; 0
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	87 de       	rcall	.-754    	; 0x5f6 <tmc40bit_writeInt>
     8e8:	23 e0       	ldi	r18, 0x03	; 3
     8ea:	30 e0       	ldi	r19, 0x00	; 0
     8ec:	40 e0       	ldi	r20, 0x00	; 0
     8ee:	50 e0       	ldi	r21, 0x00	; 0
     8f0:	62 e5       	ldi	r22, 0x52	; 82
     8f2:	80 e0       	ldi	r24, 0x00	; 0
     8f4:	90 e0       	ldi	r25, 0x00	; 0
     8f6:	7f de       	rcall	.-770    	; 0x5f6 <tmc40bit_writeInt>
     8f8:	29 e0       	ldi	r18, 0x09	; 9
     8fa:	30 e0       	ldi	r19, 0x00	; 0
     8fc:	40 e0       	ldi	r20, 0x00	; 0
     8fe:	50 e0       	ldi	r21, 0x00	; 0
     900:	60 e5       	ldi	r22, 0x50	; 80
     902:	80 e0       	ldi	r24, 0x00	; 0
     904:	90 e0       	ldi	r25, 0x00	; 0
     906:	77 de       	rcall	.-786    	; 0x5f6 <tmc40bit_writeInt>
     908:	21 e0       	ldi	r18, 0x01	; 1
     90a:	30 e0       	ldi	r19, 0x00	; 0
     90c:	40 e0       	ldi	r20, 0x00	; 0
     90e:	50 e0       	ldi	r21, 0x00	; 0
     910:	63 e6       	ldi	r22, 0x63	; 99
     912:	80 e0       	ldi	r24, 0x00	; 0
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	6f de       	rcall	.-802    	; 0x5f6 <tmc40bit_writeInt>
     918:	20 e0       	ldi	r18, 0x00	; 0
     91a:	30 e0       	ldi	r19, 0x00	; 0
     91c:	a9 01       	movw	r20, r18
     91e:	64 e6       	ldi	r22, 0x64	; 100
     920:	80 e0       	ldi	r24, 0x00	; 0
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	68 ce       	rjmp	.-816    	; 0x5f6 <tmc40bit_writeInt>
     926:	08 95       	ret

00000928 <tmc4671_switchToMotionMode>:
     928:	1f 93       	push	r17
     92a:	cf 93       	push	r28
     92c:	df 93       	push	r29
     92e:	16 2f       	mov	r17, r22
     930:	c8 2f       	mov	r28, r24
     932:	d0 e0       	ldi	r29, 0x00	; 0
     934:	63 e6       	ldi	r22, 0x63	; 99
     936:	ce 01       	movw	r24, r28
     938:	87 df       	rcall	.-242    	; 0x848 <tmc4671_readInt>
     93a:	09 2e       	mov	r0, r25
     93c:	00 0c       	add	r0, r0
     93e:	aa 0b       	sbc	r26, r26
     940:	bb 0b       	sbc	r27, r27
     942:	88 27       	eor	r24, r24
     944:	9c 01       	movw	r18, r24
     946:	ad 01       	movw	r20, r26
     948:	21 2b       	or	r18, r17
     94a:	63 e6       	ldi	r22, 0x63	; 99
     94c:	ce 01       	movw	r24, r28
     94e:	53 de       	rcall	.-858    	; 0x5f6 <tmc40bit_writeInt>
     950:	df 91       	pop	r29
     952:	cf 91       	pop	r28
     954:	1f 91       	pop	r17
     956:	08 95       	ret

00000958 <tmc4671_setAbsolutTargetPosition>:
     958:	cf 92       	push	r12
     95a:	df 92       	push	r13
     95c:	ef 92       	push	r14
     95e:	ff 92       	push	r15
     960:	cf 93       	push	r28
     962:	c8 2f       	mov	r28, r24
     964:	6a 01       	movw	r12, r20
     966:	7b 01       	movw	r14, r22
     968:	63 e0       	ldi	r22, 0x03	; 3
     96a:	de df       	rcall	.-68     	; 0x928 <tmc4671_switchToMotionMode>
     96c:	a7 01       	movw	r20, r14
     96e:	96 01       	movw	r18, r12
     970:	68 e6       	ldi	r22, 0x68	; 104
     972:	8c 2f       	mov	r24, r28
     974:	90 e0       	ldi	r25, 0x00	; 0
     976:	3f de       	rcall	.-898    	; 0x5f6 <tmc40bit_writeInt>
     978:	cf 91       	pop	r28
     97a:	ff 90       	pop	r15
     97c:	ef 90       	pop	r14
     97e:	df 90       	pop	r13
     980:	cf 90       	pop	r12
     982:	08 95       	ret

00000984 <initTMC4671_Encoder>:
     984:	20 e0       	ldi	r18, 0x00	; 0
     986:	30 e0       	ldi	r19, 0x00	; 0
     988:	a9 01       	movw	r20, r18
     98a:	67 e1       	ldi	r22, 0x17	; 23
     98c:	80 e0       	ldi	r24, 0x00	; 0
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	32 de       	rcall	.-924    	; 0x5f6 <tmc40bit_writeInt>
     992:	23 e0       	ldi	r18, 0x03	; 3
     994:	30 e0       	ldi	r19, 0x00	; 0
     996:	a9 01       	movw	r20, r18
     998:	6b e1       	ldi	r22, 0x1B	; 27
     99a:	80 e0       	ldi	r24, 0x00	; 0
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	2b de       	rcall	.-938    	; 0x5f6 <tmc40bit_writeInt>
     9a0:	2f e9       	ldi	r18, 0x9F	; 159
     9a2:	3f e0       	ldi	r19, 0x0F	; 15
     9a4:	40 e0       	ldi	r20, 0x00	; 0
     9a6:	50 e0       	ldi	r21, 0x00	; 0
     9a8:	68 e1       	ldi	r22, 0x18	; 24
     9aa:	80 e0       	ldi	r24, 0x00	; 0
     9ac:	90 e0       	ldi	r25, 0x00	; 0
     9ae:	23 de       	rcall	.-954    	; 0x5f6 <tmc40bit_writeInt>
     9b0:	29 e1       	ldi	r18, 0x19	; 25
     9b2:	39 e1       	ldi	r19, 0x19	; 25
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	69 e1       	ldi	r22, 0x19	; 25
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	1b de       	rcall	.-970    	; 0x5f6 <tmc40bit_writeInt>
     9c0:	27 e0       	ldi	r18, 0x07	; 7
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	40 e0       	ldi	r20, 0x00	; 0
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	6a e1       	ldi	r22, 0x1A	; 26
     9ca:	80 e0       	ldi	r24, 0x00	; 0
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	13 de       	rcall	.-986    	; 0x5f6 <tmc40bit_writeInt>
     9d0:	2f ef       	ldi	r18, 0xFF	; 255
     9d2:	81 ee       	ldi	r24, 0xE1	; 225
     9d4:	94 e0       	ldi	r25, 0x04	; 4
     9d6:	21 50       	subi	r18, 0x01	; 1
     9d8:	80 40       	sbci	r24, 0x00	; 0
     9da:	90 40       	sbci	r25, 0x00	; 0
     9dc:	e1 f7       	brne	.-8      	; 0x9d6 <initTMC4671_Encoder+0x52>
     9de:	00 c0       	rjmp	.+0      	; 0x9e0 <initTMC4671_Encoder+0x5c>
     9e0:	00 00       	nop
     9e2:	20 e0       	ldi	r18, 0x00	; 0
     9e4:	31 e0       	ldi	r19, 0x01	; 1
     9e6:	40 e0       	ldi	r20, 0x00	; 0
     9e8:	54 e2       	ldi	r21, 0x24	; 36
     9ea:	6a e0       	ldi	r22, 0x0A	; 10
     9ec:	80 e0       	ldi	r24, 0x00	; 0
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	02 de       	rcall	.-1020   	; 0x5f6 <tmc40bit_writeInt>
     9f2:	20 e1       	ldi	r18, 0x10	; 16
     9f4:	30 e0       	ldi	r19, 0x00	; 0
     9f6:	a9 01       	movw	r20, r18
     9f8:	64 e0       	ldi	r22, 0x04	; 4
     9fa:	80 e0       	ldi	r24, 0x00	; 0
     9fc:	90 e0       	ldi	r25, 0x00	; 0
     9fe:	fb dd       	rcall	.-1034   	; 0x5f6 <tmc40bit_writeInt>
     a00:	20 e0       	ldi	r18, 0x00	; 0
     a02:	30 e0       	ldi	r19, 0x00	; 0
     a04:	40 e0       	ldi	r20, 0x00	; 0
     a06:	50 e2       	ldi	r21, 0x20	; 32
     a08:	65 e0       	ldi	r22, 0x05	; 5
     a0a:	80 e0       	ldi	r24, 0x00	; 0
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	f3 dd       	rcall	.-1050   	; 0x5f6 <tmc40bit_writeInt>
     a10:	20 e0       	ldi	r18, 0x00	; 0
     a12:	30 e0       	ldi	r19, 0x00	; 0
     a14:	a9 01       	movw	r20, r18
     a16:	66 e0       	ldi	r22, 0x06	; 6
     a18:	80 e0       	ldi	r24, 0x00	; 0
     a1a:	90 e0       	ldi	r25, 0x00	; 0
     a1c:	ec dd       	rcall	.-1064   	; 0x5f6 <tmc40bit_writeInt>
     a1e:	2e e4       	ldi	r18, 0x4E	; 78
     a20:	31 e0       	ldi	r19, 0x01	; 1
     a22:	a9 01       	movw	r20, r18
     a24:	67 e0       	ldi	r22, 0x07	; 7
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	90 e0       	ldi	r25, 0x00	; 0
     a2a:	e5 dd       	rcall	.-1078   	; 0x5f6 <tmc40bit_writeInt>
     a2c:	24 e3       	ldi	r18, 0x34	; 52
     a2e:	32 e8       	ldi	r19, 0x82	; 130
     a30:	40 e0       	ldi	r20, 0x00	; 0
     a32:	5f ef       	ldi	r21, 0xFF	; 255
     a34:	69 e0       	ldi	r22, 0x09	; 9
     a36:	80 e0       	ldi	r24, 0x00	; 0
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	dd dd       	rcall	.-1094   	; 0x5f6 <tmc40bit_writeInt>
     a3c:	2a e0       	ldi	r18, 0x0A	; 10
     a3e:	39 e8       	ldi	r19, 0x89	; 137
     a40:	40 e0       	ldi	r20, 0x00	; 0
     a42:	5f ef       	ldi	r21, 0xFF	; 255
     a44:	68 e0       	ldi	r22, 0x08	; 8
     a46:	80 e0       	ldi	r24, 0x00	; 0
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	d5 dd       	rcall	.-1110   	; 0x5f6 <tmc40bit_writeInt>
     a4c:	2f ef       	ldi	r18, 0xFF	; 255
     a4e:	81 ee       	ldi	r24, 0xE1	; 225
     a50:	94 e0       	ldi	r25, 0x04	; 4
     a52:	21 50       	subi	r18, 0x01	; 1
     a54:	80 40       	sbci	r24, 0x00	; 0
     a56:	90 40       	sbci	r25, 0x00	; 0
     a58:	e1 f7       	brne	.-8      	; 0xa52 <initTMC4671_Encoder+0xce>
     a5a:	00 c0       	rjmp	.+0      	; 0xa5c <initTMC4671_Encoder+0xd8>
     a5c:	00 00       	nop
     a5e:	20 e0       	ldi	r18, 0x00	; 0
     a60:	30 e1       	ldi	r19, 0x10	; 16
     a62:	40 e0       	ldi	r20, 0x00	; 0
     a64:	50 e0       	ldi	r21, 0x00	; 0
     a66:	65 e2       	ldi	r22, 0x25	; 37
     a68:	80 e0       	ldi	r24, 0x00	; 0
     a6a:	90 e0       	ldi	r25, 0x00	; 0
     a6c:	c4 dd       	rcall	.-1144   	; 0x5f6 <tmc40bit_writeInt>
     a6e:	20 e0       	ldi	r18, 0x00	; 0
     a70:	30 e2       	ldi	r19, 0x20	; 32
     a72:	40 e0       	ldi	r20, 0x00	; 0
     a74:	50 e0       	ldi	r21, 0x00	; 0
     a76:	66 e2       	ldi	r22, 0x26	; 38
     a78:	80 e0       	ldi	r24, 0x00	; 0
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	bc dd       	rcall	.-1160   	; 0x5f6 <tmc40bit_writeInt>
     a7e:	20 e0       	ldi	r18, 0x00	; 0
     a80:	30 e0       	ldi	r19, 0x00	; 0
     a82:	a9 01       	movw	r20, r18
     a84:	67 e2       	ldi	r22, 0x27	; 39
     a86:	80 e0       	ldi	r24, 0x00	; 0
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	b5 dd       	rcall	.-1174   	; 0x5f6 <tmc40bit_writeInt>
     a8c:	20 e0       	ldi	r18, 0x00	; 0
     a8e:	30 e0       	ldi	r19, 0x00	; 0
     a90:	a9 01       	movw	r20, r18
     a92:	69 e2       	ldi	r22, 0x29	; 41
     a94:	80 e0       	ldi	r24, 0x00	; 0
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	ae dd       	rcall	.-1188   	; 0x5f6 <tmc40bit_writeInt>
     a9a:	2f ef       	ldi	r18, 0xFF	; 255
     a9c:	81 ee       	ldi	r24, 0xE1	; 225
     a9e:	94 e0       	ldi	r25, 0x04	; 4
     aa0:	21 50       	subi	r18, 0x01	; 1
     aa2:	80 40       	sbci	r24, 0x00	; 0
     aa4:	90 40       	sbci	r25, 0x00	; 0
     aa6:	e1 f7       	brne	.-8      	; 0xaa0 <initTMC4671_Encoder+0x11c>
     aa8:	00 c0       	rjmp	.+0      	; 0xaaa <initTMC4671_Encoder+0x126>
     aaa:	00 00       	nop
     aac:	2f ef       	ldi	r18, 0xFF	; 255
     aae:	3f e7       	ldi	r19, 0x7F	; 127
     ab0:	40 e0       	ldi	r20, 0x00	; 0
     ab2:	50 e0       	ldi	r21, 0x00	; 0
     ab4:	6c e5       	ldi	r22, 0x5C	; 92
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	9d dd       	rcall	.-1222   	; 0x5f6 <tmc40bit_writeInt>
     abc:	21 e8       	ldi	r18, 0x81	; 129
     abe:	3a e5       	ldi	r19, 0x5A	; 90
     ac0:	40 e0       	ldi	r20, 0x00	; 0
     ac2:	50 e0       	ldi	r21, 0x00	; 0
     ac4:	6d e5       	ldi	r22, 0x5D	; 93
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	95 dd       	rcall	.-1238   	; 0x5f6 <tmc40bit_writeInt>
     acc:	28 ee       	ldi	r18, 0xE8	; 232
     ace:	33 e0       	ldi	r19, 0x03	; 3
     ad0:	40 e0       	ldi	r20, 0x00	; 0
     ad2:	50 e0       	ldi	r21, 0x00	; 0
     ad4:	6e e5       	ldi	r22, 0x5E	; 94
     ad6:	80 e0       	ldi	r24, 0x00	; 0
     ad8:	90 e0       	ldi	r25, 0x00	; 0
     ada:	8d dd       	rcall	.-1254   	; 0x5f6 <tmc40bit_writeInt>
     adc:	28 ec       	ldi	r18, 0xC8	; 200
     ade:	30 e0       	ldi	r19, 0x00	; 0
     ae0:	40 e0       	ldi	r20, 0x00	; 0
     ae2:	50 e0       	ldi	r21, 0x00	; 0
     ae4:	6f e5       	ldi	r22, 0x5F	; 95
     ae6:	80 e0       	ldi	r24, 0x00	; 0
     ae8:	90 e0       	ldi	r25, 0x00	; 0
     aea:	85 dd       	rcall	.-1270   	; 0x5f6 <tmc40bit_writeInt>
     aec:	24 ef       	ldi	r18, 0xF4	; 244
     aee:	31 e0       	ldi	r19, 0x01	; 1
     af0:	40 e0       	ldi	r20, 0x00	; 0
     af2:	50 e0       	ldi	r21, 0x00	; 0
     af4:	60 e6       	ldi	r22, 0x60	; 96
     af6:	80 e0       	ldi	r24, 0x00	; 0
     af8:	90 e0       	ldi	r25, 0x00	; 0
     afa:	7d dd       	rcall	.-1286   	; 0x5f6 <tmc40bit_writeInt>
     afc:	21 e0       	ldi	r18, 0x01	; 1
     afe:	30 e0       	ldi	r19, 0x00	; 0
     b00:	40 e0       	ldi	r20, 0x00	; 0
     b02:	50 e8       	ldi	r21, 0x80	; 128
     b04:	61 e6       	ldi	r22, 0x61	; 97
     b06:	80 e0       	ldi	r24, 0x00	; 0
     b08:	90 e0       	ldi	r25, 0x00	; 0
     b0a:	75 dd       	rcall	.-1302   	; 0x5f6 <tmc40bit_writeInt>
     b0c:	2f ef       	ldi	r18, 0xFF	; 255
     b0e:	3f ef       	ldi	r19, 0xFF	; 255
     b10:	4f ef       	ldi	r20, 0xFF	; 255
     b12:	5f e7       	ldi	r21, 0x7F	; 127
     b14:	62 e6       	ldi	r22, 0x62	; 98
     b16:	80 e0       	ldi	r24, 0x00	; 0
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	6d dd       	rcall	.-1318   	; 0x5f6 <tmc40bit_writeInt>
     b1c:	2f ef       	ldi	r18, 0xFF	; 255
     b1e:	81 ee       	ldi	r24, 0xE1	; 225
     b20:	94 e0       	ldi	r25, 0x04	; 4
     b22:	21 50       	subi	r18, 0x01	; 1
     b24:	80 40       	sbci	r24, 0x00	; 0
     b26:	90 40       	sbci	r25, 0x00	; 0
     b28:	e1 f7       	brne	.-8      	; 0xb22 <initTMC4671_Encoder+0x19e>
     b2a:	00 c0       	rjmp	.+0      	; 0xb2c <initTMC4671_Encoder+0x1a8>
     b2c:	00 00       	nop
     b2e:	28 ee       	ldi	r18, 0xE8	; 232
     b30:	33 e0       	ldi	r19, 0x03	; 3
     b32:	44 e6       	ldi	r20, 0x64	; 100
     b34:	50 e0       	ldi	r21, 0x00	; 0
     b36:	66 e5       	ldi	r22, 0x56	; 86
     b38:	80 e0       	ldi	r24, 0x00	; 0
     b3a:	90 e0       	ldi	r25, 0x00	; 0
     b3c:	5c dd       	rcall	.-1352   	; 0x5f6 <tmc40bit_writeInt>
     b3e:	28 ee       	ldi	r18, 0xE8	; 232
     b40:	33 e0       	ldi	r19, 0x03	; 3
     b42:	44 e6       	ldi	r20, 0x64	; 100
     b44:	50 e0       	ldi	r21, 0x00	; 0
     b46:	64 e5       	ldi	r22, 0x54	; 84
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	90 e0       	ldi	r25, 0x00	; 0
     b4c:	54 dd       	rcall	.-1368   	; 0x5f6 <tmc40bit_writeInt>
     b4e:	24 e6       	ldi	r18, 0x64	; 100
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	4c ed       	ldi	r20, 0xDC	; 220
     b54:	55 e0       	ldi	r21, 0x05	; 5
     b56:	68 e5       	ldi	r22, 0x58	; 88
     b58:	80 e0       	ldi	r24, 0x00	; 0
     b5a:	90 e0       	ldi	r25, 0x00	; 0
     b5c:	4c dd       	rcall	.-1384   	; 0x5f6 <tmc40bit_writeInt>
     b5e:	20 e0       	ldi	r18, 0x00	; 0
     b60:	30 e0       	ldi	r19, 0x00	; 0
     b62:	44 ef       	ldi	r20, 0xF4	; 244
     b64:	51 e0       	ldi	r21, 0x01	; 1
     b66:	6a e5       	ldi	r22, 0x5A	; 90
     b68:	80 e0       	ldi	r24, 0x00	; 0
     b6a:	90 e0       	ldi	r25, 0x00	; 0
     b6c:	44 dd       	rcall	.-1400   	; 0x5f6 <tmc40bit_writeInt>
     b6e:	2f ef       	ldi	r18, 0xFF	; 255
     b70:	81 ee       	ldi	r24, 0xE1	; 225
     b72:	94 e0       	ldi	r25, 0x04	; 4
     b74:	21 50       	subi	r18, 0x01	; 1
     b76:	80 40       	sbci	r24, 0x00	; 0
     b78:	90 40       	sbci	r25, 0x00	; 0
     b7a:	e1 f7       	brne	.-8      	; 0xb74 <initTMC4671_Encoder+0x1f0>
     b7c:	00 c0       	rjmp	.+0      	; 0xb7e <initTMC4671_Encoder+0x1fa>
     b7e:	00 00       	nop
     b80:	65 de       	rcall	.-822    	; 0x84c <encoder_testdrive>
     b82:	23 e0       	ldi	r18, 0x03	; 3
     b84:	30 e0       	ldi	r19, 0x00	; 0
     b86:	40 e0       	ldi	r20, 0x00	; 0
     b88:	50 e0       	ldi	r21, 0x00	; 0
     b8a:	62 e5       	ldi	r22, 0x52	; 82
     b8c:	80 e0       	ldi	r24, 0x00	; 0
     b8e:	90 e0       	ldi	r25, 0x00	; 0
     b90:	32 dd       	rcall	.-1436   	; 0x5f6 <tmc40bit_writeInt>
     b92:	23 e0       	ldi	r18, 0x03	; 3
     b94:	30 e0       	ldi	r19, 0x00	; 0
     b96:	40 e0       	ldi	r20, 0x00	; 0
     b98:	50 e0       	ldi	r21, 0x00	; 0
     b9a:	63 e6       	ldi	r22, 0x63	; 99
     b9c:	80 e0       	ldi	r24, 0x00	; 0
     b9e:	90 e0       	ldi	r25, 0x00	; 0
     ba0:	2a dd       	rcall	.-1452   	; 0x5f6 <tmc40bit_writeInt>
     ba2:	20 e0       	ldi	r18, 0x00	; 0
     ba4:	30 e0       	ldi	r19, 0x00	; 0
     ba6:	a9 01       	movw	r20, r18
     ba8:	6b e6       	ldi	r22, 0x6B	; 107
     baa:	80 e0       	ldi	r24, 0x00	; 0
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	23 dd       	rcall	.-1466   	; 0x5f6 <tmc40bit_writeInt>
     bb0:	40 e0       	ldi	r20, 0x00	; 0
     bb2:	50 e0       	ldi	r21, 0x00	; 0
     bb4:	ba 01       	movw	r22, r20
     bb6:	80 e0       	ldi	r24, 0x00	; 0
     bb8:	cf ce       	rjmp	.-610    	; 0x958 <tmc4671_setAbsolutTargetPosition>
     bba:	08 95       	ret

00000bbc <tmc4671_getActualPosition>:
    tmc4671_writeInt(motor, TMC4671_PID_POSITION_ACTUAL, actualPosition);
}

int32_t tmc4671_getActualPosition(uint8_t motor)
{
    return (int32_t) tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL);
     bbc:	6b e6       	ldi	r22, 0x6B	; 107
     bbe:	90 e0       	ldi	r25, 0x00	; 0
     bc0:	43 de       	rcall	.-890    	; 0x848 <tmc4671_readInt>
     bc2:	bc 01       	movw	r22, r24
     bc4:	99 0f       	add	r25, r25
     bc6:	88 0b       	sbc	r24, r24
     bc8:	99 0b       	sbc	r25, r25
}
     bca:	08 95       	ret

00000bcc <tmc6200_writeInt>:
	// Return uint32_t value
	return value;
}

void tmc6200_writeInt(uint8_t debug_message, uint8_t address, uint32_t value)
{
     bcc:	cf 92       	push	r12
     bce:	df 92       	push	r13
     bd0:	ef 92       	push	r14
     bd2:	ff 92       	push	r15
     bd4:	0f 93       	push	r16
     bd6:	1f 93       	push	r17
     bd8:	cf 93       	push	r28
     bda:	df 93       	push	r29
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62
     be0:	2b 97       	sbiw	r28, 0x0b	; 11
     be2:	0f b6       	in	r0, 0x3f	; 63
     be4:	f8 94       	cli
     be6:	de bf       	out	0x3e, r29	; 62
     be8:	0f be       	out	0x3f, r0	; 63
     bea:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
     bec:	fe 01       	movw	r30, r28
     bee:	31 96       	adiw	r30, 0x01	; 1
     bf0:	96 e0       	ldi	r25, 0x06	; 6
     bf2:	df 01       	movw	r26, r30
     bf4:	1d 92       	st	X+, r1
     bf6:	9a 95       	dec	r25
     bf8:	e9 f7       	brne	.-6      	; 0xbf4 <tmc6200_writeInt+0x28>

	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
     bfa:	60 68       	ori	r22, 0x80	; 128
     bfc:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
     bfe:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
     c00:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
     c02:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
     c04:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show transmitted data via serial port

	if (debug_message==1)
     c06:	81 30       	cpi	r24, 0x01	; 1
     c08:	09 f0       	breq	.+2      	; 0xc0c <tmc6200_writeInt+0x40>
     c0a:	47 c0       	rjmp	.+142    	; 0xc9a <tmc6200_writeInt+0xce>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
     c0c:	36 96       	adiw	r30, 0x06	; 6
     c0e:	85 e0       	ldi	r24, 0x05	; 5
     c10:	df 01       	movw	r26, r30
     c12:	1d 92       	st	X+, r1
     c14:	8a 95       	dec	r24
     c16:	e9 f7       	brne	.-6      	; 0xc12 <tmc6200_writeInt+0x46>
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
     c18:	85 e5       	ldi	r24, 0x55	; 85
     c1a:	92 e0       	ldi	r25, 0x02	; 2
     c1c:	c8 d0       	rcall	.+400    	; 0xdae <Uart_Transmit_IT_PC>
     c1e:	fe 01       	movw	r30, r28
     c20:	31 96       	adiw	r30, 0x01	; 1
     c22:	7f 01       	movw	r14, r30
		for (int count = 0 ; count < 5 ; count++)
     c24:	00 e0       	ldi	r16, 0x00	; 0
     c26:	10 e0       	ldi	r17, 0x00	; 0
		{
			if (tbuf[count] == 0)
     c28:	d7 01       	movw	r26, r14
     c2a:	8c 91       	ld	r24, X
     c2c:	81 11       	cpse	r24, r1
     c2e:	04 c0       	rjmp	.+8      	; 0xc38 <tmc6200_writeInt+0x6c>
			{
				Uart_Transmit_IT_PC("00");
     c30:	88 e2       	ldi	r24, 0x28	; 40
     c32:	92 e0       	ldi	r25, 0x02	; 2
     c34:	bc d0       	rcall	.+376    	; 0xdae <Uart_Transmit_IT_PC>
     c36:	1a c0       	rjmp	.+52     	; 0xc6c <tmc6200_writeInt+0xa0>
			}
			else if (tbuf[count] < 0x10)
     c38:	80 31       	cpi	r24, 0x10	; 16
     c3a:	78 f4       	brcc	.+30     	; 0xc5a <tmc6200_writeInt+0x8e>
			{
				Uart_Transmit_IT_PC("0");
     c3c:	89 e2       	ldi	r24, 0x29	; 41
     c3e:	92 e0       	ldi	r25, 0x02	; 2
     c40:	b6 d0       	rcall	.+364    	; 0xdae <Uart_Transmit_IT_PC>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     c42:	f7 01       	movw	r30, r14
     c44:	80 81       	ld	r24, Z
     c46:	40 e1       	ldi	r20, 0x10	; 16
     c48:	be 01       	movw	r22, r28
     c4a:	69 5f       	subi	r22, 0xF9	; 249
     c4c:	7f 4f       	sbci	r23, 0xFF	; 255
     c4e:	90 e0       	ldi	r25, 0x00	; 0
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
     c50:	7d d2       	rcall	.+1274   	; 0x114c <__itoa_ncheck>
     c52:	ce 01       	movw	r24, r28
     c54:	07 96       	adiw	r24, 0x07	; 7
     c56:	ab d0       	rcall	.+342    	; 0xdae <Uart_Transmit_IT_PC>
     c58:	09 c0       	rjmp	.+18     	; 0xc6c <tmc6200_writeInt+0xa0>
     c5a:	40 e1       	ldi	r20, 0x10	; 16
     c5c:	be 01       	movw	r22, r28
     c5e:	69 5f       	subi	r22, 0xF9	; 249
     c60:	7f 4f       	sbci	r23, 0xFF	; 255
     c62:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
     c64:	73 d2       	rcall	.+1254   	; 0x114c <__itoa_ncheck>
     c66:	ce 01       	movw	r24, r28
     c68:	07 96       	adiw	r24, 0x07	; 7
			}
			if (count <4)
     c6a:	a1 d0       	rcall	.+322    	; 0xdae <Uart_Transmit_IT_PC>
     c6c:	04 30       	cpi	r16, 0x04	; 4
     c6e:	11 05       	cpc	r17, r1
			{
				Uart_Transmit_IT_PC(",");
     c70:	1c f4       	brge	.+6      	; 0xc78 <tmc6200_writeInt+0xac>
     c72:	8b e2       	ldi	r24, 0x2B	; 43
     c74:	92 e0       	ldi	r25, 0x02	; 2
     c76:	9b d0       	rcall	.+310    	; 0xdae <Uart_Transmit_IT_PC>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
     c78:	0f 5f       	subi	r16, 0xFF	; 255
     c7a:	1f 4f       	sbci	r17, 0xFF	; 255
     c7c:	ff ef       	ldi	r31, 0xFF	; 255
     c7e:	ef 1a       	sub	r14, r31
     c80:	ff 0a       	sbc	r15, r31
     c82:	05 30       	cpi	r16, 0x05	; 5
     c84:	11 05       	cpc	r17, r1
     c86:	81 f6       	brne	.-96     	; 0xc28 <tmc6200_writeInt+0x5c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c88:	8f e3       	ldi	r24, 0x3F	; 63
     c8a:	9c e9       	ldi	r25, 0x9C	; 156
     c8c:	01 97       	sbiw	r24, 0x01	; 1
     c8e:	f1 f7       	brne	.-4      	; 0xc8c <tmc6200_writeInt+0xc0>
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
     c90:	00 c0       	rjmp	.+0      	; 0xc92 <tmc6200_writeInt+0xc6>
     c92:	00 00       	nop
     c94:	81 e1       	ldi	r24, 0x11	; 17
	}

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
     c96:	92 e0       	ldi	r25, 0x02	; 2
     c98:	8a d0       	rcall	.+276    	; 0xdae <Uart_Transmit_IT_PC>
     c9a:	81 e0       	ldi	r24, 0x01	; 1
	
	// Transmit address and data
	spi_transmit_IT((unsigned char *)tbuf, 5, TMC6200);
     c9c:	92 dc       	rcall	.-1756   	; 0x5c2 <enable_Slave>
     c9e:	41 e0       	ldi	r20, 0x01	; 1
     ca0:	65 e0       	ldi	r22, 0x05	; 5
     ca2:	ce 01       	movw	r24, r28
     ca4:	01 96       	adiw	r24, 0x01	; 1
     ca6:	7e dc       	rcall	.-1796   	; 0x5a4 <spi_transmit_IT>
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
     ca8:	81 e0       	ldi	r24, 0x01	; 1
     caa:	98 dc       	rcall	.-1744   	; 0x5dc <disable_Slave>
     cac:	2b 96       	adiw	r28, 0x0b	; 11
}
     cae:	0f b6       	in	r0, 0x3f	; 63
     cb0:	f8 94       	cli
     cb2:	de bf       	out	0x3e, r29	; 62
     cb4:	0f be       	out	0x3f, r0	; 63
     cb6:	cd bf       	out	0x3d, r28	; 61
     cb8:	df 91       	pop	r29
     cba:	cf 91       	pop	r28
     cbc:	1f 91       	pop	r17
     cbe:	0f 91       	pop	r16
     cc0:	ff 90       	pop	r15
     cc2:	ef 90       	pop	r14
     cc4:	df 90       	pop	r13
     cc6:	cf 90       	pop	r12
     cc8:	08 95       	ret

00000cca <initTMC6200>:
     cca:	e2 e0       	ldi	r30, 0x02	; 2

void initTMC6200(void)
{

	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
     ccc:	f1 e0       	ldi	r31, 0x01	; 1
     cce:	80 81       	ld	r24, Z
     cd0:	88 60       	ori	r24, 0x08	; 8
     cd2:	80 83       	st	Z, r24
     cd4:	2f ef       	ldi	r18, 0xFF	; 255
     cd6:	81 ee       	ldi	r24, 0xE1	; 225
     cd8:	94 e0       	ldi	r25, 0x04	; 4
     cda:	21 50       	subi	r18, 0x01	; 1
     cdc:	80 40       	sbci	r24, 0x00	; 0
     cde:	90 40       	sbci	r25, 0x00	; 0
     ce0:	e1 f7       	brne	.-8      	; 0xcda <initTMC6200+0x10>
     ce2:	00 c0       	rjmp	.+0      	; 0xce4 <initTMC6200+0x1a>
     ce4:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
     ce6:	80 81       	ld	r24, Z
     ce8:	87 7f       	andi	r24, 0xF7	; 247
     cea:	80 83       	st	Z, r24
     cec:	2f ef       	ldi	r18, 0xFF	; 255
     cee:	81 ee       	ldi	r24, 0xE1	; 225
     cf0:	94 e0       	ldi	r25, 0x04	; 4
     cf2:	21 50       	subi	r18, 0x01	; 1
     cf4:	80 40       	sbci	r24, 0x00	; 0
     cf6:	90 40       	sbci	r25, 0x00	; 0
     cf8:	e1 f7       	brne	.-8      	; 0xcf2 <initTMC6200+0x28>
     cfa:	00 c0       	rjmp	.+0      	; 0xcfc <initTMC6200+0x32>
     cfc:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
     cfe:	80 81       	ld	r24, Z
     d00:	88 60       	ori	r24, 0x08	; 8
     d02:	80 83       	st	Z, r24
     d04:	2f ef       	ldi	r18, 0xFF	; 255
     d06:	83 ed       	ldi	r24, 0xD3	; 211
     d08:	90 e3       	ldi	r25, 0x30	; 48
     d0a:	21 50       	subi	r18, 0x01	; 1
     d0c:	80 40       	sbci	r24, 0x00	; 0
     d0e:	90 40       	sbci	r25, 0x00	; 0
     d10:	e1 f7       	brne	.-8      	; 0xd0a <initTMC6200+0x40>
     d12:	00 c0       	rjmp	.+0      	; 0xd14 <initTMC6200+0x4a>
     d14:	00 00       	nop
	_delay_ms(1000);
	
	tmc6200_writeInt(0, TMC6200_GCONF, 0x00000000);		// current amplification: 20
     d16:	20 e0       	ldi	r18, 0x00	; 0
     d18:	30 e0       	ldi	r19, 0x00	; 0
     d1a:	a9 01       	movw	r20, r18
     d1c:	60 e0       	ldi	r22, 0x00	; 0
     d1e:	80 e0       	ldi	r24, 0x00	; 0
     d20:	55 df       	rcall	.-342    	; 0xbcc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_GSTAT, 0x00000000);		// current amplification: 20
     d22:	20 e0       	ldi	r18, 0x00	; 0
     d24:	30 e0       	ldi	r19, 0x00	; 0
     d26:	a9 01       	movw	r20, r18
     d28:	61 e0       	ldi	r22, 0x01	; 1
     d2a:	80 e0       	ldi	r24, 0x00	; 0
     d2c:	4f df       	rcall	.-354    	; 0xbcc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_OTP_PROG, 0x00000000);     //
     d2e:	20 e0       	ldi	r18, 0x00	; 0
     d30:	30 e0       	ldi	r19, 0x00	; 0
     d32:	a9 01       	movw	r20, r18
     d34:	66 e0       	ldi	r22, 0x06	; 6
     d36:	80 e0       	ldi	r24, 0x00	; 0
     d38:	49 df       	rcall	.-366    	; 0xbcc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
     d3a:	2f e0       	ldi	r18, 0x0F	; 15
     d3c:	30 e0       	ldi	r19, 0x00	; 0
     d3e:	40 e0       	ldi	r20, 0x00	; 0
     d40:	50 e0       	ldi	r21, 0x00	; 0
     d42:	68 e0       	ldi	r22, 0x08	; 8
     d44:	80 e0       	ldi	r24, 0x00	; 0
     d46:	42 df       	rcall	.-380    	; 0xbcc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_SHORT_CONF, 0x13010606);	// default
     d48:	26 e0       	ldi	r18, 0x06	; 6
     d4a:	36 e0       	ldi	r19, 0x06	; 6
     d4c:	41 e0       	ldi	r20, 0x01	; 1
     d4e:	53 e1       	ldi	r21, 0x13	; 19
     d50:	69 e0       	ldi	r22, 0x09	; 9
     d52:	80 e0       	ldi	r24, 0x00	; 0
     d54:	3b df       	rcall	.-394    	; 0xbcc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
     d56:	24 e0       	ldi	r18, 0x04	; 4
     d58:	30 e0       	ldi	r19, 0x00	; 0
     d5a:	48 e0       	ldi	r20, 0x08	; 8
     d5c:	50 e0       	ldi	r21, 0x00	; 0
     d5e:	6a e0       	ldi	r22, 0x0A	; 10
     d60:	80 e0       	ldi	r24, 0x00	; 0
     d62:	34 cf       	rjmp	.-408    	; 0xbcc <tmc6200_writeInt>
     d64:	08 95       	ret

00000d66 <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
     d66:	00 00       	nop
	asm("nop");
     d68:	00 00       	nop
     d6a:	08 95       	ret

00000d6c <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
     d6c:	cf 93       	push	r28
     d6e:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
     d70:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
     d74:	80 e1       	ldi	r24, 0x10	; 16
     d76:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
     d7a:	c1 ec       	ldi	r28, 0xC1	; 193
     d7c:	d0 e0       	ldi	r29, 0x00	; 0
     d7e:	88 e1       	ldi	r24, 0x18	; 24
     d80:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
     d82:	86 e0       	ldi	r24, 0x06	; 6
     d84:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
     d88:	80 e7       	ldi	r24, 0x70	; 112
     d8a:	92 e0       	ldi	r25, 0x02	; 2
     d8c:	fc da       	rcall	.-2568   	; 0x386 <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
     d8e:	89 e7       	ldi	r24, 0x79	; 121
     d90:	9a e0       	ldi	r25, 0x0A	; 10
     d92:	f9 da       	rcall	.-2574   	; 0x386 <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
     d94:	88 81       	ld	r24, Y
     d96:	80 68       	ori	r24, 0x80	; 128
     d98:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
     d9a:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
     d9c:	83 eb       	ldi	r24, 0xB3	; 179
     d9e:	96 e0       	ldi	r25, 0x06	; 6
     da0:	90 93 7d 10 	sts	0x107D, r25	; 0x80107d <ptr_tx_completed_0+0x1>
     da4:	80 93 7c 10 	sts	0x107C, r24	; 0x80107c <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
     da8:	df 91       	pop	r29
     daa:	cf 91       	pop	r28
     dac:	08 95       	ret

00000dae <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
     dae:	fc 01       	movw	r30, r24
     db0:	01 90       	ld	r0, Z+
     db2:	00 20       	and	r0, r0
     db4:	e9 f7       	brne	.-6      	; 0xdb0 <Uart_Transmit_IT_PC+0x2>
     db6:	31 97       	sbiw	r30, 0x01	; 1
     db8:	af 01       	movw	r20, r30
     dba:	48 1b       	sub	r20, r24
     dbc:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
     dbe:	bc 01       	movw	r22, r24
     dc0:	80 e7       	ldi	r24, 0x70	; 112
     dc2:	92 e0       	ldi	r25, 0x02	; 2
     dc4:	24 db       	rcall	.-2488   	; 0x40e <RB_write>
	Uart_EnableTransmitIT_0();
     dc6:	e1 ec       	ldi	r30, 0xC1	; 193
     dc8:	f0 e0       	ldi	r31, 0x00	; 0
     dca:	80 81       	ld	r24, Z
     dcc:	80 62       	ori	r24, 0x20	; 32
     dce:	80 83       	st	Z, r24
     dd0:	08 95       	ret

00000dd2 <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
     dd2:	1f 92       	push	r1
     dd4:	0f 92       	push	r0
     dd6:	0f b6       	in	r0, 0x3f	; 63
     dd8:	0f 92       	push	r0
     dda:	11 24       	eor	r1, r1
     ddc:	0b b6       	in	r0, 0x3b	; 59
     dde:	0f 92       	push	r0
     de0:	2f 93       	push	r18
     de2:	3f 93       	push	r19
     de4:	4f 93       	push	r20
     de6:	5f 93       	push	r21
     de8:	6f 93       	push	r22
     dea:	7f 93       	push	r23
     dec:	8f 93       	push	r24
     dee:	9f 93       	push	r25
     df0:	af 93       	push	r26
     df2:	bf 93       	push	r27
     df4:	ef 93       	push	r30
     df6:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
     df8:	80 e7       	ldi	r24, 0x70	; 112
     dfa:	92 e0       	ldi	r25, 0x02	; 2
     dfc:	d3 da       	rcall	.-2650   	; 0x3a4 <RB_length>
     dfe:	88 23       	and	r24, r24
     e00:	31 f0       	breq	.+12     	; 0xe0e <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
     e02:	80 e7       	ldi	r24, 0x70	; 112
     e04:	92 e0       	ldi	r25, 0x02	; 2
     e06:	da da       	rcall	.-2636   	; 0x3bc <RB_readByte>
     e08:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     e0c:	0c c0       	rjmp	.+24     	; 0xe26 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
     e0e:	e1 ec       	ldi	r30, 0xC1	; 193
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	8f 7d       	andi	r24, 0xDF	; 223
     e16:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
     e18:	e0 91 7c 10 	lds	r30, 0x107C	; 0x80107c <ptr_tx_completed_0>
     e1c:	f0 91 7d 10 	lds	r31, 0x107D	; 0x80107d <ptr_tx_completed_0+0x1>
     e20:	30 97       	sbiw	r30, 0x00	; 0
     e22:	09 f0       	breq	.+2      	; 0xe26 <__vector_26+0x54>
			ptr_tx_completed_0();
     e24:	19 95       	eicall
	}
}
     e26:	ff 91       	pop	r31
     e28:	ef 91       	pop	r30
     e2a:	bf 91       	pop	r27
     e2c:	af 91       	pop	r26
     e2e:	9f 91       	pop	r25
     e30:	8f 91       	pop	r24
     e32:	7f 91       	pop	r23
     e34:	6f 91       	pop	r22
     e36:	5f 91       	pop	r21
     e38:	4f 91       	pop	r20
     e3a:	3f 91       	pop	r19
     e3c:	2f 91       	pop	r18
     e3e:	0f 90       	pop	r0
     e40:	0b be       	out	0x3b, r0	; 59
     e42:	0f 90       	pop	r0
     e44:	0f be       	out	0x3f, r0	; 63
     e46:	0f 90       	pop	r0
     e48:	1f 90       	pop	r1
     e4a:	18 95       	reti

00000e4c <__vector_25>:

ISR(USART0_RX_vect)
{	
     e4c:	1f 92       	push	r1
     e4e:	0f 92       	push	r0
     e50:	0f b6       	in	r0, 0x3f	; 63
     e52:	0f 92       	push	r0
     e54:	11 24       	eor	r1, r1
     e56:	0b b6       	in	r0, 0x3b	; 59
     e58:	0f 92       	push	r0
     e5a:	2f 93       	push	r18
     e5c:	3f 93       	push	r19
     e5e:	4f 93       	push	r20
     e60:	5f 93       	push	r21
     e62:	6f 93       	push	r22
     e64:	7f 93       	push	r23
     e66:	8f 93       	push	r24
     e68:	9f 93       	push	r25
     e6a:	af 93       	push	r26
     e6c:	bf 93       	push	r27
     e6e:	ef 93       	push	r30
     e70:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
     e72:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
     e76:	89 e7       	ldi	r24, 0x79	; 121
     e78:	9a e0       	ldi	r25, 0x0A	; 10
     e7a:	b0 da       	rcall	.-2720   	; 0x3dc <RB_writeByte>
     e7c:	ff 91       	pop	r31
     e7e:	ef 91       	pop	r30
     e80:	bf 91       	pop	r27
     e82:	af 91       	pop	r26
     e84:	9f 91       	pop	r25
     e86:	8f 91       	pop	r24
     e88:	7f 91       	pop	r23
     e8a:	6f 91       	pop	r22
     e8c:	5f 91       	pop	r21
     e8e:	4f 91       	pop	r20
     e90:	3f 91       	pop	r19
     e92:	2f 91       	pop	r18
     e94:	0f 90       	pop	r0
     e96:	0b be       	out	0x3b, r0	; 59
     e98:	0f 90       	pop	r0
     e9a:	0f be       	out	0x3f, r0	; 63
     e9c:	0f 90       	pop	r0
     e9e:	1f 90       	pop	r1
     ea0:	18 95       	reti

00000ea2 <read_Position_TMC4671>:
        read_Position_TMC4671();
    }
}

void read_Position_TMC4671(void)
{
     ea2:	8f 92       	push	r8
     ea4:	9f 92       	push	r9
     ea6:	af 92       	push	r10
     ea8:	bf 92       	push	r11
     eaa:	ef 92       	push	r14
     eac:	ff 92       	push	r15
     eae:	0f 93       	push	r16
     eb0:	1f 93       	push	r17
     eb2:	cf 93       	push	r28
     eb4:	df 93       	push	r29
     eb6:	cd b7       	in	r28, 0x3d	; 61
     eb8:	de b7       	in	r29, 0x3e	; 62
     eba:	c4 56       	subi	r28, 0x64	; 100
     ebc:	d1 09       	sbc	r29, r1
     ebe:	0f b6       	in	r0, 0x3f	; 63
     ec0:	f8 94       	cli
     ec2:	de bf       	out	0x3e, r29	; 62
     ec4:	0f be       	out	0x3f, r0	; 63
     ec6:	cd bf       	out	0x3d, r28	; 61
    // +/- alle 10sek. Position abfragen und über Seiriellen Port ausgeben
    cntrr++;
     ec8:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <__data_end>
     ecc:	90 91 6b 02 	lds	r25, 0x026B	; 0x80026b <__data_end+0x1>
     ed0:	a0 91 6c 02 	lds	r26, 0x026C	; 0x80026c <__data_end+0x2>
     ed4:	b0 91 6d 02 	lds	r27, 0x026D	; 0x80026d <__data_end+0x3>
     ed8:	01 96       	adiw	r24, 0x01	; 1
     eda:	a1 1d       	adc	r26, r1
     edc:	b1 1d       	adc	r27, r1
     ede:	80 93 6a 02 	sts	0x026A, r24	; 0x80026a <__data_end>
     ee2:	90 93 6b 02 	sts	0x026B, r25	; 0x80026b <__data_end+0x1>
     ee6:	a0 93 6c 02 	sts	0x026C, r26	; 0x80026c <__data_end+0x2>
     eea:	b0 93 6d 02 	sts	0x026D, r27	; 0x80026d <__data_end+0x3>
     eee:	8f e9       	ldi	r24, 0x9F	; 159
     ef0:	9f e0       	ldi	r25, 0x0F	; 15
     ef2:	01 97       	sbiw	r24, 0x01	; 1
     ef4:	f1 f7       	brne	.-4      	; 0xef2 <read_Position_TMC4671+0x50>
     ef6:	00 c0       	rjmp	.+0      	; 0xef8 <read_Position_TMC4671+0x56>
     ef8:	00 00       	nop
    _delay_ms(1);
    if (cntrr == 100)
     efa:	80 91 6a 02 	lds	r24, 0x026A	; 0x80026a <__data_end>
     efe:	90 91 6b 02 	lds	r25, 0x026B	; 0x80026b <__data_end+0x1>
     f02:	a0 91 6c 02 	lds	r26, 0x026C	; 0x80026c <__data_end+0x2>
     f06:	b0 91 6d 02 	lds	r27, 0x026D	; 0x80026d <__data_end+0x3>
     f0a:	84 36       	cpi	r24, 0x64	; 100
     f0c:	91 05       	cpc	r25, r1
     f0e:	a1 05       	cpc	r26, r1
     f10:	b1 05       	cpc	r27, r1
     f12:	31 f5       	brne	.+76     	; 0xf60 <read_Position_TMC4671+0xbe>
    {
        cntrr = 0;
     f14:	10 92 6a 02 	sts	0x026A, r1	; 0x80026a <__data_end>
     f18:	10 92 6b 02 	sts	0x026B, r1	; 0x80026b <__data_end+0x1>
     f1c:	10 92 6c 02 	sts	0x026C, r1	; 0x80026c <__data_end+0x2>
     f20:	10 92 6d 02 	sts	0x026D, r1	; 0x80026d <__data_end+0x3>
//         if(tmc4671_getActualPosition(show_serial_port)>0x00010000)
// 		{
// 			tmc4671_setAbsolutTargetPosition(0,0);
// 		}
	int64_t val = (int64_t) tmc4671_getActualPosition(1);
     f24:	81 e0       	ldi	r24, 0x01	; 1
     f26:	4a de       	rcall	.-876    	; 0xbbc <tmc4671_getActualPosition>
	char testarray[100] = {'\0'};
     f28:	fe 01       	movw	r30, r28
     f2a:	31 96       	adiw	r30, 0x01	; 1
     f2c:	7f 01       	movw	r14, r30
     f2e:	24 e6       	ldi	r18, 0x64	; 100
     f30:	11 92       	st	Z+, r1
     f32:	2a 95       	dec	r18
     f34:	e9 f7       	brne	.-6      	; 0xf30 <read_Position_TMC4671+0x8e>
	my_itoa(val, (char *)testarray);
     f36:	4b 01       	movw	r8, r22
     f38:	5c 01       	movw	r10, r24
     f3a:	bb 0c       	add	r11, r11
     f3c:	88 08       	sbc	r8, r8
     f3e:	98 2c       	mov	r9, r8
     f40:	54 01       	movw	r10, r8
     f42:	87 01       	movw	r16, r14
     f44:	26 2f       	mov	r18, r22
     f46:	37 2f       	mov	r19, r23
     f48:	48 2f       	mov	r20, r24
     f4a:	59 2f       	mov	r21, r25
     f4c:	68 2d       	mov	r22, r8
     f4e:	78 2d       	mov	r23, r8
     f50:	88 2d       	mov	r24, r8
     f52:	98 2d       	mov	r25, r8
     f54:	e8 d8       	rcall	.-3632   	; 0x126 <my_itoa>
	Uart_Transmit_IT_PC((char *)testarray);
     f56:	c7 01       	movw	r24, r14
     f58:	2a df       	rcall	.-428    	; 0xdae <Uart_Transmit_IT_PC>
	Uart_Transmit_IT_PC("\r");
     f5a:	81 e1       	ldi	r24, 0x11	; 17
     f5c:	92 e0       	ldi	r25, 0x02	; 2
     f5e:	27 df       	rcall	.-434    	; 0xdae <Uart_Transmit_IT_PC>
     f60:	cc 59       	subi	r28, 0x9C	; 156
    }
     f62:	df 4f       	sbci	r29, 0xFF	; 255
     f64:	0f b6       	in	r0, 0x3f	; 63
     f66:	f8 94       	cli
     f68:	de bf       	out	0x3e, r29	; 62
     f6a:	0f be       	out	0x3f, r0	; 63
     f6c:	cd bf       	out	0x3d, r28	; 61
     f6e:	df 91       	pop	r29
     f70:	cf 91       	pop	r28
     f72:	1f 91       	pop	r17
     f74:	0f 91       	pop	r16
     f76:	ff 90       	pop	r15
     f78:	ef 90       	pop	r14
     f7a:	bf 90       	pop	r11
     f7c:	af 90       	pop	r10
     f7e:	9f 90       	pop	r9
     f80:	8f 90       	pop	r8
     f82:	08 95       	ret

00000f84 <main>:
     f84:	8d d9       	rcall	.-3302   	; 0x2a0 <IO_init>


int main(void)
{
    IO_init();                                              // Ein-/Ausgangspins initialisieren
    SPI_init();                                             // SPI-Schnittstelle initialisieren
     f86:	04 db       	rcall	.-2552   	; 0x590 <SPI_init>
    UART_init();                                            // UART-Schnittstelle initialisieren
     f88:	f1 de       	rcall	.-542    	; 0xd6c <UART_init>
    initTMC6200();                                          // Gate-Treiber initialisieren
     f8a:	9f de       	rcall	.-706    	; 0xcca <initTMC6200>
    initTMC4671_Encoder();                                  // FOC-Treiber initialisieren
     f8c:	fb dc       	rcall	.-1546   	; 0x984 <initTMC4671_Encoder>
     f8e:	f7 d9       	rcall	.-3090   	; 0x37e <check_Communication_Input_UART>
    {
        // Über den seriellen Port ist eine Eingabe mit abschliessendem CR einzugeben.
        // So wird die Position inkrementiert
        // Wird '0' eingegeben, so Springt der Motor auf Position 0 wie zu Beginn.

        check_Communication_Input_UART();
     f90:	88 df       	rcall	.-240    	; 0xea2 <read_Position_TMC4671>
     f92:	fd cf       	rjmp	.-6      	; 0xf8e <main+0xa>

00000f94 <__moddi3>:
		
        read_Position_TMC4671();
     f94:	68 94       	set
     f96:	01 c0       	rjmp	.+2      	; 0xf9a <__divdi3_moddi3>

00000f98 <__divdi3>:
     f98:	e8 94       	clt

00000f9a <__divdi3_moddi3>:
     f9a:	f9 2f       	mov	r31, r25
     f9c:	f1 2b       	or	r31, r17
     f9e:	0a f0       	brmi	.+2      	; 0xfa2 <__divdi3_moddi3+0x8>
     fa0:	27 c0       	rjmp	.+78     	; 0xff0 <__udivdi3_umoddi3>
     fa2:	a0 e0       	ldi	r26, 0x00	; 0
     fa4:	b0 e0       	ldi	r27, 0x00	; 0
     fa6:	e6 ed       	ldi	r30, 0xD6	; 214
     fa8:	f7 e0       	ldi	r31, 0x07	; 7
     faa:	93 c0       	rjmp	.+294    	; 0x10d2 <__prologue_saves__+0xc>
     fac:	09 2e       	mov	r0, r25
     fae:	05 94       	asr	r0
     fb0:	1a f4       	brpl	.+6      	; 0xfb8 <__divdi3_moddi3+0x1e>
     fb2:	79 d0       	rcall	.+242    	; 0x10a6 <__negdi2>
     fb4:	11 23       	and	r17, r17
     fb6:	92 f4       	brpl	.+36     	; 0xfdc <__divdi3_moddi3+0x42>
     fb8:	f0 e8       	ldi	r31, 0x80	; 128
     fba:	0f 26       	eor	r0, r31
     fbc:	ff ef       	ldi	r31, 0xFF	; 255
     fbe:	e0 94       	com	r14
     fc0:	f0 94       	com	r15
     fc2:	00 95       	com	r16
     fc4:	10 95       	com	r17
     fc6:	b0 94       	com	r11
     fc8:	c0 94       	com	r12
     fca:	d0 94       	com	r13
     fcc:	a1 94       	neg	r10
     fce:	bf 0a       	sbc	r11, r31
     fd0:	cf 0a       	sbc	r12, r31
     fd2:	df 0a       	sbc	r13, r31
     fd4:	ef 0a       	sbc	r14, r31
     fd6:	ff 0a       	sbc	r15, r31
     fd8:	0f 0b       	sbc	r16, r31
     fda:	1f 0b       	sbc	r17, r31
     fdc:	13 d0       	rcall	.+38     	; 0x1004 <__udivmod64>
     fde:	07 fc       	sbrc	r0, 7
     fe0:	62 d0       	rcall	.+196    	; 0x10a6 <__negdi2>
     fe2:	cd b7       	in	r28, 0x3d	; 61
     fe4:	de b7       	in	r29, 0x3e	; 62
     fe6:	ec e0       	ldi	r30, 0x0C	; 12
     fe8:	90 c0       	rjmp	.+288    	; 0x110a <__epilogue_restores__+0xc>

00000fea <__umoddi3>:
     fea:	68 94       	set
     fec:	01 c0       	rjmp	.+2      	; 0xff0 <__udivdi3_umoddi3>

00000fee <__udivdi3>:
     fee:	e8 94       	clt

00000ff0 <__udivdi3_umoddi3>:
     ff0:	8f 92       	push	r8
     ff2:	9f 92       	push	r9
     ff4:	cf 93       	push	r28
     ff6:	df 93       	push	r29
     ff8:	05 d0       	rcall	.+10     	; 0x1004 <__udivmod64>
     ffa:	df 91       	pop	r29
     ffc:	cf 91       	pop	r28
     ffe:	9f 90       	pop	r9
    1000:	8f 90       	pop	r8
    1002:	08 95       	ret

00001004 <__udivmod64>:
    1004:	88 24       	eor	r8, r8
    1006:	99 24       	eor	r9, r9
    1008:	f4 01       	movw	r30, r8
    100a:	e4 01       	movw	r28, r8
    100c:	b0 e4       	ldi	r27, 0x40	; 64
    100e:	9f 93       	push	r25
    1010:	aa 27       	eor	r26, r26
    1012:	9a 15       	cp	r25, r10
    1014:	8b 04       	cpc	r8, r11
    1016:	9c 04       	cpc	r9, r12
    1018:	ed 05       	cpc	r30, r13
    101a:	fe 05       	cpc	r31, r14
    101c:	cf 05       	cpc	r28, r15
    101e:	d0 07       	cpc	r29, r16
    1020:	a1 07       	cpc	r26, r17
    1022:	98 f4       	brcc	.+38     	; 0x104a <__udivmod64+0x46>
    1024:	ad 2f       	mov	r26, r29
    1026:	dc 2f       	mov	r29, r28
    1028:	cf 2f       	mov	r28, r31
    102a:	fe 2f       	mov	r31, r30
    102c:	e9 2d       	mov	r30, r9
    102e:	98 2c       	mov	r9, r8
    1030:	89 2e       	mov	r8, r25
    1032:	98 2f       	mov	r25, r24
    1034:	87 2f       	mov	r24, r23
    1036:	76 2f       	mov	r23, r22
    1038:	65 2f       	mov	r22, r21
    103a:	54 2f       	mov	r21, r20
    103c:	43 2f       	mov	r20, r19
    103e:	32 2f       	mov	r19, r18
    1040:	22 27       	eor	r18, r18
    1042:	b8 50       	subi	r27, 0x08	; 8
    1044:	31 f7       	brne	.-52     	; 0x1012 <__udivmod64+0xe>
    1046:	bf 91       	pop	r27
    1048:	27 c0       	rjmp	.+78     	; 0x1098 <__udivmod64+0x94>
    104a:	1b 2e       	mov	r1, r27
    104c:	bf 91       	pop	r27
    104e:	bb 27       	eor	r27, r27
    1050:	22 0f       	add	r18, r18
    1052:	33 1f       	adc	r19, r19
    1054:	44 1f       	adc	r20, r20
    1056:	55 1f       	adc	r21, r21
    1058:	66 1f       	adc	r22, r22
    105a:	77 1f       	adc	r23, r23
    105c:	88 1f       	adc	r24, r24
    105e:	99 1f       	adc	r25, r25
    1060:	88 1c       	adc	r8, r8
    1062:	99 1c       	adc	r9, r9
    1064:	ee 1f       	adc	r30, r30
    1066:	ff 1f       	adc	r31, r31
    1068:	cc 1f       	adc	r28, r28
    106a:	dd 1f       	adc	r29, r29
    106c:	aa 1f       	adc	r26, r26
    106e:	bb 1f       	adc	r27, r27
    1070:	8a 14       	cp	r8, r10
    1072:	9b 04       	cpc	r9, r11
    1074:	ec 05       	cpc	r30, r12
    1076:	fd 05       	cpc	r31, r13
    1078:	ce 05       	cpc	r28, r14
    107a:	df 05       	cpc	r29, r15
    107c:	a0 07       	cpc	r26, r16
    107e:	b1 07       	cpc	r27, r17
    1080:	48 f0       	brcs	.+18     	; 0x1094 <__udivmod64+0x90>
    1082:	8a 18       	sub	r8, r10
    1084:	9b 08       	sbc	r9, r11
    1086:	ec 09       	sbc	r30, r12
    1088:	fd 09       	sbc	r31, r13
    108a:	ce 09       	sbc	r28, r14
    108c:	df 09       	sbc	r29, r15
    108e:	a0 0b       	sbc	r26, r16
    1090:	b1 0b       	sbc	r27, r17
    1092:	21 60       	ori	r18, 0x01	; 1
    1094:	1a 94       	dec	r1
    1096:	e1 f6       	brne	.-72     	; 0x1050 <__udivmod64+0x4c>
    1098:	2e f4       	brtc	.+10     	; 0x10a4 <__udivmod64+0xa0>
    109a:	94 01       	movw	r18, r8
    109c:	af 01       	movw	r20, r30
    109e:	be 01       	movw	r22, r28
    10a0:	cd 01       	movw	r24, r26
    10a2:	00 0c       	add	r0, r0
    10a4:	08 95       	ret

000010a6 <__negdi2>:
    10a6:	60 95       	com	r22
    10a8:	70 95       	com	r23
    10aa:	80 95       	com	r24
    10ac:	90 95       	com	r25
    10ae:	30 95       	com	r19
    10b0:	40 95       	com	r20
    10b2:	50 95       	com	r21
    10b4:	21 95       	neg	r18
    10b6:	3f 4f       	sbci	r19, 0xFF	; 255
    10b8:	4f 4f       	sbci	r20, 0xFF	; 255
    10ba:	5f 4f       	sbci	r21, 0xFF	; 255
    10bc:	6f 4f       	sbci	r22, 0xFF	; 255
    10be:	7f 4f       	sbci	r23, 0xFF	; 255
    10c0:	8f 4f       	sbci	r24, 0xFF	; 255
    10c2:	9f 4f       	sbci	r25, 0xFF	; 255
    10c4:	08 95       	ret

000010c6 <__prologue_saves__>:
    10c6:	2f 92       	push	r2
    10c8:	3f 92       	push	r3
    10ca:	4f 92       	push	r4
    10cc:	5f 92       	push	r5
    10ce:	6f 92       	push	r6
    10d0:	7f 92       	push	r7
    10d2:	8f 92       	push	r8
    10d4:	9f 92       	push	r9
    10d6:	af 92       	push	r10
    10d8:	bf 92       	push	r11
    10da:	cf 92       	push	r12
    10dc:	df 92       	push	r13
    10de:	ef 92       	push	r14
    10e0:	ff 92       	push	r15
    10e2:	0f 93       	push	r16
    10e4:	1f 93       	push	r17
    10e6:	cf 93       	push	r28
    10e8:	df 93       	push	r29
    10ea:	cd b7       	in	r28, 0x3d	; 61
    10ec:	de b7       	in	r29, 0x3e	; 62
    10ee:	ca 1b       	sub	r28, r26
    10f0:	db 0b       	sbc	r29, r27
    10f2:	0f b6       	in	r0, 0x3f	; 63
    10f4:	f8 94       	cli
    10f6:	de bf       	out	0x3e, r29	; 62
    10f8:	0f be       	out	0x3f, r0	; 63
    10fa:	cd bf       	out	0x3d, r28	; 61
    10fc:	19 94       	eijmp

000010fe <__epilogue_restores__>:
    10fe:	2a 88       	ldd	r2, Y+18	; 0x12
    1100:	39 88       	ldd	r3, Y+17	; 0x11
    1102:	48 88       	ldd	r4, Y+16	; 0x10
    1104:	5f 84       	ldd	r5, Y+15	; 0x0f
    1106:	6e 84       	ldd	r6, Y+14	; 0x0e
    1108:	7d 84       	ldd	r7, Y+13	; 0x0d
    110a:	8c 84       	ldd	r8, Y+12	; 0x0c
    110c:	9b 84       	ldd	r9, Y+11	; 0x0b
    110e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1110:	b9 84       	ldd	r11, Y+9	; 0x09
    1112:	c8 84       	ldd	r12, Y+8	; 0x08
    1114:	df 80       	ldd	r13, Y+7	; 0x07
    1116:	ee 80       	ldd	r14, Y+6	; 0x06
    1118:	fd 80       	ldd	r15, Y+5	; 0x05
    111a:	0c 81       	ldd	r16, Y+4	; 0x04
    111c:	1b 81       	ldd	r17, Y+3	; 0x03
    111e:	aa 81       	ldd	r26, Y+2	; 0x02
    1120:	b9 81       	ldd	r27, Y+1	; 0x01
    1122:	ce 0f       	add	r28, r30
    1124:	d1 1d       	adc	r29, r1
    1126:	0f b6       	in	r0, 0x3f	; 63
    1128:	f8 94       	cli
    112a:	de bf       	out	0x3e, r29	; 62
    112c:	0f be       	out	0x3f, r0	; 63
    112e:	cd bf       	out	0x3d, r28	; 61
    1130:	ed 01       	movw	r28, r26
    1132:	08 95       	ret

00001134 <__cmpdi2_s8>:
    1134:	00 24       	eor	r0, r0
    1136:	a7 fd       	sbrc	r26, 7
    1138:	00 94       	com	r0
    113a:	2a 17       	cp	r18, r26
    113c:	30 05       	cpc	r19, r0
    113e:	40 05       	cpc	r20, r0
    1140:	50 05       	cpc	r21, r0
    1142:	60 05       	cpc	r22, r0
    1144:	70 05       	cpc	r23, r0
    1146:	80 05       	cpc	r24, r0
    1148:	90 05       	cpc	r25, r0
    114a:	08 95       	ret

0000114c <__itoa_ncheck>:
    114c:	bb 27       	eor	r27, r27
    114e:	4a 30       	cpi	r20, 0x0A	; 10
    1150:	31 f4       	brne	.+12     	; 0x115e <__itoa_ncheck+0x12>
    1152:	99 23       	and	r25, r25
    1154:	22 f4       	brpl	.+8      	; 0x115e <__itoa_ncheck+0x12>
    1156:	bd e2       	ldi	r27, 0x2D	; 45
    1158:	90 95       	com	r25
    115a:	81 95       	neg	r24
    115c:	9f 4f       	sbci	r25, 0xFF	; 255
    115e:	01 c0       	rjmp	.+2      	; 0x1162 <__utoa_common>

00001160 <__utoa_ncheck>:
    1160:	bb 27       	eor	r27, r27

00001162 <__utoa_common>:
    1162:	fb 01       	movw	r30, r22
    1164:	55 27       	eor	r21, r21
    1166:	aa 27       	eor	r26, r26
    1168:	88 0f       	add	r24, r24
    116a:	99 1f       	adc	r25, r25
    116c:	aa 1f       	adc	r26, r26
    116e:	a4 17       	cp	r26, r20
    1170:	10 f0       	brcs	.+4      	; 0x1176 <__utoa_common+0x14>
    1172:	a4 1b       	sub	r26, r20
    1174:	83 95       	inc	r24
    1176:	50 51       	subi	r21, 0x10	; 16
    1178:	b9 f7       	brne	.-18     	; 0x1168 <__utoa_common+0x6>
    117a:	a0 5d       	subi	r26, 0xD0	; 208
    117c:	aa 33       	cpi	r26, 0x3A	; 58
    117e:	08 f0       	brcs	.+2      	; 0x1182 <__utoa_common+0x20>
    1180:	a9 5d       	subi	r26, 0xD9	; 217
    1182:	a1 93       	st	Z+, r26
    1184:	00 97       	sbiw	r24, 0x00	; 0
    1186:	79 f7       	brne	.-34     	; 0x1166 <__utoa_common+0x4>
    1188:	b1 11       	cpse	r27, r1
    118a:	b1 93       	st	Z+, r27
    118c:	11 92       	st	Z+, r1
    118e:	cb 01       	movw	r24, r22
    1190:	00 c0       	rjmp	.+0      	; 0x1192 <strrev>

00001192 <strrev>:
    1192:	dc 01       	movw	r26, r24
    1194:	fc 01       	movw	r30, r24
    1196:	67 2f       	mov	r22, r23
    1198:	71 91       	ld	r23, Z+
    119a:	77 23       	and	r23, r23
    119c:	e1 f7       	brne	.-8      	; 0x1196 <strrev+0x4>
    119e:	32 97       	sbiw	r30, 0x02	; 2
    11a0:	04 c0       	rjmp	.+8      	; 0x11aa <strrev+0x18>
    11a2:	7c 91       	ld	r23, X
    11a4:	6d 93       	st	X+, r22
    11a6:	70 83       	st	Z, r23
    11a8:	62 91       	ld	r22, -Z
    11aa:	ae 17       	cp	r26, r30
    11ac:	bf 07       	cpc	r27, r31
    11ae:	c8 f3       	brcs	.-14     	; 0x11a2 <strrev+0x10>
    11b0:	08 95       	ret

000011b2 <_exit>:
    11b2:	f8 94       	cli

000011b4 <__stop_program>:
    11b4:	ff cf       	rjmp	.-2      	; 0x11b4 <__stop_program>
