# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 0.000128 512 90 770 152320 4.41965 3.51158 81.5279 104.909 194.478 194.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1500 0.000256 2048 290 1570 69248 5.82099 7.03078 210.22 209.339 432.482 432.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 3.2e-05 1024 270 1140 574464 47.8535 26.8768 792.701 837.733 1705.32 1705.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 0.001024 512 220 160 18240 0.387648 1.41165 25.6171 27.462 27.5231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 3.2e-05 4096 80 3350 580608 156.711 120.77 9374.97 3589.88 13242.5 13242.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 6.4e-05 1024 160 2400 276480 24.5436 13.5198 781.615 419.084 1238.92 1239.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 0.000256 4096 240 1790 66176 13.9858 445.713 418.968 878.71 878.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 0.000128 512 90 770 152064 4.43242 3.52118 91.9039 104.965 204.938 205.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1500 0.000256 2048 290 1570 69408 5.86573 7.05126 239.326 209.814 462.132 462.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 3.2e-05 1024 270 1140 574848 47.8511 26.9597 913.531 838.171 1826.68 1826.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 0.001024 512 220 160 18288 0.38912 1.59565 25.6652 27.693 27.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 3.2e-05 4096 80 3350 580320 157.228 121.048 10620.7 3592.46 14491.7 14491.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 6.4e-05 1024 160 2400 276480 24.5825 13.5281 932.829 419.296 1390.4 1390.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 0.000256 4096 240 1790 66168 13.9733 504.805 419.282 938.106 938.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 0.000128 512 90 770 152320 4.42157 3.51293 97.4657 104.928 210.443 210.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1500 0.000256 2048 290 1570 69280 5.83485 7.03462 250.46 209.309 472.715 472.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 3.2e-05 1024 270 1140 574720 47.7542 26.9844 953.998 837.816 1866.72 1866.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 0.001024 512 220 160 18240 0.387008 1.66915 25.6225 27.722 27.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 3.2e-05 4096 80 3350 580160 156.586 120.893 11107.2 3589.95 14974.9 14975.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 6.4e-05 1024 160 2400 276480 24.5227 13.5232 971.945 419.106 1429.26 1429.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 0.000256 4096 240 1790 66160 13.9761 528.458 419.025 961.503 961.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 0.000128 512 90 770 152064 4.4112 3.51027 91.3944 104.764 204.193 204.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1500 0.000256 2048 290 1570 69312 5.81597 7.03968 233.745 209.436 456.111 456.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 3.2e-05 1024 270 1140 572928 47.7163 26.865 885.641 836.443 1796.84 1796.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 0.001024 512 220 160 18240 0.388672 1.55862 25.634 27.6246 27.6871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 3.2e-05 4096 80 3350 580224 156.278 120.797 10350.2 3591.07 14218.6 14218.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 6.4e-05 1024 160 2400 276480 24.4479 13.4911 902.733 418.373 1359.21 1359.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 0.000256 4096 240 1790 66144 13.9759 492.792 418.921 925.735 925.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 0.000128 512 90 770 152000 4.43872 3.52256 91.0516 104.808 203.927 204.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1500 0.000256 2048 290 1570 69400 5.86429 7.05382 236.606 209.535 459.137 459.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 3.2e-05 1024 270 1140 574400 47.8747 26.9532 897.927 836.823 1809.74 1809.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 0.001024 512 220 160 18200 0.39072 1.55139 25.6139 27.5969 27.6615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 3.2e-05 4096 80 3350 580400 157.441 121.151 10464.8 3589.93 14333.5 14333.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 6.4e-05 1024 160 2400 276800 24.5649 13.5383 916.262 418.759 1373.29 1373.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 0.000256 4096 240 1790 66100 13.9714 495.549 418.779 928.343 928.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 0.000128 512 90 770 151872 4.41712 3.5169 92.4125 104.749 205.205 205.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1500 0.000256 2048 290 1570 69216 5.82246 7.03382 242.5 209.423 464.851 464.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 3.2e-05 1024 270 1140 573440 47.7789 26.8984 921.139 836.244 1832.23 1832.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 0.001024 512 220 160 18144 0.387072 1.64573 25.5796 27.6531 27.7176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 3.2e-05 4096 80 3350 580160 156.577 120.87 10664.4 3587.96 14530 14530.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 6.4e-05 1024 160 2400 275968 24.5225 13.5122 935.448 418.352 1392 1392.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 0.000256 4096 240 1790 66080 13.9818 506.89 418.693 939.612 939.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 0.000128 512 90 770 152160 4.42582 3.51472 93.6706 104.935 206.654 206.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1500 0.000256 2048 290 1570 69360 5.85203 7.05126 243.714 209.805 466.494 466.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 3.2e-05 1024 270 1140 574080 47.8958 26.9353 926.969 837.712 1839.68 1839.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 0.001024 512 220 160 18240 0.390432 1.6352 25.6653 27.7331 27.7968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 3.2e-05 4096 80 3350 579840 157.058 121.034 10762.5 3593.35 14634.2 14634.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 6.4e-05 1024 160 2400 274560 24.5884 13.5116 937.358 417.795 1393.41 1393.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 0.000256 4096 240 1790 66120 13.986 511.81 419.337 945.18 945.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 0.000128 512 90 770 151552 4.40736 3.50822 91.3415 104.686 204.052 204.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1500 0.000256 2048 290 1570 69120 5.82422 7.02554 234.917 209.317 457.161 457.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 3.2e-05 1024 270 1140 573440 47.718 26.8786 895.527 838.42 1808.7 1808.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 0.001024 512 220 160 18176 0.386944 1.58698 25.6304 27.646 27.7096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 3.2e-05 4096 80 3350 580096 156.476 120.793 10400 3593.17 14270.7 14270.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 6.4e-05 1024 160 2400 274432 24.5453 13.482 906.753 418.069 1363.01 1363.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 0.000256 4096 240 1790 66048 13.978 494.792 418.944 927.759 927.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 0.000128 512 90 770 152064 4.41248 3.51027 92.3298 104.83 205.187 205.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1500 0.000256 2048 290 1570 68736 5.80618 7.00826 235.684 208.659 457.231 457.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 3.2e-05 1024 270 1140 571392 47.8268 26.8575 897.793 836.571 1809.21 1809.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 0.001024 512 220 160 18048 0.386432 1.60154 25.5695 27.6016 27.6685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 3.2e-05 4096 80 3350 579840 156.383 120.764 10492.3 3590.05 14359.8 14360
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 6.4e-05 1024 160 2400 273408 24.4629 13.4451 909.187 416.501 1363.75 1363.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 0.000256 4096 240 1790 66048 13.9792 498.827 419.013 931.862 931.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 0.000128 512 90 770 152000 4.43939 3.51478 97.929 104.977 210.966 211.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1500 0.000256 2048 290 1570 68800 5.82266 7.04342 251.493 208.915 473.346 473.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 3.2e-05 1024 270 1140 572800 47.9053 26.9292 966.549 837.693 1879.24 1879.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 0.001024 512 220 160 18000 0.389216 1.74694 25.5565 27.7355 27.8016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 3.2e-05 4096 80 3350 580000 157.097 121.145 11104.2 3596.41 14979 14979.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 6.4e-05 1024 160 2400 275200 24.4614 14.5406 979.419 417.098 1435.68 1435.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 0.000256 4096 240 1790 66000 13.9754 529.301 419.136 962.456 962.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 0.000128 512 90 770 151552 4.41738 3.51389 108.69 104.708 221.441 221.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1500 0.000256 2048 290 1570 69120 5.8271 7.02886 296.838 209.519 519.292 519.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 3.2e-05 1024 270 1140 569344 47.8268 26.8263 1121.57 835.289 2031.69 2031.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 0.001024 512 220 160 17920 0.387072 2.06234 25.5304 28.0227 28.0863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 3.2e-05 4096 80 3350 579584 156.375 120.877 13051 3594.87 16923.3 16923.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 6.4e-05 1024 160 2400 274432 24.5814 13.5126 1138.03 417.902 1594.2 1594.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 0.000256 4096 240 1790 65792 13.9728 619.263 417.893 1051.18 1051.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1780 0.000128 512 90 780 152320 4.40995 3.5112 80.3213 104.971 193.327 193.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1500 0.000256 2048 290 1575 69376 5.82451 7.08365 205.874 209.764 428.621 428.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1720 3.2e-05 1024 270 1140 574464 47.832 26.8841 781.149 838.459 1694.49 1694.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1780 0.001024 512 220 165 18272 0.390176 2.88973 25.6555 28.9762 29.0444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 980 3.2e-05 4096 80 3360 580480 156.605 120.759 9155.05 3593.12 13025.8 13026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1100 6.4e-05 1024 160 2400 276992 24.4639 13.5005 795.688 419.289 1253.11 1253.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 0.000256 4096 240 1800 66176 13.9748 833.88 419.421 1267.32 1267.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1780 0.000128 512 90 780 152320 4.42922 3.52154 81.5141 104.904 194.477 194.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1500 0.000256 2048 290 1575 69360 5.86752 7.05382 207.993 209.629 430.616 430.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 3.2e-05 1024 270 1140 574720 47.9491 26.9455 789.989 837.75 1702.79 1702.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1780 0.001024 512 220 165 18280 0.3904 1.41987 25.6511 27.503 27.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 980 3.2e-05 4096 80 3360 580480 157.289 121.071 9223.66 3591.2 13093.4 13093.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 6.4e-05 1024 160 2400 276480 24.6201 13.5326 804.968 419.054 1262.33 1262.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1160 0.000256 4096 240 1800 66160 13.9439 439.422 419.15 872.556 872.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 0.000128 512 90 780 152256 4.4247 3.51478 81.6051 104.964 194.622 194.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1500 0.000256 2048 290 1575 69312 5.83475 7.04118 205.869 210.014 428.835 428.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 3.2e-05 1024 270 1140 574464 47.8631 26.9164 785.412 838.217 1698.58 1698.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 0.001024 512 220 165 18240 0.387648 1.40912 25.6368 27.4778 27.5426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 980 3.2e-05 4096 80 3360 580224 156.776 120.922 9201.38 3612.37 13091.7 13091.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 6.4e-05 1024 160 2400 276480 24.4771 13.5127 798.631 418.719 1255.5 1255.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 0.000256 4096 240 1800 66144 13.9674 436.755 419.481 870.253 870.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 0.000128 512 90 780 152096 4.4345 3.52058 82.4404 104.888 195.4 195.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1500 0.000256 2048 290 1575 69328 5.85782 7.15382 211.769 209.627 434.482 434.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 3.2e-05 1024 270 1140 574336 47.9519 26.9486 805.98 837.597 1718.64 1718.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 0.001024 512 220 165 18256 0.38912 1.46432 25.6493 27.5473 27.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 3.2e-05 4096 80 3360 580160 157.053 121.01 9373.09 3595.07 13246.4 13246.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 6.4e-05 1024 160 2400 275968 24.6334 13.5269 819.478 418.426 1276.23 1276.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 0.000256 4096 240 1800 66136 13.9759 449.148 419.113 882.283 882.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 0.000128 512 90 780 152320 4.4137 3.51802 83.6858 104.991 196.715 196.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1500 0.000256 2048 290 1575 69248 5.83277 7.05443 216.482 209.505 438.95 439.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 3.2e-05 1024 270 1140 574464 47.7461 26.8817 817.378 838.4 1730.57 1730.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 0.001024 512 220 165 18240 0.38688 1.49504 25.6496 27.5754 27.6378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 3.2e-05 4096 80 3360 580352 156.685 120.817 9635.65 3594.7 13508.1 13508.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 6.4e-05 1024 160 2400 276480 24.5435 13.498 806.175 419.338 1263.72 1263.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 0.000256 4096 240 1800 66112 13.9653 459.379 419.245 892.635 892.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 0.000128 512 90 780 152064 4.42406 3.51856 87.6329 104.978 200.665 200.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1500 0.000256 2048 290 1575 69264 5.84928 7.06147 245.357 209.83 468.176 468.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 3.2e-05 1024 270 1140 573696 47.8592 26.9414 931.705 838.233 1844.92 1845.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 0.001024 512 220 165 18216 0.389152 1.67936 25.6359 27.7466 27.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 3.2e-05 4096 80 3360 580032 157.01 121.115 10775.9 3594.54 14648.8 14649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 6.4e-05 1024 160 2400 276480 24.5583 13.523 946.308 419.452 1404.01 1404.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 0.000256 4096 240 1800 66096 13.9366 0 419.432 433.377 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 0.000128 512 90 780 152320 4.42202 3.51382 92.7902 105.006 205.842 205.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1500 0.000256 2048 290 1575 69120 5.8248 7.03488 239.784 209.462 462.18 462.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 3.2e-05 1024 270 1140 574720 47.7186 27.1594 912.465 838.427 1825.93 1826.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 0.001024 512 220 165 18240 0.389728 1.63834 25.6654 27.7367 27.7999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 3.2e-05 4096 80 3360 580160 156.455 120.883 10518.9 3602.96 14399.4 14399.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 6.4e-05 1024 160 2400 276480 24.5356 13.5123 923.691 423.703 1385.6 1385.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 0.000256 4096 240 1800 66080 13.9676 501.725 437.754 953.492 953.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 0.000128 512 90 780 152064 4.40566 3.5151 98.4044 104.845 211.283 211.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1500 0.000256 2048 290 1575 69120 5.81837 7.11888 255.978 209.588 478.575 478.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 3.2e-05 1024 270 1140 572928 47.6683 26.8615 969.633 837.08 1881.4 1881.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 0.001024 512 220 165 18144 0.387648 1.76128 25.6062 27.7984 27.8599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 3.2e-05 4096 80 3360 580224 156.107 120.809 11198.2 3593.78 15069.2 15069.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 6.4e-05 1024 160 2400 276480 24.402 13.521 983.1 430.962 1452.15 1452.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 0.000256 4096 240 1800 66048 13.9663 534.137 434.381 982.531 982.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 0.000128 512 90 780 152000 4.43549 3.52051 97.343 104.934 210.34 210.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1500 0.000256 2048 290 1575 69200 5.86547 7.05741 253.798 209.771 476.565 476.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 3.2e-05 1024 270 1140 572800 47.8989 26.9556 962.603 837.762 1875.38 1875.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 0.001024 512 220 165 18200 0.389632 1.76752 25.6426 27.8416 27.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 3.2e-05 4096 80 3360 580400 157.244 121.156 11136.9 3594 15009.6 15009.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 6.4e-05 1024 160 2400 275200 24.699 13.5331 975.236 434.377 1448.01 1448.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 0.000256 4096 240 1800 66100 13.9489 530.898 424.31 969.207 969.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 0.000128 512 90 780 151872 4.41344 3.51536 96.6984 104.779 209.515 209.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1500 0.000256 2048 290 1575 69216 5.8327 7.05386 256.169 209.472 478.6 478.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 3.2e-05 1024 270 1140 573440 47.7814 26.8956 970.332 836.463 1881.63 1881.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 0.001024 512 220 165 18144 0.387072 1.76288 25.6059 27.7967 27.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 3.2e-05 4096 80 3360 579712 156.607 120.958 11225.4 3591.3 15094.5 15094.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 6.4e-05 1024 160 2400 275968 24.5156 13.5045 983.058 418.538 1439.77 1439.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 0.000256 4096 240 1800 66080 13.9712 535.843 419.178 969.036 969.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 0.000128 512 90 780 152160 4.42134 3.51715 96.5005 104.847 209.396 209.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1500 0.000256 2048 290 1575 69120 5.85443 7.18256 250.852 209.624 473.585 473.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 3.2e-05 1024 270 1140 574080 47.8457 26.9332 954.078 836.984 1866 1866.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 0.001024 512 220 165 18120 0.38896 1.73651 25.592 27.7614 27.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 3.2e-05 4096 80 3360 579840 156.935 121.029 11086.7 3590.41 14955.3 14955.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 6.4e-05 1024 160 2400 274560 24.5955 13.5068 963.505 417.602 1419.37 1419.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 0.000256 4096 240 1800 66000 13.953 527.889 418.749 960.634 960.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 0.000128 512 90 780 151552 4.40394 3.50822 91.8304 104.625 204.477 204.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1500 0.000256 2048 290 1575 69120 5.82058 7.01946 240.362 209.181 462.457 462.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 3.2e-05 1024 270 1140 573440 47.6814 26.9144 913.34 837.893 1825.99 1826.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 0.001024 512 220 165 18176 0.388288 1.62816 25.6378 27.697 27.7601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 3.2e-05 4096 80 3360 580096 156.435 120.792 10617.3 3590.88 14485.7 14485.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 6.4e-05 1024 160 2400 274432 24.5625 13.4855 921.53 417.869 1377.61 1377.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 0.000256 4096 240 1800 66048 13.9633 506.204 419.081 939.293 939.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 0.000128 512 90 780 152064 4.40915 3.50618 103.6 104.918 216.542 216.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1500 0.000256 2048 290 1575 68736 5.79837 7.04717 279.169 208.834 500.923 500.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 3.2e-05 1024 270 1140 571392 47.7976 26.8589 1059.83 837.281 1971.93 1972.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 0.001024 512 220 165 18048 0.388992 2.00125 25.6086 28.0399 28.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 3.2e-05 4096 80 3360 579840 156.301 120.798 12246.6 3593.25 16117.2 16117.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 6.4e-05 1024 160 2400 273408 24.4605 13.44 1066.17 416.962 1521.18 1521.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 0.000256 4096 240 1800 65856 13.9591 583.409 418.736 1016.15 1016.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 0.000128 512 90 780 152000 4.43395 3.51859 106.42 104.996 219.481 219.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1500 0.000256 2048 290 1575 68800 5.82634 7.01552 279.686 208.972 501.572 501.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 3.2e-05 1024 270 1140 572800 47.8377 26.9312 1067.14 837.902 1979.97 1980.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 0.001024 512 220 165 18000 0.387392 2.0048 25.5774 28.0136 28.0776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 3.2e-05 4096 80 3360 580000 156.983 121.149 12314.4 3597.44 16190.2 16190.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 6.4e-05 1024 160 2400 272000 24.71 13.7359 1066.69 417.155 1522.45 1522.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 0.000256 4096 240 1800 66000 13.9465 590.174 419.473 1023.64 1023.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 0.000128 512 90 780 151552 4.41046 3.51197 98.2552 104.782 211.068 211.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1500 0.000256 2048 290 1575 69120 5.828 7.03603 257.112 209.673 479.723 479.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 3.2e-05 1024 270 1140 569344 47.7964 26.829 966.247 835.923 1876.96 1877.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 0.001024 512 220 165 17920 0.38736 1.81706 25.5672 27.8145 27.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 3.2e-05 4096 80 3360 579584 156.345 120.88 11299 3598.36 15174.8 15175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 6.4e-05 1024 160 2400 274432 24.5751 13.482 981.302 418.413 1437.93 1438.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 0.000256 4096 240 1800 65792 13.9571 536.515 421.033 971.552 971.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1780 0.000128 512 90 780 152320 4.42077 3.51232 77.7818 104.988 190.819 190.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1500 0.000256 2048 290 1580 69440 5.82813 7.04026 196.515 209.806 419.264 419.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1720 3.2e-05 1024 270 1140 573952 47.7768 26.8817 738.981 838.523 1652.33 1652.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1780 0.001024 512 220 160 18304 0.38912 2.65078 25.6516 28.7329 28.7972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 980 3.2e-05 4096 80 3360 580608 156.372 120.715 8619.49 3611.47 12508.3 12508.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1100 6.4e-05 1024 160 2400 276480 24.5076 13.5002 753.989 419.372 1211.53 1211.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1160 0.000256 4096 240 1800 66176 13.9696 414.898 419.504 848.419 848.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1780 0.000128 512 90 780 152320 4.43488 3.52074 84.9558 104.917 197.941 198.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1500 0.000256 2048 290 1580 69440 5.85542 7.12346 219.04 209.662 441.756 441.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 3.2e-05 1024 270 1140 574080 47.9337 26.9455 832.463 837.87 1745.37 1745.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1780 0.001024 512 220 160 18320 0.388512 1.45818 25.6563 27.544 27.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 980 3.2e-05 4096 80 3360 580640 157.021 121.085 9672.86 3592.45 13543.6 13543.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 6.4e-05 1024 160 2400 276480 24.601 13.5269 847.116 419.118 1304.52 1304.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1160 0.000256 4096 240 1800 66160 13.9448 461.566 419.154 894.708 894.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 0.000128 512 90 780 152256 4.41094 3.5136 81.0306 104.878 193.945 194.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1500 0.000256 2048 290 1580 69408 5.83392 7.0463 205.099 209.594 427.644 427.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1720 3.2e-05 1024 270 1140 573696 47.8732 26.9215 773.593 837.543 1686.1 1686.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 0.001024 512 220 160 18288 0.38912 1.33571 25.6351 27.4027 27.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 3.2e-05 4096 80 3360 580416 156.728 120.893 8980.76 3590.04 12848.7 12848.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 6.4e-05 1024 160 2400 275712 24.5614 13.5148 786.37 418.51 1243.11 1243.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 0.000256 4096 240 1800 66144 13.9702 428.536 419.15 861.702 861.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 0.000128 512 90 780 152320 4.42371 3.51437 81.7274 104.972 194.746 194.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1500 0.000256 2048 290 1580 69440 5.85766 7.05251 208.24 209.779 431.001 431.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 3.2e-05 1024 270 1140 573440 47.9244 26.9491 785.772 838.348 1699.16 1699.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 0.001024 512 220 160 18256 0.387328 1.40698 25.6295 27.4689 27.5307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 3.2e-05 4096 80 3360 580384 156.94 120.973 9128.52 3610.6 13017.3 13017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 6.4e-05 1024 160 2400 275968 24.6253 13.5663 799.058 418.669 1256.08 1256.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 0.000256 4096 240 1800 66136 13.9735 439.081 423.653 876.754 876.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 0.000128 512 90 780 152320 4.41539 3.51286 82.1119 104.979 195.129 195.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1500 0.000256 2048 290 1580 69248 5.8327 7.03488 210.155 209.481 432.575 432.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1720 3.2e-05 1024 270 1140 573440 47.7929 26.8777 787.554 838.29 1700.67 1700.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 0.001024 512 220 160 18240 0.387072 1.39469 25.6268 27.4527 27.5189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 3.2e-05 4096 80 3360 580608 156.56 120.783 9309.44 3592.49 13179.5 13179.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 6.4e-05 1024 160 2400 276480 24.5134 13.4944 778.861 419.352 1236.38 1236.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 0.000256 4096 240 1800 66112 13.9694 444.099 419.245 877.357 877.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 0.000128 512 90 780 152064 4.42458 3.51834 98.08 105.091 211.22 211.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1500 0.000256 2048 290 1580 69408 5.85318 7.05741 258.749 209.626 481.362 481.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 3.2e-05 1024 270 1140 573696 47.8455 26.9435 977.398 837.427 1889.78 1889.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 0.001024 512 220 160 18288 0.391552 1.71315 25.6527 27.7992 27.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 3.2e-05 4096 80 3360 580320 157.006 121.027 11258.7 3625.1 15162 15162.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 6.4e-05 1024 160 2400 276480 24.5671 13.5254 993.982 419.041 1451.28 1451.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 0.000256 4096 240 1800 66096 13.9319 0 419.035 432.976 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 0.000128 512 90 780 152064 4.4225 3.51869 73.9164 104.943 186.914 187.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1500 0.000256 2048 290 1580 69120 5.8145 7.02506 179.798 209.082 401.793 401.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 3.2e-05 1024 270 1140 573696 47.7046 27.2866 681.627 837.671 1594.45 1594.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 0.001024 512 220 160 18144 0.387072 1.22608 25.6082 27.2632 27.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 3.2e-05 4096 80 3360 580032 156.3 120.873 7787.87 3589.82 11655.1 11655.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 6.4e-05 1024 160 2400 274176 24.5227 13.4962 684.188 417.476 1139.85 1139.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 0.000256 4096 240 1800 65952 13.9653 372.548 418.568 805.128 805.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 0.000128 512 90 780 152320 4.416 3.51507 97.1167 104.935 210.094 210.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1500 0.000256 2048 290 1580 69280 5.82656 7.02829 248.822 209.324 471.074 471.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 3.2e-05 1024 270 1140 573440 47.7432 26.9187 940.757 837.866 1853.45 1853.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 0.001024 512 220 160 18240 0.38672 1.66038 25.6282 27.718 27.7791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 3.2e-05 4096 80 3360 580160 156.422 120.878 10943.8 3590.3 14811.6 14811.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 6.4e-05 1024 160 2400 276480 24.5286 13.5124 960.624 419.215 1418.04 1418.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 0.000256 4096 240 1800 66080 13.9633 522.251 419.027 955.291 955.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 0.000128 512 90 780 151680 4.39379 3.51059 71.7985 104.65 184.463 184.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1500 0.000256 2048 290 1580 69120 5.81018 7.09213 174.324 209.288 396.588 396.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 3.2e-05 1024 270 1140 573440 47.6213 26.8865 659.725 838.693 1573.09 1573.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 0.001024 512 220 160 18080 0.386752 1.2128 25.5834 27.2252 27.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 3.2e-05 4096 80 3360 579840 156.035 120.83 7586.99 3595.79 11459.9 11460.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 6.4e-05 1024 160 2400 276480 24.4675 13.4984 668.084 419.54 1125.75 1125.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 0.000256 4096 240 1800 65920 13.9607 362.588 418.819 795.413 795.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 0.000128 512 90 780 152064 4.40432 3.51251 89.6415 104.852 202.522 202.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1500 0.000256 2048 290 1580 69312 5.82102 7.05741 233.158 209.605 455.716 455.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1720 3.2e-05 1024 270 1140 572928 47.6669 26.867 881.904 837.148 1793.75 1793.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 0.001024 512 220 160 18240 0.387424 1.57491 25.6512 27.6572 27.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 3.2e-05 4096 80 3360 580224 156.247 120.794 10262.1 3594.16 14133.5 14133.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 6.4e-05 1024 160 2400 274944 24.5644 13.4914 893.896 418.727 1350.84 1350.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 0.000256 4096 240 1800 66048 13.9644 489.833 419.246 923.09 923.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 0.000128 512 90 780 152064 4.41766 3.51021 68.6506 104.917 181.608 181.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1500 0.000256 2048 290 1580 68736 5.81222 7.12906 166.244 208.834 388.093 388.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1720 3.2e-05 1024 270 1140 571392 47.7773 26.8636 630.08 837.273 1542.16 1542.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 0.001024 512 220 160 18048 0.386976 1.1632 25.5813 27.174 27.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 3.2e-05 4096 80 3360 579840 156.204 120.773 7249.76 3598.22 11125.2 11125.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 6.4e-05 1024 160 2400 273408 24.4407 13.4415 631.867 416.788 1086.7 1086.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 0.000256 4096 240 1800 65856 13.9618 346.639 418.593 779.24 779.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 0.000128 512 90 780 152000 4.44214 3.52461 93.0258 104.818 205.926 206.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1500 0.000256 2048 290 1580 69200 5.8641 7.1209 243.99 209.542 466.592 466.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 3.2e-05 1024 270 1140 572800 47.8812 26.956 919.314 836.841 1831.16 1831.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 0.001024 512 220 160 18200 0.38912 1.6343 25.6096 27.6757 27.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 3.2e-05 4096 80 3360 580400 157.252 121.15 10659 3589.99 14527.6 14527.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 6.4e-05 1024 160 2400 275200 24.6759 13.533 934.933 418.641 1391.94 1392.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 0.000256 4096 240 1800 66100 13.9387 508.744 419.142 941.868 941.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 0.000128 512 90 780 152000 4.43274 3.51677 71.4828 104.917 184.459 184.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1500 0.000256 2048 290 1580 68800 5.81725 7.01798 171.167 208.797 392.871 392.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 3.2e-05 1024 270 1140 572800 47.858 27.3266 649.623 837.212 1562.18 1562.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 0.001024 512 220 160 18000 0.38912 1.1639 25.544 27.1412 27.2055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 3.2e-05 4096 80 3360 580000 156.898 121.142 7459.6 3595.05 11332.9 11333.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 6.4e-05 1024 160 2400 272000 24.6919 14.3611 648.156 416.681 1104.05 1104.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 0.000256 4096 240 1800 66000 13.9472 356.919 419.123 790.039 790.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 0.000128 512 90 780 151872 4.412 3.51056 114.386 104.849 227.27 227.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1500 0.000256 2048 290 1580 69216 5.83043 7.04576 310.653 209.625 533.223 533.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 3.2e-05 1024 270 1140 571648 47.7979 26.8992 1169.27 837.087 2081.22 2081.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 0.001024 512 220 160 18144 0.386304 2.18758 25.5905 28.2103 28.2726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 3.2e-05 4096 80 3360 580160 156.398 120.888 13485.4 3592.15 17355 17355.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 6.4e-05 1024 160 2400 275968 24.4992 13.5113 1183.61 418.744 1640.52 1640.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 0.000256 4096 240 1800 66080 13.9715 644.901 419.365 1078.28 1078.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 0.000128 512 90 780 151424 4.41213 3.50618 79.8868 104.945 192.862 192.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1500 0.000256 2048 290 1580 68544 5.79626 7.05264 201.147 208.773 422.843 422.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 3.2e-05 1024 270 1140 569856 47.8454 26.8673 759.583 837.412 1671.87 1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 0.001024 512 220 160 17920 0.385056 1.4321 25.5225 27.3849 27.4534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 3.2e-05 4096 80 3360 579712 156.17 120.866 8912.33 3596.61 12786.2 12786.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 6.4e-05 1024 160 2400 275968 24.4674 13.4984 778.469 418.941 1235.53 1235.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 0.000256 4096 240 1800 65856 13.9653 424.789 418.813 857.61 857.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 0.000128 512 90 780 152160 4.43104 3.51318 109.944 104.934 222.931 223.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1500 0.000256 2048 290 1580 69360 5.85318 7.09018 297.942 209.808 520.763 520.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 3.2e-05 1024 270 1140 572160 47.903 26.9366 1123.47 837.707 2036.18 2036.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 0.001024 512 220 160 18240 0.389312 2.08266 25.6628 28.1769 28.2402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 3.2e-05 4096 80 3360 579840 156.844 121.064 13027.9 3593.33 16899.3 16899.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 6.4e-05 1024 160 2400 274560 24.5657 13.5077 1133.56 417.788 1589.59 1589.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 0.000256 4096 240 1800 66000 13.943 622.483 418.981 1055.45 1055.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 0.000128 512 90 780 151680 4.41254 3.50842 79.7853 104.607 192.426 192.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1500 0.000256 2048 290 1580 69120 5.82083 7.02762 201.999 209.302 424.229 424.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 3.2e-05 1024 270 1140 568320 47.8459 26.84 753.183 834.581 1662.62 1662.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 0.001024 512 220 160 18000 0.38688 1.35984 25.5738 27.3639 27.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 3.2e-05 4096 80 3360 578880 156.563 120.966 8772.41 3592.27 12642.4 12642.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 6.4e-05 1024 160 2400 272640 24.6822 13.507 759.851 417.533 1215.74 1215.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 0.000256 4096 240 1800 65760 13.9624 419.174 418.042 851.223 851.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 0.000128 512 90 780 151552 4.4047 3.50912 106.728 104.696 219.452 219.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1500 0.000256 2048 290 1580 69120 5.83072 7.02509 287.957 209.328 510.215 510.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 3.2e-05 1024 270 1140 573440 47.6968 26.8837 1091.94 838.462 2005.16 2005.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 0.001024 512 220 160 18176 0.38912 2.01114 25.6265 28.0686 28.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 3.2e-05 4096 80 3360 580096 156.291 120.798 12680.1 3593.53 16551 16551.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 6.4e-05 1024 160 2400 274432 24.543 13.4842 1097.06 418.027 1553.28 1553.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 0.000256 4096 240 1800 66048 13.9672 604.824 419.234 1038.07 1038.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 0.000128 512 90 780 151552 4.41091 3.51437 77.4488 104.79 190.272 190.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1500 0.000256 2048 290 1580 69120 5.82704 7.0329 194.599 209.686 417.219 417.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 3.2e-05 1024 270 1140 569344 47.7824 26.8245 725.887 835.978 1636.63 1636.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 0.001024 512 220 160 17920 0.385568 1.36202 25.5397 27.3313 27.4002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 3.2e-05 4096 80 3360 579584 156.332 120.925 8487.5 3597.8 12362.8 12363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 6.4e-05 1024 160 2400 274432 24.5609 13.4902 737.266 418.244 1193.72 1193.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 0.000256 4096 240 1800 65792 13.963 404.509 418.601 837.115 837.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 0.000128 512 90 780 152064 4.40963 3.50906 96.8305 104.827 209.683 209.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1500 0.000256 2048 290 1580 68736 5.8049 6.99802 250.96 208.652 472.486 472.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1720 3.2e-05 1024 270 1140 571392 47.8205 26.8648 944.182 836.544 1855.57 1855.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 0.001024 512 220 160 18048 0.387424 1.792 25.5721 27.797 27.8607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 3.2e-05 4096 80 3360 579840 156.311 120.783 11115.2 3589.99 14982.5 14982.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 6.4e-05 1024 160 2400 273408 24.4405 13.4492 957.611 416.573 1412.23 1412.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 0.000256 4096 240 1800 65856 13.9631 527.901 418.342 960.249 960.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 0.000128 512 90 780 150528 4.41549 3.50854 71.9696 104.532 184.536 184.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1500 0.000256 2048 290 1580 68352 5.84141 7.03834 175.926 209.352 398.237 398.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 3.2e-05 1024 270 1140 565248 47.7936 26.734 662.084 833.403 1570.17 1570.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 0.001024 512 220 160 17664 0.383296 1.21856 25.4612 27.1073 27.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 3.2e-05 4096 80 3360 579072 156.227 120.705 7697.73 3591.16 11566 11566.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 6.4e-05 1024 160 2400 270336 24.344 13.3292 665.095 412.925 1115.85 1115.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 0.000256 4096 240 1800 65664 13.9579 366.748 418.605 799.354 799.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 0.000128 512 90 780 152000 4.43174 3.51907 100.303 104.9 213.266 213.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1500 0.000256 2048 290 1580 68800 5.82451 7.05299 259.637 208.767 481.353 481.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 3.2e-05 1024 270 1140 572800 47.8768 26.9362 988.998 837.108 1901.08 1901.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 0.001024 512 220 160 18000 0.386944 1.74688 25.5463 27.7234 27.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 3.2e-05 4096 80 3360 580000 156.989 121.176 11336.4 3593.81 15208.6 15208.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 6.4e-05 1024 160 2400 272000 24.6893 13.4877 989.219 416.771 1444.33 1444.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 0.000256 4096 240 1800 66000 13.9462 542.958 419.145 976.092 976.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 0.000128 512 90 780 150400 4.41277 3.51194 77.1054 104.582 189.724 189.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1500 0.000256 2048 290 1580 68800 5.82656 7.03693 185.195 209.482 407.615 407.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 3.2e-05 1024 270 1140 569600 47.5637 26.7858 709.021 833.79 1617.32 1617.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 0.001024 512 220 160 17600 0.38352 1.2983 25.4267 27.1525 27.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 3.2e-05 4096 80 3360 579200 156.565 120.944 8046.41 3595.41 11919.6 11919.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 6.4e-05 1024 160 2400 268800 24.4946 14.1334 703.227 413.026 1155.04 1155.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 0.000256 4096 240 1800 65600 13.9584 384.868 418.345 817.219 817.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1780 0.000128 512 90 792 152064 4.41395 3.51325 77.8562 104.898 190.793 190.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1500 0.000256 2048 290 1584 69312 5.83475 7.04429 192.968 209.605 415.523 415.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1720 3.2e-05 1024 270 1152 572928 47.7902 26.8787 737.577 837.738 1650.15 1650.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1780 0.001024 512 220 168 18240 0.390944 2.69926 25.6389 28.772 28.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 980 3.2e-05 4096 80 3360 580352 156.393 120.777 8522.95 3591.22 12391.6 12391.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 6.4e-05 1024 160 2400 276992 24.4444 13.5004 746.485 419.795 1204.38 1204.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1160 0.000256 4096 240 1800 66176 13.9735 409.776 419.113 842.905 842.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 0.000128 512 90 792 152000 4.43398 3.5231 82.3287 104.891 195.289 195.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1500 0.000256 2048 290 1584 69360 5.85533 7.07587 204.547 209.623 427.177 427.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 3.2e-05 1024 270 1152 572800 47.9827 26.9528 780.059 837.723 1692.88 1693.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 0.001024 512 220 168 18240 0.39008 1.40083 25.642 27.4768 27.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 980 3.2e-05 4096 80 3360 580480 157.221 121.098 8980.67 3590.99 12850.2 12850.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 6.4e-05 1024 160 2400 277120 24.5221 13.5328 789.545 419.059 1246.82 1246.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1160 0.000256 4096 240 1800 66160 13.951 428.046 419.045 861.088 861.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 0.000128 512 90 792 152064 4.41194 3.51171 80.3536 104.864 193.249 193.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1500 0.000256 2048 290 1584 69312 5.82925 7.03693 202.007 209.548 424.494 424.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 3.2e-05 1024 270 1152 572928 47.8596 26.9161 771.035 837.353 1683.33 1683.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 0.001024 512 220 168 18240 0.39056 1.42307 25.6486 27.505 27.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 3.2e-05 4096 80 3360 580224 156.542 120.931 8844.35 3602.89 12724.9 12725.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 6.4e-05 1024 160 2400 276480 24.4714 13.8062 777.2 418.286 1233.93 1234.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 0.000256 4096 240 1800 66144 13.9719 422.715 419.078 855.808 855.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1780 0.000128 512 90 792 151680 4.59146 3.51027 57.9903 104.783 170.982 171.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1500 0.000256 2048 290 1584 69120 5.81558 7.10336 129.65 209.46 352.103 352.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 3.2e-05 1024 270 1152 571392 47.7514 26.8804 498.008 836.563 1409.37 1409.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1780 0.001024 512 220 168 18144 0.39024 0.945376 25.6181 26.9948 27.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 980 3.2e-05 4096 80 3360 580224 156.201 120.799 5715.31 3600.61 9593.14 9593.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 6.4e-05 1024 160 2400 276480 24.4136 13.4881 503.561 418.433 960.061 960.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1160 0.000256 4096 240 1800 66048 13.9681 272.042 418.823 704.881 704.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 0.000128 512 90 792 152096 4.42995 3.51763 90.4047 104.864 203.33 203.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1500 0.000256 2048 290 1584 69328 5.85526 7.0472 233.431 209.575 455.982 456.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 3.2e-05 1024 270 1152 572544 47.9274 26.9497 888.658 837.367 1801.07 1801.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 0.001024 512 220 168 18200 0.38656 1.67443 25.6301 27.7351 27.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 3.2e-05 4096 80 3360 580160 156.823 120.999 10243 3608.32 14129.3 14129.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 6.4e-05 1024 160 2400 275968 24.5915 13.5298 892.038 418.41 1348.73 1348.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 0.000256 4096 240 1800 66136 13.9694 489.28 419.058 922.353 922.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 0.000128 512 90 792 151872 4.59971 3.50822 64.201 104.877 177.294 177.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1500 0.000256 2048 290 1584 69216 5.82042 7.17101 147.867 209.67 370.599 370.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 3.2e-05 1024 270 1152 571648 47.7959 26.8984 564.05 837.263 1476.17 1476.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 0.001024 512 220 168 18144 0.38896 1.07104 25.6384 27.141 27.2056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 980 3.2e-05 4096 80 3360 579712 156.561 120.956 6439.8 3594.77 10312.3 10312.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 6.4e-05 1024 160 2400 275968 24.5046 14.1262 566.166 418.783 1023.74 1023.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 0.000256 4096 240 1800 66080 13.9716 310.355 419.411 743.78 743.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 0.000128 512 90 792 152064 4.41555 3.51437 88.5572 104.929 201.529 201.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1500 0.000256 2048 290 1584 69120 5.82205 7.02214 226.619 209.382 448.915 448.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 3.2e-05 1024 270 1152 572416 47.7888 27.5784 849.578 837.917 1763.03 1763.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 0.001024 512 220 168 18176 0.3904 1.61792 25.6184 27.6696 27.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 3.2e-05 4096 80 3360 580352 156.486 120.824 9946.38 3610.5 13834.4 13834.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 6.4e-05 1024 160 2400 276480 24.5104 13.504 828.594 419.141 1285.92 1286.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 0.000256 4096 240 1800 66112 13.9616 474.789 419.195 907.992 908.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 0.000128 512 90 792 151552 4.59661 3.51261 64.0227 104.706 176.954 177.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1500 0.000256 2048 290 1584 68864 5.82861 7.02474 149.039 209.351 371.317 371.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 3.2e-05 1024 270 1152 571392 47.8215 26.9087 562.205 838.559 1475.66 1475.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 0.001024 512 220 168 18048 0.387744 1.0817 25.5804 27.0952 27.1598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 3.2e-05 4096 80 3360 580096 156.32 120.803 6579.01 3612.3 10468.7 10468.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 6.4e-05 1024 160 2400 274432 24.5465 13.482 536.46 418.082 992.735 992.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 0.000256 4096 240 1800 66048 13.9653 315.376 419.285 748.672 748.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 0.000128 512 90 792 152064 4.4233 3.5183 96.5113 104.966 209.527 209.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1500 0.000256 2048 290 1584 69264 5.85376 7.07526 247.636 209.802 470.441 470.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 3.2e-05 1024 270 1152 572544 47.8736 26.9535 945.652 838.141 1858.79 1858.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 0.001024 512 220 168 18216 0.391008 1.75514 25.6571 27.8452 27.9085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 3.2e-05 4096 80 3360 580032 157.095 121.082 10848.9 3626.08 14753.4 14753.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 6.4e-05 1024 160 2400 276480 24.5489 13.5308 954.692 433.94 1426.88 1427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 0.000256 4096 240 1800 66096 13.9407 0 421.623 435.573 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 0.000128 512 90 792 152064 4.42368 3.51606 73.1209 105.026 186.196 186.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1500 0.000256 2048 290 1584 68832 5.81046 7.03498 173.19 209.463 395.572 395.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 3.2e-05 1024 270 1152 571392 47.8944 26.9198 660.521 838.345 1573.84 1573.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 0.001024 512 220 168 18144 0.392384 1.19632 25.6593 27.2896 27.3541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 3.2e-05 4096 80 3360 579456 156.448 120.965 7545.1 3595.01 11417.7 11417.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 6.4e-05 1024 160 2400 274176 24.5024 13.494 661.285 417.808 1117.25 1117.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 0.000256 4096 240 1800 65952 13.9667 360.612 418.91 793.534 793.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 0.000128 512 90 792 152000 4.43155 3.5169 93.0939 104.942 206.094 206.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1500 0.000256 2048 290 1584 69120 5.82854 7.17469 234.847 209.333 457.257 457.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1720 3.2e-05 1024 270 1152 572160 47.8737 26.924 897.116 837.904 1809.98 1810.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 0.001024 512 220 168 18160 0.388256 1.6367 25.622 27.6884 27.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 3.2e-05 4096 80 3360 580160 162.699 120.894 10327.1 3594.94 14205.8 14206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 6.4e-05 1024 160 2400 276480 24.5034 13.5086 904.884 423.425 1366.48 1366.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 0.000256 4096 240 1800 66080 13.9663 492.394 437.056 943.463 943.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 0.000128 512 90 792 151040 4.40835 3.50989 71.0728 104.555 183.657 183.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1500 0.000256 2048 290 1584 68800 5.80102 7.0185 168.709 209.095 390.694 390.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 3.2e-05 1024 270 1152 570880 47.8031 26.8806 642.809 837.923 1555.58 1555.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 0.001024 512 220 168 18080 0.388736 1.1975 25.6147 27.242 27.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 3.2e-05 4096 80 3360 579840 156.02 120.854 7333.58 3592.48 11203.2 11203.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 6.4e-05 1024 160 2400 276480 24.4726 13.5368 645.402 419.154 1102.73 1102.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 0.000256 4096 240 1800 65920 13.9633 350.244 418.429 782.684 782.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 0.000128 512 90 792 151680 4.40525 3.51398 112.601 104.866 225.496 225.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1500 0.000256 2048 290 1584 69120 5.82042 7.2017 302.072 209.634 524.799 524.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 3.2e-05 1024 270 1152 571392 47.7478 26.8575 1146.39 837.24 2058.39 2058.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 0.001024 512 220 168 18144 0.39168 2.18378 25.6291 28.2481 28.3116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 3.2e-05 4096 80 3360 580224 156.109 120.811 13098.4 3595.01 16970.5 16970.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 6.4e-05 1024 160 2400 276480 24.4072 13.4937 1151.1 418.783 1607.94 1608.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 0.000256 4096 240 1800 66048 13.9635 625.654 419.162 1058.82 1058.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 0.000128 512 90 792 151296 4.42208 3.50672 78.9067 104.835 191.78 191.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1500 0.000256 2048 290 1584 68736 5.79734 7.00048 192.904 208.663 414.436 414.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 3.2e-05 1024 270 1152 571392 47.7908 26.8657 734.565 836.589 1645.97 1646.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 0.001024 512 220 168 18048 0.388608 1.41005 25.6144 27.4556 27.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 3.2e-05 4096 80 3360 579840 156.21 120.77 8500.19 3590.09 12367.5 12367.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 6.4e-05 1024 160 2400 273408 24.4628 13.4477 732.681 416.449 1187.2 1187.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 0.000256 4096 240 1800 65856 13.953 404.347 418.261 836.605 836.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 0.000128 512 90 792 151600 4.43878 3.52051 112.245 104.935 225.251 225.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1500 0.000256 2048 290 1584 69200 5.85626 7.04922 297.258 209.778 520.016 520.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 3.2e-05 1024 270 1152 571200 48.0879 26.9506 1131.23 837.771 2044.21 2044.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 0.001024 512 220 168 18200 0.391264 2.15968 25.6679 28.2631 28.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 3.2e-05 4096 80 3360 580000 157.278 121.22 12931.6 3619.19 16829.5 16829.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 6.4e-05 1024 160 2400 276800 24.5267 13.5347 1134.91 419.043 1592.18 1592.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 0.000256 4096 240 1800 66100 13.9468 618.254 419.474 1051.72 1051.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 0.000128 512 90 792 151200 4.44528 3.52166 81.221 104.868 194.167 194.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1500 0.000256 2048 290 1584 68800 5.82656 7.02125 201.004 208.717 422.646 422.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 3.2e-05 1024 270 1152 569600 48.0877 26.9362 761.361 836.879 1673.42 1673.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 0.001024 512 220 168 18000 0.38848 1.45613 25.5854 27.473 27.5376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 3.2e-05 4096 80 3360 580000 156.892 121.192 8761.5 3592.78 12632.6 12632.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 6.4e-05 1024 160 2400 275200 24.4317 13.5639 764.107 416.523 1218.79 1218.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 0.000256 4096 240 1800 66000 13.9489 418.703 418.956 851.656 851.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 0.000128 512 90 792 151872 4.40746 3.51194 108.98 104.856 221.869 221.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1500 0.000256 2048 290 1584 69216 5.84192 7.0473 291.365 209.635 513.964 514.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1720 3.2e-05 1024 270 1152 571648 47.8292 26.9006 1108.26 837.092 2020.25 2020.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 0.001024 512 220 168 18144 0.3904 2.07258 25.641 28.1477 28.2119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 3.2e-05 4096 80 3360 579712 156.502 120.978 12684.5 3594.07 16556.3 16556.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 6.4e-05 1024 160 2400 275968 24.4931 13.6116 1105.16 418.703 1562.13 1562.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 0.000256 4096 240 1800 66080 13.9741 605.793 419.334 1039.15 1039.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 0.000128 512 90 792 151424 4.41834 3.50816 77.9738 104.853 190.863 190.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1500 0.000256 2048 290 1584 68544 5.79866 7.00211 191.445 208.581 412.904 412.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 3.2e-05 1024 270 1152 569856 47.8294 26.8698 729.387 836.622 1640.87 1641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 0.001024 512 220 168 17920 0.387072 1.39059 25.5519 27.3709 27.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 3.2e-05 4096 80 3360 579712 156.116 120.885 8353.99 3592.47 12223.7 12223.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 6.4e-05 1024 160 2400 275968 24.4739 13.5082 734.043 418.55 1190.73 1190.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 0.000256 4096 240 1800 65856 13.9679 398.306 418.428 830.746 830.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 0.000128 512 90 792 151680 4.43389 3.51453 104.934 104.849 217.844 217.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1500 0.000256 2048 290 1584 69120 5.85498 7.18442 282.226 209.63 504.968 505.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 3.2e-05 1024 270 1152 572160 47.9305 26.9312 1080.44 836.982 1992.45 1992.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 0.001024 512 220 168 18120 0.392384 1.9968 25.6136 28.0468 28.1091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 3.2e-05 4096 80 3360 579840 156.853 121.014 12258.1 3602.85 16139.1 16139.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 6.4e-05 1024 160 2400 274560 24.5673 13.5052 1076.59 417.375 1532.2 1532.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 0.000256 4096 240 1800 66000 13.9459 584.763 418.628 1017.38 1017.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 0.000128 512 90 792 150720 4.41802 3.51341 74.8304 104.692 187.568 187.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1500 0.000256 2048 290 1584 68640 5.82861 7.05818 181.441 209.48 403.884 403.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 3.2e-05 1024 270 1152 568320 47.8167 26.8472 691.086 835.282 1601.2 1601.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 0.001024 512 220 168 18000 0.387072 1.28442 25.6237 27.3388 27.4048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 3.2e-05 4096 80 3360 578880 156.595 120.952 7866.54 3594.55 11738.9 11739.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 6.4e-05 1024 160 2400 272640 24.6854 13.5012 687.1 417.895 1143.35 1143.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 0.000256 4096 240 1800 65760 13.9598 374.318 418.342 806.666 806.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 0.000128 512 90 792 151552 4.40406 3.50896 101.307 104.634 213.967 214.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1500 0.000256 2048 290 1584 68864 5.816 7.02314 269.145 209.207 491.267 491.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 3.2e-05 1024 270 1152 571392 47.8266 26.8861 1025.09 837.987 1937.96 1938.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 0.001024 512 220 168 18048 0.38912 1.90547 25.5684 27.9061 27.9733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 3.2e-05 4096 80 3360 580096 156.379 120.804 11719.9 3591.4 15588.7 15588.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 6.4e-05 1024 160 2400 274432 24.5751 14.5908 1026.18 417.928 1483.44 1483.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 0.000256 4096 240 1800 66048 13.9653 560.841 418.997 993.848 993.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 0.000128 512 90 792 151552 4.41744 3.51478 75.5231 104.803 188.367 188.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1500 0.000256 2048 290 1584 68608 5.82941 7.03427 180.848 209.717 403.5 403.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 3.2e-05 1024 270 1152 569344 47.7742 26.8411 689.165 836.087 1600.03 1600.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 0.001024 512 220 168 17920 0.38704 1.35693 25.582 27.3671 27.4292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 3.2e-05 4096 80 3360 579584 156.345 120.876 7966.45 3598.23 11842.1 11842.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 6.4e-05 1024 160 2400 274432 24.5738 13.4886 693.285 418.312 1149.83 1149.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 0.000256 4096 240 1800 65792 13.9548 378.567 418.646 811.216 811.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1780 0.000128 512 90 775 152320 4.40976 3.50915 83.2868 104.983 196.308 196.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1500 0.000256 2048 290 1575 69312 5.82845 7.08416 218.118 209.787 440.891 440.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1720 3.2e-05 1024 270 1150 573952 47.682 26.88 831.677 838.438 1744.85 1744.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1780 0.001024 512 220 175 18208 0.38912 3.02749 25.6655 29.1252 29.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 980 3.2e-05 4096 80 3350 580480 156.225 120.75 9600.85 3612.07 13490.1 13490.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 6.4e-05 1024 160 2400 276480 24.4881 13.514 843.457 419.34 1300.97 1301.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1160 0.000256 4096 240 1800 66176 13.9726 463.458 419.458 896.935 896.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 0.000128 512 90 775 152320 4.43702 3.52832 77.507 104.902 190.488 190.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1500 0.000256 2048 290 1575 69280 5.86458 7.07696 196.751 209.631 419.401 419.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 3.2e-05 1024 270 1150 574080 47.909 26.9461 748.264 837.758 1661.05 1661.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 0.001024 512 220 175 18200 0.390464 1.3904 25.6534 27.4787 27.5415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 980 3.2e-05 4096 80 3350 580480 157.277 121.087 8622.24 3591.27 12492.1 12492.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 6.4e-05 1024 160 2400 276480 24.6047 13.5241 756.681 419.076 1214.05 1214.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1160 0.000256 4096 240 1800 66160 13.9455 412.318 419.136 845.456 845.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1780 0.000128 512 90 775 152320 4.69011 4.08499 55.0973 104.918 168.907 168.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1500 0.000256 2048 290 1575 69120 5.8344 7.04307 127.012 209.288 349.252 349.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1720 3.2e-05 1024 270 1150 573440 47.7853 26.9198 483.863 837.739 1396.47 1396.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1780 0.001024 512 220 175 18160 0.391424 2.65005 25.6537 28.7398 28.8052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 980 3.2e-05 4096 80 3350 580160 156.526 120.913 5551.7 3605.93 9435.28 9435.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 6.4e-05 1024 160 2400 276480 24.5284 13.5318 488.207 419.009 945.441 945.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1160 0.000256 4096 240 1800 66080 13.9671 265.008 418.819 697.842 697.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 0.000128 512 90 775 152256 4.41958 3.51037 82.1501 104.949 195.139 195.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1500 0.000256 2048 290 1575 69312 5.84579 7.03536 208.335 209.737 431.027 431.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 3.2e-05 1024 270 1150 573696 47.8324 26.9171 795.085 838.114 1708.12 1708.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 0.001024 512 220 175 18192 0.38912 1.52118 25.6627 27.6148 27.6767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 3.2e-05 4096 80 3350 580224 156.553 120.927 9177.98 3593.55 13049.2 13049.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 6.4e-05 1024 160 2400 275712 24.5725 13.509 803.437 418.749 1260.43 1260.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 0.000256 4096 240 1800 66144 13.9761 438.141 419.457 871.617 871.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 0.000128 512 90 775 152064 4.58477 3.50893 58.6381 104.769 171.614 171.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1500 0.000256 2048 290 1575 69120 5.81645 7.03808 134.187 209.432 356.548 356.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 3.2e-05 1024 270 1150 572928 47.6751 27.1967 514.88 836.451 1426.37 1426.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 0.001024 512 220 175 18144 0.390848 0.999936 25.6532 27.0891 27.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 980 3.2e-05 4096 80 3350 580224 156.142 120.805 5941.17 3612.36 9830.7 9830.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 6.4e-05 1024 160 2400 274944 24.5728 13.5228 520.206 427.19 985.651 985.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1160 0.000256 4096 240 1800 66048 13.9667 282.697 423.556 720.265 720.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 0.000128 512 90 775 152320 4.42317 3.51978 85.4503 104.987 198.491 198.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1500 0.000256 2048 290 1575 69328 5.85318 7.05053 223.367 209.831 446.177 446.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 3.2e-05 1024 270 1150 573440 47.8654 26.9476 848.37 838.408 1761.76 1761.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 0.001024 512 220 175 18144 0.389472 1.67731 25.6369 27.7482 27.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 3.2e-05 4096 80 3350 580160 156.772 121.014 9818.28 3612.61 13708.9 13709.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 6.4e-05 1024 160 2400 275968 24.5991 13.525 857.503 418.789 1314.58 1314.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 0.000256 4096 240 1800 66136 13.9694 470.661 419.505 904.183 904.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 0.000128 512 90 775 151872 4.59686 3.5113 61.4992 104.867 174.587 174.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1500 0.000256 2048 290 1575 69216 5.83066 7.11293 141.547 209.653 364.216 364.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 3.2e-05 1024 270 1150 571648 47.8002 26.8981 539.456 837.385 1451.7 1451.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 0.001024 512 220 175 18032 0.386176 1.07104 25.6001 27.0999 27.1647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 980 3.2e-05 4096 80 3350 579712 156.504 120.967 6182.87 3594.25 10054.8 10055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 6.4e-05 1024 160 2400 275968 24.5026 13.5086 543.775 418.758 1000.7 1000.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 0.000256 4096 240 1800 66080 13.9756 299.332 419.382 732.738 732.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 0.000128 512 90 775 152320 4.41565 3.51232 88.188 105.003 201.232 201.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1500 0.000256 2048 290 1575 69120 5.82246 7.03082 233.051 209.526 455.507 455.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 3.2e-05 1024 270 1150 573440 47.725 26.8905 884.657 838.47 1797.91 1798.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 0.001024 512 220 175 18176 0.389312 1.7159 25.6623 27.8124 27.8753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 3.2e-05 4096 80 3350 580352 156.571 120.84 10191.1 3594.51 14063.2 14063.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 6.4e-05 1024 160 2400 276480 24.5053 13.5743 873.728 419.49 1331.46 1331.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 0.000256 4096 240 1800 66112 13.9665 488.303 419.424 921.737 921.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 0.000128 512 90 775 151552 4.58362 3.51136 63.2758 104.634 176.117 176.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1500 0.000256 2048 290 1575 68864 5.81933 7.02259 154.284 209.206 376.407 376.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 3.2e-05 1024 270 1150 573440 47.6725 26.882 582.085 837.995 1494.8 1494.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 0.001024 512 220 175 18048 0.390816 1.16438 25.6061 27.2051 27.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 3.2e-05 4096 80 3350 580096 156.358 120.799 6776.58 3591.28 10645.2 10645.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 6.4e-05 1024 160 2400 274432 24.5518 13.484 557.18 417.795 1013.17 1013.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 0.000256 4096 240 1800 66048 13.9674 325.158 419.016 758.184 758.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 0.000128 512 90 775 152064 4.4233 3.51731 94.4599 104.964 207.477 207.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1500 0.000256 2048 290 1575 69264 5.86134 7.05037 245.583 209.799 468.367 468.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 3.2e-05 1024 270 1150 573696 47.8201 26.9476 941.632 838.136 1854.7 1854.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 0.001024 512 220 175 18144 0.388224 1.76973 25.6417 27.8411 27.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 3.2e-05 4096 80 3350 580032 157.062 121.098 10818.9 3594.07 14691.4 14691.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 6.4e-05 1024 160 2400 276480 24.5723 13.6631 954.105 419.262 1411.77 1411.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 0.000256 4096 240 1800 66096 13.9387 0 419.367 433.316 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 0.000128 512 90 775 152064 4.42998 3.51238 72.4664 104.927 185.444 185.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1500 0.000256 2048 290 1575 68832 5.81846 7.02234 176.826 209.051 398.796 398.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 3.2e-05 1024 270 1150 573696 47.7047 26.9148 677.185 837.528 1589.5 1589.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 0.001024 512 220 175 18000 0.387648 1.28019 25.5806 27.2933 27.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 3.2e-05 4096 80 3350 579456 156.427 120.972 7685.95 3592.33 11555.9 11556.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 6.4e-05 1024 160 2400 274176 24.5086 13.4903 676.743 417.49 1132.4 1132.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 0.000256 4096 240 1800 65952 13.97 369.046 418.505 801.567 801.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 0.000128 512 90 775 152320 4.41994 3.51485 91.7141 104.932 204.693 204.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1500 0.000256 2048 290 1575 69120 5.83475 7.04154 240.679 209.309 462.939 463.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 3.2e-05 1024 270 1150 573440 47.7341 26.9153 913.28 837.813 1825.91 1826.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 0.001024 512 220 175 18160 0.38912 1.73424 25.6487 27.8154 27.8774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 3.2e-05 4096 80 3350 580160 156.433 120.914 10510 3608.72 14396.3 14396.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 6.4e-05 1024 160 2400 276480 24.5285 13.5148 925.759 419.193 1383.16 1383.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 0.000256 4096 240 1800 66080 13.9689 502.709 419.002 935.725 935.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 0.000128 512 90 775 151680 4.54298 3.51062 70.1832 104.653 183.002 183.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1500 0.000256 2048 290 1575 68800 5.81747 7.02266 168.751 209.291 390.952 391.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 3.2e-05 1024 270 1150 573440 47.6116 26.8854 643.811 838.699 1557.16 1557.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 0.001024 512 220 175 18080 0.390752 1.25021 25.6644 27.3477 27.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 3.2e-05 4096 80 3350 579840 156.007 120.824 7340.91 3599.84 11217.8 11218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 6.4e-05 1024 160 2400 276480 24.4653 13.6245 647.174 419.547 1104.97 1105.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 0.000256 4096 240 1800 65920 13.9637 351.335 418.816 784.16 784.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 0.000128 512 90 775 152064 4.40525 3.51472 108.869 104.745 221.653 221.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1500 0.000256 2048 290 1575 69120 5.82259 7.03898 292.623 209.395 514.956 515.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 3.2e-05 1024 270 1150 572928 47.639 26.8575 1114.15 836.276 2025.09 2025.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 0.001024 512 220 175 18144 0.39024 2.24688 25.6513 28.3307 28.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 3.2e-05 4096 80 3350 580224 156.065 120.807 12742.5 3590.4 16610 16610.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 6.4e-05 1024 160 2400 274944 24.5515 13.4943 1112.28 418.297 1568.78 1568.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 0.000256 4096 240 1800 66048 13.9655 609.782 418.757 1042.55 1042.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 0.000128 512 90 775 152064 4.40982 3.50906 76.9653 104.903 189.905 190.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1500 0.000256 2048 290 1575 68736 5.79994 7.00688 195.754 208.808 417.444 417.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 3.2e-05 1024 270 1150 571392 47.7558 26.8651 742.148 837.326 1654.26 1654.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 0.001024 512 220 175 18048 0.388256 1.45811 25.6605 27.5488 27.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 3.2e-05 4096 80 3350 579840 156.226 120.795 8570.41 3611.4 12459 12459.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 6.4e-05 1024 160 2400 273408 24.4481 13.4451 742.659 416.733 1197.45 1197.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 0.000256 4096 240 1800 65856 13.9592 409.575 418.555 842.134 842.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 0.000128 512 90 775 152000 4.44173 3.52403 108.867 104.828 221.772 221.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1500 0.000256 2048 290 1575 69200 5.87366 7.08067 292.097 209.573 514.701 514.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 3.2e-05 1024 270 1150 572800 47.8832 26.9598 1111.22 836.95 2023.18 2023.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 0.001024 512 220 175 18100 0.387456 2.22675 25.6187 28.2775 28.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 3.2e-05 4096 80 3350 580400 157.202 121.137 12812.9 3590.54 16682 16682.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 6.4e-05 1024 160 2400 275200 24.6792 13.5333 1112.96 418.721 1570.05 1570.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 0.000256 4096 240 1800 66100 13.9469 611.705 425.464 1051.16 1051.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 0.000128 512 90 775 152000 4.43382 3.52083 77.9803 104.991 191.038 191.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1500 0.000256 2048 290 1575 68800 5.81715 7.06707 196.359 208.947 418.264 418.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 3.2e-05 1024 270 1150 572800 47.8456 26.9313 742.095 837.81 1654.84 1654.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 0.001024 512 220 175 18000 0.388448 1.50323 25.6411 27.5742 27.6407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 3.2e-05 4096 80 3350 580000 156.914 121.166 8587.64 3597.39 12463.3 12463.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 6.4e-05 1024 160 2400 272000 24.6738 13.5788 734.762 416.97 1190.14 1190.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 0.000256 4096 240 1800 66000 13.9507 410.382 419.421 843.797 843.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 0.000128 512 90 775 151872 4.40829 3.5136 103.999 104.792 216.822 216.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1500 0.000256 2048 290 1575 69216 5.83574 7.03507 283.985 209.507 506.437 506.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 3.2e-05 1024 270 1150 571648 47.7596 26.8984 1077.32 836.6 1988.74 1988.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 0.001024 512 220 175 18032 0.38848 2.09766 25.583 28.1129 28.1764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 3.2e-05 4096 80 3350 579712 161.907 120.989 12349.8 3610.18 16243.1 16243.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 6.4e-05 1024 160 2400 275968 24.5125 13.5127 1093.69 430.847 1562.73 1562.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 0.000256 4096 240 1800 66080 13.974 594.152 419.08 1027.25 1027.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 0.000128 512 90 775 151424 4.41571 3.50624 74.1952 104.854 187.084 187.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1500 0.000256 2048 290 1575 68544 5.79706 7.00461 185.3 208.582 406.757 406.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 3.2e-05 1024 270 1150 569856 47.8301 26.8727 705.572 836.623 1617.07 1617.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 0.001024 512 220 175 17920 0.388416 1.43056 25.5816 27.4464 27.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 3.2e-05 4096 80 3350 579712 156.168 120.871 8067.89 3592.43 11937.6 11937.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 6.4e-05 1024 160 2400 275968 24.4792 13.496 712.104 420.693 1170.94 1171.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 0.000256 4096 240 1800 65856 13.9588 385.162 418.424 817.593 817.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 0.000128 512 90 775 152160 4.42579 3.51491 100.363 104.852 213.265 213.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1500 0.000256 2048 290 1575 69120 5.84262 7.08845 275.247 209.634 497.882 497.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 3.2e-05 1024 270 1150 572160 47.8905 26.9332 1045.96 837.204 1958.15 1958.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 0.001024 512 220 175 18120 0.38912 2.02813 25.6491 28.1094 28.1718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 3.2e-05 4096 80 3350 579840 156.919 121.006 11954 3590.96 15823.1 15823.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 6.4e-05 1024 160 2400 274560 24.5646 13.5026 1049.32 417.514 1505.07 1505.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 0.000256 4096 240 1800 66000 13.9468 571.867 418.633 1004.49 1004.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 0.000128 512 90 775 151680 4.41206 3.51232 73.2521 104.604 185.895 185.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1500 0.000256 2048 290 1575 68640 5.83171 7.03626 181.52 209.3 403.76 403.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 3.2e-05 1024 270 1150 568320 47.8239 26.8438 688.702 834.578 1598.11 1598.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 0.001024 512 220 175 18000 0.389376 1.35267 25.6524 27.4387 27.5025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 3.2e-05 4096 80 3350 578880 156.591 120.946 7955.79 3591.52 11825.1 11825.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 6.4e-05 1024 160 2400 272640 24.6695 13.5134 692.937 417.542 1148.82 1148.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 0.000256 4096 240 1800 65760 13.9592 379.33 417.982 811.315 811.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 0.000128 512 90 775 151552 4.40029 3.50493 98.9091 104.704 211.631 211.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1500 0.000256 2048 290 1575 68864 5.81827 7.01859 261.915 209.353 484.182 484.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 3.2e-05 1024 270 1150 573440 47.6831 26.8859 998.686 838.574 1911.99 1912.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 0.001024 512 220 175 18048 0.390848 1.99888 25.6182 28.0508 28.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 3.2e-05 4096 80 3350 580096 156.403 120.787 11467.7 3607.23 15352.3 15352.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 6.4e-05 1024 160 2400 274432 24.5573 13.484 997.069 430.493 1465.76 1465.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 0.000256 4096 240 1800 66048 13.9612 548.762 419.288 982.057 982.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 0.000128 512 90 775 151552 4.41936 3.51642 72.8887 104.703 185.64 185.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1500 0.000256 2048 290 1575 68608 5.83475 7.03242 184.713 209.512 407.169 407.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 3.2e-05 1024 270 1150 569344 47.7705 26.8232 699.448 835.282 1609.49 1609.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 0.001024 512 220 175 17920 0.38912 1.46941 25.604 27.5073 27.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 3.2e-05 4096 80 3350 579584 156.372 120.915 8184.1 3594.82 12056.4 12056.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 6.4e-05 1024 160 2400 274432 24.5696 13.523 707.779 417.895 1163.93 1164.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 0.000256 4096 240 1800 65792 13.9605 389.505 418.245 821.763 821.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1780 0.000128 512 90 800 151936 4.41165 3.51392 77.8572 104.981 190.875 190.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1500 0.000256 2048 290 1568 69504 5.83475 7.04099 189.773 209.781 412.502 412.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1720 3.2e-05 1024 270 1152 572928 47.765 26.8811 732.679 838.434 1645.93 1646.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1780 0.001024 512 220 160 18304 0.390816 2.4064 25.6491 28.4886 28.5519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 980 3.2e-05 4096 80 3360 580480 156.28 120.737 8396.77 3593.54 12267.6 12267.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 6.4e-05 1024 160 2400 275968 24.5492 13.4966 737.183 423.436 1198.83 1198.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1160 0.000256 4096 240 1792 66208 13.9848 403.027 423.803 840.86 840.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1780 0.000128 512 90 800 151808 4.62461 3.51232 55.5552 104.934 168.741 168.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1500 0.000256 2048 290 1568 69376 5.83066 7.03504 122.621 209.377 344.936 345.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1720 3.2e-05 1024 270 1152 572416 47.8585 26.8815 472.367 837.905 1385.18 1385.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1780 0.001024 512 220 160 18240 0.387072 2.38541 25.6195 28.4359 28.4978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 980 3.2e-05 4096 80 3360 580352 156.604 120.824 5407.6 3591.92 9277.16 9277.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1100 6.4e-05 1024 160 2400 275456 24.6246 13.6435 474.334 419.079 931.842 931.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 0.000256 4096 240 1792 66176 13.9844 737.517 419.054 1170.6 1170.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 0.000128 512 90 800 152000 4.43539 3.52115 80.6901 104.895 193.663 193.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1500 0.000256 2048 290 1568 69440 5.86483 7.05808 193.537 209.628 416.162 416.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 3.2e-05 1024 270 1152 572800 47.9456 26.9434 749.834 837.742 1662.64 1662.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 0.001024 512 220 160 18320 0.387968 1.31066 25.6521 27.3946 27.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 980 3.2e-05 4096 80 3360 580480 157.198 121.092 8601.66 3595.64 12475.8 12476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 6.4e-05 1024 160 2400 275840 24.6565 13.5499 754.841 419.045 1212.27 1212.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1160 0.000256 4096 240 1792 66200 13.9881 408.396 419.075 841.505 841.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1780 0.000128 512 90 800 152000 4.60499 3.52038 58.0596 104.933 171.233 171.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1500 0.000256 2048 290 1568 69280 5.83066 7.10861 124.357 209.303 346.673 346.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 3.2e-05 1024 270 1152 572160 47.8649 26.9338 483.68 837.802 1396.45 1396.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1780 0.001024 512 220 160 18240 0.387744 0.856064 25.6304 26.9173 26.9826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 980 3.2e-05 4096 80 3360 580160 156.511 120.888 5548.18 3590.48 9416.29 9416.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 6.4e-05 1024 160 2400 275200 24.6396 13.5123 487.495 419.049 944.861 944.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1160 0.000256 4096 240 1792 66160 13.9813 262.515 419.064 695.604 695.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 0.000128 512 90 800 151872 4.41926 3.51194 87.1124 104.862 200.02 200.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1500 0.000256 2048 290 1568 69408 5.82483 7.06394 210.941 209.564 433.47 433.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 3.2e-05 1024 270 1152 572928 47.8071 26.9251 805.9 837.586 1718.39 1718.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 0.001024 512 220 160 18288 0.391648 1.47341 25.6389 27.5488 27.6152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 3.2e-05 4096 80 3360 580224 156.435 120.936 9304.58 3609.34 13191.5 13191.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 6.4e-05 1024 160 2400 275712 24.5516 13.5066 813.111 418.374 1269.71 1269.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 0.000256 4096 240 1792 66192 13.9861 441.664 419.058 874.757 874.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 0.000128 512 90 800 151680 4.59258 3.50979 59.9198 104.855 172.99 173.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1500 0.000256 2048 290 1568 69312 5.82234 7.02883 134.958 209.607 357.489 357.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 3.2e-05 1024 270 1152 571392 47.7459 26.8616 523.582 837.155 1435.5 1435.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 0.001024 512 220 160 18240 0.388864 0.929792 25.6568 27.0184 27.0851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 980 3.2e-05 4096 80 3360 580224 156.074 120.799 5922.08 3594.05 9793.22 9793.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 6.4e-05 1024 160 2400 274944 24.5486 13.493 523.423 418.741 980.366 980.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1160 0.000256 4096 240 1792 66144 13.9838 281.508 419.351 714.888 714.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 0.000128 512 90 800 151872 4.43635 3.51398 83.7629 104.96 196.787 196.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1500 0.000256 2048 290 1568 69440 5.86342 7.06355 207.741 209.778 430.523 430.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 3.2e-05 1024 270 1152 572544 47.9673 26.9481 801.254 838.181 1714.52 1714.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 0.001024 512 220 160 18256 0.38912 1.38966 25.6407 27.4618 27.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 3.2e-05 4096 80 3360 580160 156.928 121.025 9101.44 3593.17 12972.8 12973.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 6.4e-05 1024 160 2400 275072 24.6605 13.525 800.322 418.696 1257.37 1257.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 0.000256 4096 240 1792 66192 13.9837 434.166 419.399 867.593 867.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 0.000128 512 90 800 151424 4.60595 3.51558 59.0596 105.801 173.099 173.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1500 0.000256 2048 290 1568 69216 5.82861 7.0368 132.264 211.53 356.732 356.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 3.2e-05 1024 270 1152 571648 47.8136 26.8978 512.653 844.68 1432.21 1432.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 0.001024 512 220 160 18144 0.38896 0.910112 25.7087 27.0506 27.1132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 3.2e-05 4096 80 3360 579712 156.547 120.97 5842.49 3627 9747.23 9747.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 6.4e-05 1024 160 2400 274176 24.6842 14.3179 512.798 422.496 974.459 974.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 0.000256 4096 240 1792 66080 13.9985 280.831 422.878 717.754 717.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 0.000128 512 90 800 151200 4.72269 3.5185 51.0016 104.893 164.252 164.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1500 0.000256 2048 290 1568 69216 5.85878 7.09072 108.498 209.779 331.298 331.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 3.2e-05 1024 270 1152 569856 48.0414 26.9262 419.306 837.175 1331.61 1331.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 0.001024 512 220 160 18144 0.388896 0.763904 25.6354 26.8321 26.8923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 980 3.2e-05 4096 80 3360 579264 156.95 121.065 4806.53 3613.76 8698.53 8698.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 6.4e-05 1024 160 2400 274176 24.7398 13.5278 420.29 418.766 877.487 877.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1160 0.000256 4096 240 1792 66024 13.9894 232.002 419.11 665.148 665.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 0.000128 512 90 800 151808 4.41584 3.51683 85.6827 105.012 198.737 198.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1500 0.000256 2048 290 1568 69376 5.81408 7.04685 210.337 209.543 432.814 432.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 3.2e-05 1024 270 1152 572416 47.784 26.882 804.847 838.577 1718.25 1718.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 0.001024 512 220 160 18240 0.390752 1.41517 25.6314 27.4808 27.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 3.2e-05 4096 80 3360 580352 156.506 120.84 9317.53 3594.78 13189.9 13190.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 6.4e-05 1024 160 2400 275456 24.6097 13.4969 789.496 420.273 1248.04 1248.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 0.000256 4096 240 1792 66176 13.9909 444.621 419.471 878.125 878.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 0.000128 512 90 800 151040 4.60016 3.51091 62.256 104.692 175.173 175.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1500 0.000256 2048 290 1568 69120 5.83018 7.02026 140.77 209.333 363.023 363.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 3.2e-05 1024 270 1152 571392 47.8705 26.886 538.137 838.731 1451.79 1451.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 0.001024 512 220 160 18176 0.387072 1.01872 25.6305 27.081 27.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 3.2e-05 4096 80 3360 580096 156.356 120.801 6319.28 3594.18 10190.8 10191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 6.4e-05 1024 160 2400 274432 24.559 13.4889 509.196 418.046 965.453 965.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 0.000256 4096 240 1792 66048 13.9864 301.453 418.962 734.447 734.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 0.000128 512 90 800 151296 4.69926 3.50822 54.0189 104.919 167.26 167.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1500 0.000256 2048 290 1568 68736 5.79994 7.0656 116.921 208.842 338.702 338.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 3.2e-05 1024 270 1152 571392 47.7963 26.8616 447.388 837.282 1359.49 1359.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 0.001024 512 220 160 18048 0.387072 0.816864 25.586 26.8332 26.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 3.2e-05 4096 80 3360 579840 156.229 120.797 5192.53 3593.02 9062.79 9062.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 6.4e-05 1024 160 2400 273408 24.4444 13.4492 422.829 416.79 877.668 877.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 0.000256 4096 240 1792 66048 13.9816 249.284 419.353 682.665 682.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 0.000128 512 90 800 151776 4.4272 3.52461 113.049 104.958 226.068 226.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1500 0.000256 2048 290 1568 69408 5.85296 7.04771 300.04 209.781 522.797 522.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 3.2e-05 1024 270 1152 572544 47.8878 26.9435 1150.45 838.053 2063.49 2063.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 0.001024 512 220 160 18288 0.391808 2.0681 25.6721 28.1763 28.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 3.2e-05 4096 80 3360 580032 156.957 121.084 13061.6 3593.53 16933.4 16933.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 6.4e-05 1024 160 2400 275328 24.6687 13.527 1146.22 419.172 1603.74 1603.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 0.000256 4096 240 1792 66168 14.0063 622.305 419.971 1056.33 1056.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 0.000128 512 90 800 151488 4.43146 3.51818 78.7237 105.028 191.81 191.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1500 0.000256 2048 290 1568 69120 5.81632 7.02259 188.575 209.247 410.735 410.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 3.2e-05 1024 270 1152 571392 47.8804 26.9139 727.368 838.348 1640.68 1640.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 0.001024 512 220 160 18144 0.38784 1.39152 25.6246 27.4478 27.5126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 3.2e-05 4096 80 3360 579456 156.454 120.953 8420.09 3609.45 12307.2 12307.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 6.4e-05 1024 160 2400 274176 24.5267 13.5373 734.184 417.809 1190.22 1190.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 0.000256 4096 240 1792 66096 13.9904 401.667 419.404 835.108 835.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 0.000128 512 90 800 151200 4.42253 3.51642 67.9235 104.664 180.635 180.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1500 0.000256 2048 290 1568 69120 5.84762 7.03706 154.549 209.393 376.899 376.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 3.2e-05 1024 270 1152 570240 47.8009 26.8767 603.737 835.133 1513.7 1513.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 0.001024 512 220 160 18144 0.390496 1.1815 25.6681 27.2813 27.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 3.2e-05 4096 80 3360 579744 156.991 121.143 6893.44 3597.25 10769 10769.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 6.4e-05 1024 160 2400 273024 24.679 13.5099 607.108 417.796 1063.25 1063.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 0.000256 4096 240 1792 65880 13.9735 327.69 418.524 760.229 760.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 0.000128 512 90 800 152000 4.42045 3.51642 108.781 105.001 221.829 221.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1500 0.000256 2048 290 1568 69280 5.82282 7.04102 278.99 209.456 501.382 501.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1720 3.2e-05 1024 270 1152 572160 47.7957 26.9148 1071.5 838.409 1984.78 1984.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 0.001024 512 220 160 18240 0.391072 1.9896 25.6437 28.0686 28.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 3.2e-05 4096 80 3360 580160 156.434 120.922 12322.8 3592.57 16192.9 16193.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 6.4e-05 1024 160 2400 275200 24.6252 13.5107 1076.56 419.508 1534.37 1534.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 0.000256 4096 240 1792 66160 13.9837 585.402 419.296 1018.72 1018.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 0.000128 512 90 800 151040 4.40464 3.51014 79.8699 104.553 192.448 192.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1500 0.000256 2048 290 1568 69120 5.81018 7.0127 188.014 209.093 410.003 410.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 3.2e-05 1024 270 1152 570880 47.7953 26.8861 716.717 837.894 1629.45 1629.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 0.001024 512 220 160 18080 0.389312 1.31782 25.5755 27.3272 27.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 3.2e-05 4096 80 3360 579840 156.018 120.823 8271.29 3592.41 12140.8 12141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 6.4e-05 1024 160 2400 273920 24.6905 13.5045 711.855 419.135 1169.35 1169.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 0.000256 4096 240 1792 66080 13.9851 395.064 418.988 828.082 828.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 0.000128 512 90 800 150720 4.44886 3.51232 66.8879 104.607 179.572 179.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1500 0.000256 2048 290 1568 69120 5.83718 7.0512 157.241 209.308 379.514 379.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 3.2e-05 1024 270 1152 568320 47.8439 26.8449 600.775 834.576 1510.21 1510.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 0.001024 512 220 160 18000 0.386432 1.1343 25.5775 27.1394 27.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 3.2e-05 4096 80 3360 578880 156.551 120.98 6967.12 3591.56 10836.4 10836.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 6.4e-05 1024 160 2400 272640 24.6836 13.4988 598.459 417.541 1054.35 1054.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 0.000256 4096 240 1792 66000 13.9878 331.272 419.003 764.31 764.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 0.000128 512 90 800 151680 4.40989 3.50995 101.407 104.845 214.283 214.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1500 0.000256 2048 290 1568 69312 5.81984 7.02912 265.319 209.584 487.824 487.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 3.2e-05 1024 270 1152 571392 47.7089 26.8583 1021.62 837.065 1933.42 1933.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 0.001024 512 220 160 18240 0.390656 1.76496 25.6563 27.8532 27.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 3.2e-05 4096 80 3360 580224 156.036 120.8 11597.2 3594.07 15468.4 15468.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 6.4e-05 1024 160 2400 274944 24.5602 15.3484 1023.53 418.787 1482.39 1482.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 0.000256 4096 240 1792 66144 13.9776 553.335 419.302 986.661 986.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 0.000128 512 90 800 151296 4.42403 3.51027 74.0248 104.908 186.979 187.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1500 0.000256 2048 290 1568 68736 5.79635 7.04307 171.676 208.815 393.405 393.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 3.2e-05 1024 270 1152 571392 47.778 26.8595 663.73 837.191 1575.72 1575.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 0.001024 512 220 160 18048 0.388672 1.16531 25.5869 27.1831 27.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 3.2e-05 4096 80 3360 579840 156.217 120.798 7562.57 3592.59 11432.4 11432.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 6.4e-05 1024 160 2400 273408 24.462 13.4533 661.36 416.753 1116.19 1116.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 0.000256 4096 240 1792 66048 13.9929 359.392 419.297 792.725 792.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 0.000128 512 90 800 150912 4.41389 3.5137 60.7139 104.73 173.482 173.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1500 0.000256 2048 290 1568 69120 5.83738 7.02848 149.645 209.611 372.198 372.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 3.2e-05 1024 270 1152 566784 47.9191 26.8112 571.896 835.347 1482.13 1482.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 0.001024 512 220 160 17856 0.382976 1.06467 25.5231 27.0121 27.0814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 3.2e-05 4096 80 3360 579456 156.339 120.854 6522.7 3596.36 10396.5 10396.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 6.4e-05 1024 160 2400 271872 24.3544 13.3685 569.205 414.861 1021.95 1022.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 0.000256 4096 240 1792 65952 13.9837 310.726 419.347 744.104 744.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 0.000128 512 90 800 151600 4.44262 3.52256 102.37 104.91 215.354 215.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1500 0.000256 2048 290 1568 69400 5.86547 7.05453 261.483 209.725 484.2 484.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 3.2e-05 1024 270 1152 571200 48.0442 26.9517 1002.43 837.566 1915.15 1915.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 0.001024 512 220 160 18200 0.38912 1.85238 25.627 27.9112 27.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 3.2e-05 4096 80 3360 580400 157.276 121.145 11451.1 3611.61 15341.4 15341.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 6.4e-05 1024 160 2400 275200 24.6806 13.538 1002.63 419.06 1460.07 1460.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 0.000256 4096 240 1792 66100 13.996 545.332 419.078 978.46 978.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 0.000128 512 90 800 151200 4.44074 3.5183 76.2956 104.999 189.363 189.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1500 0.000256 2048 290 1568 68800 5.82531 7.01667 180.057 208.959 401.937 402.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 3.2e-05 1024 270 1152 569600 48.1011 26.9314 693.777 837.894 1606.87 1607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 0.001024 512 220 160 18000 0.38752 1.25952 25.56 27.2503 27.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 3.2e-05 4096 80 3360 580000 156.92 121.156 8069.95 3597.09 11945.3 11945.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 6.4e-05 1024 160 2400 272000 24.6855 13.4916 693.156 417.134 1148.63 1148.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 0.000256 4096 240 1792 66000 13.9836 382.681 419.173 815.883 815.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1780 0.000128 512 90 800 150000 4.61254 3.51642 67.213 104.261 179.716 179.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1500 0.000256 2048 290 1568 68400 5.85114 7.17939 149.601 208.702 371.406 371.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 3.2e-05 1024 270 1152 571200 48.0521 26.9556 580.31 838.039 1493.52 1493.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1780 0.001024 512 220 160 18000 0.388448 1.1105 25.6284 27.1694 27.2342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 3.2e-05 4096 80 3360 579600 157.119 121.09 6653.7 3592.78 10524.9 10525.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 6.4e-05 1024 160 2400 273600 24.8564 13.5361 580.344 419.301 1038.2 1038.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 0.000256 4096 240 1792 65700 13.959 314.8 418.114 746.915 746.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 0.000128 512 90 800 151424 4.41805 3.51027 98.6419 104.865 211.548 211.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1500 0.000256 2048 290 1568 69216 5.83066 7.09222 253.151 209.648 475.797 475.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1720 3.2e-05 1024 270 1152 571648 47.8044 26.9012 971.519 837.165 1883.55 1883.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 0.001024 512 220 160 18144 0.38912 1.71834 25.598 27.7487 27.8122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 3.2e-05 4096 80 3360 579712 156.56 120.969 11223.7 3612.76 15114.3 15114.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 6.4e-05 1024 160 2400 274176 24.6934 13.5305 978.404 418.942 1435.74 1435.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 0.000256 4096 240 1792 66080 13.9899 531.72 419.213 964.967 965.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 0.000128 512 90 800 151424 4.41741 3.50666 74.0703 104.94 187.046 187.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1500 0.000256 2048 290 1568 68544 5.7856 7.11226 176.189 208.754 397.918 397.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 3.2e-05 1024 270 1152 569856 47.8669 26.8712 678.622 837.414 1590.94 1591.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 0.001024 512 220 160 17920 0.385024 1.17971 25.5241 27.1326 27.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 3.2e-05 4096 80 3360 579712 156.151 120.877 7839.28 3595.64 11712.2 11712.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 6.4e-05 1024 160 2400 272384 24.7883 13.5619 678.447 418.904 1135.86 1135.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 0.000256 4096 240 1792 65856 13.9824 372.2 418.485 804.715 804.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 0.000128 512 90 800 150528 4.61754 3.51741 65.1666 104.943 178.362 178.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1500 0.000256 2048 290 1568 68544 5.79827 6.99798 144.302 208.301 365.472 365.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 3.2e-05 1024 270 1152 569856 47.9646 26.9082 560.473 836.889 1472.4 1472.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 0.001024 512 220 160 17808 0.385792 0.96816 25.5112 26.9092 26.9738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 3.2e-05 4096 80 3360 577920 156.65 121.054 6388.45 3598.27 10264.6 10264.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 6.4e-05 1024 160 2400 274176 24.6659 13.532 561.54 418.755 1018.65 1018.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 0.000256 4096 240 1792 65856 13.9899 304.153 418.797 736.984 737.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 0.000128 512 90 800 151680 4.4295 3.51354 99.496 104.847 212.398 212.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1500 0.000256 2048 290 1568 69360 5.85277 7.0791 248.368 209.629 471.003 471.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 3.2e-05 1024 270 1152 572160 47.8888 26.9304 941.918 837.006 1853.91 1854.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1780 0.001024 512 220 160 18240 0.391072 1.79904 25.6565 27.8931 27.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 3.2e-05 4096 80 3360 579840 156.866 121.023 11081.4 3590.69 14950.2 14950.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 6.4e-05 1024 160 2400 274560 24.5749 13.5107 956.692 417.697 1412.63 1412.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 0.000256 4096 240 1792 66120 13.986 524.634 419.129 957.795 957.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 0.000128 512 90 800 150720 4.42326 3.51405 75.7285 104.691 188.465 188.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1500 0.000256 2048 290 1568 69120 5.82659 7.02874 178.524 209.482 400.935 401.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 3.2e-05 1024 270 1152 568320 47.8633 26.8472 680.975 835.286 1591.13 1591.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 0.001024 512 220 160 18000 0.385504 1.24109 25.5877 27.2583 27.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 3.2e-05 4096 80 3360 578880 156.559 120.969 7780.66 3613.08 11671.5 11671.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 6.4e-05 1024 160 2400 272640 24.6748 13.5029 679.755 417.892 1135.98 1136.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 0.000256 4096 240 1792 66000 13.9846 370.917 419.343 804.288 804.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 0.000128 512 90 800 151200 4.62438 3.52227 66.178 104.758 179.195 179.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1500 0.000256 2048 290 1568 69120 5.85728 7.19264 147.338 209.774 370.234 370.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 3.2e-05 1024 270 1152 570240 47.8582 26.8866 566.018 835.332 1476.26 1476.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1780 0.001024 512 220 160 18000 0.387072 1.04038 25.6688 27.1389 27.2016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 3.2e-05 4096 80 3360 578880 156.851 120.953 6543.85 3590.22 10412.1 10412.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 6.4e-05 1024 160 2400 270720 24.9276 13.5148 561.904 417.991 1018.49 1018.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 0.000256 4096 240 1792 65880 13.9901 310.042 419.291 743.368 743.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 0.000128 512 90 800 151040 4.41574 3.51027 98.5622 104.701 211.304 211.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1500 0.000256 2048 290 1568 69120 5.82298 7.03043 249.483 209.35 471.762 471.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 3.2e-05 1024 270 1152 571392 47.8283 26.884 961.882 838.551 1875.31 1875.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 0.001024 512 220 160 18176 0.388992 1.70077 25.6278 27.7592 27.8227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 3.2e-05 4096 80 3360 580096 156.39 120.815 10975.5 3593.75 14846.7 14846.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 6.4e-05 1024 160 2400 274432 24.5527 13.4845 963.324 418.212 1419.73 1419.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 0.000256 4096 240 1792 66048 13.9822 522.435 418.996 955.458 955.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 0.000128 512 90 800 150528 4.42237 3.51232 75.1889 104.679 187.919 188.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1500 0.000256 2048 290 1568 69120 5.83181 7.03101 169.425 209.473 391.831 391.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 3.2e-05 1024 270 1152 569344 47.7591 26.8253 651.171 835.116 1561.03 1561.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 0.001024 512 220 160 17920 0.385024 1.23318 25.5322 27.194 27.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 3.2e-05 4096 80 3360 579584 156.337 120.867 7433.16 3594.87 11305.5 11305.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 6.4e-05 1024 160 2400 274432 24.5666 13.7257 654.456 417.813 1110.72 1110.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 0.000256 4096 240 1792 65792 13.9764 352.727 417.882 784.631 784.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 0.000128 512 90 800 150528 4.59696 3.51395 65.6665 104.532 178.419 178.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1500 0.000256 2048 290 1568 68352 5.8273 7.04307 152.389 209.352 374.689 374.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 3.2e-05 1024 270 1152 565248 47.7796 26.8901 579.358 833.409 1487.6 1487.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 0.001024 512 220 160 17664 0.383104 1.12669 25.4555 27.0099 27.0738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 3.2e-05 4096 80 3360 579072 156.255 120.695 6822.55 3591.16 10690.9 10691.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 6.4e-05 1024 160 2400 270336 24.3532 13.322 582.029 412.927 1032.79 1032.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 0.000256 4096 240 1792 65664 13.9857 324.121 418.319 756.469 756.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1780 0.000128 512 90 800 152064 4.40525 3.51072 78.5083 104.866 191.402 191.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1500 0.000256 2048 290 1600 69312 5.81901 7.03693 196.108 209.547 418.584 418.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1720 3.2e-05 1024 270 1160 572928 47.7261 26.8935 748.53 837.494 1660.81 1660.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1780 0.001024 512 220 160 18304 0.38976 1.31686 25.6373 27.388 27.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 980 3.2e-05 4096 80 3360 580096 156.2 120.819 8563.57 3591.45 12432.3 12432.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 6.4e-05 1024 160 2400 275968 24.5297 13.5001 750.127 418.87 1207.19 1207.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1160 0.000256 4096 240 1800 66176 13.9722 412.445 418.997 845.461 845.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1780 0.000128 512 90 800 152064 4.6072 3.51133 57.051 105.003 170.288 170.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1500 0.000256 2048 290 1600 69120 5.83021 7.03744 125.534 209.527 348.003 348.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1720 3.2e-05 1024 270 1160 572416 47.8218 26.8834 481.232 838.488 1394.59 1394.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1780 0.001024 512 220 160 18240 0.388384 2.43258 25.6283 28.4897 28.5577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 980 3.2e-05 4096 80 3360 580096 156.666 120.846 5516.27 3611.99 9406 9406.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1100 6.4e-05 1024 160 2400 275456 24.6141 13.4968 481.98 419.368 939.627 939.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 0.000256 4096 240 1800 66112 13.9715 761.687 419.283 1194.99 1195.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 0.000128 512 90 800 152000 4.44006 3.52253 87.3687 104.978 200.422 200.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1500 0.000256 2048 290 1600 69360 5.85744 7.05789 222.802 209.784 445.574 445.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 3.2e-05 1024 270 1160 572800 47.865 26.9493 841.869 838.35 1755.19 1755.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 0.001024 512 220 160 18320 0.389184 1.48525 25.6654 27.5832 27.6455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 980 3.2e-05 4096 80 3360 580160 157.092 121.138 9787.99 3595.49 13661.9 13662.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 6.4e-05 1024 160 2400 275840 24.6379 13.5263 845.862 419.354 1303.54 1303.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1160 0.000256 4096 240 1800 66160 13.9442 465.324 419.37 898.684 898.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1780 0.000128 512 90 800 152000 4.60829 3.51437 62.6861 105.226 176.151 176.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1500 0.000256 2048 290 1600 69120 5.83475 7.03683 142.25 209.462 364.654 364.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 3.2e-05 1024 270 1160 572160 47.8026 26.9203 543.707 838.418 1457.01 1457.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1780 0.001024 512 220 160 18240 0.387968 0.987424 25.6383 27.0582 27.1217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 980 3.2e-05 4096 80 3360 579840 156.394 120.959 6181.57 3594.19 10053.3 10053.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 6.4e-05 1024 160 2400 275200 24.607 13.5132 540.877 419.353 998.513 998.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1160 0.000256 4096 240 1800 66080 13.965 294.002 419.157 727.175 727.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1780 0.000128 512 90 800 151680 4.71235 3.51642 54.0803 104.922 167.349 167.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1500 0.000256 2048 290 1600 69120 5.85594 7.0887 116.322 209.78 339.118 339.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1720 3.2e-05 1024 270 1160 572160 47.8923 26.9312 445.288 837.583 1357.85 1357.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1780 0.001024 512 220 160 18240 0.396576 2.75078 25.6676 28.8574 28.9184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 980 3.2e-05 4096 80 3360 579360 156.898 121.128 5031.28 3595.41 8904.93 8905.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 6.4e-05 1024 160 2400 274560 24.5705 13.5066 441.407 417.674 897.316 897.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1160 0.000256 4096 240 1800 66000 13.953 239.631 419.159 672.787 672.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 0.000128 512 90 800 151872 4.41357 3.51104 82.6663 104.952 195.653 195.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1500 0.000256 2048 290 1600 69312 5.8327 7.09306 205.603 209.738 428.34 428.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 3.2e-05 1024 270 1160 572928 47.795 26.9189 784.695 838.343 1697.92 1698.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 0.001024 512 220 160 18288 0.387712 1.36352 25.6462 27.4415 27.5046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 3.2e-05 4096 80 3360 579840 156.605 120.975 8957.95 3607.95 12843.7 12843.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 6.4e-05 1024 160 2400 275712 24.5512 13.5073 785.76 418.735 1242.72 1242.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 0.000256 4096 240 1800 66144 13.9742 427.278 419.437 860.734 860.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 0.000128 512 90 800 151680 4.60176 3.51568 59.4748 104.783 172.485 172.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1500 0.000256 2048 290 1600 69120 5.81875 7.02806 135.107 209.466 357.491 357.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 3.2e-05 1024 270 1160 571392 47.7386 26.8652 512.976 836.572 1424.32 1424.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 0.001024 512 220 160 18240 0.387072 0.946464 25.6364 27.0127 27.0718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 980 3.2e-05 4096 80 3360 579840 156.212 120.863 5836.56 3593.64 9707.5 9707.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 6.4e-05 1024 160 2400 274944 24.5541 13.5007 510.335 418.436 966.989 967.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 0.000256 4096 240 1800 66048 13.9612 278.141 418.822 710.971 711.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 0.000128 512 90 800 151488 4.68522 3.51914 50.3153 104.928 163.562 163.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1500 0.000256 2048 290 1600 68832 5.82042 7.03283 110.121 209.052 332.096 332.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 3.2e-05 1024 270 1160 571392 47.9014 26.9123 424.013 837.556 1336.54 1336.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 0.001024 512 220 160 18144 0.387072 0.79856 25.6096 26.8387 26.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 980 3.2e-05 4096 80 3360 579456 156.468 121.001 4800.06 3591.63 8669.38 8669.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 6.4e-05 1024 160 2400 274176 24.5097 13.7577 421.367 417.414 877.209 877.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1160 0.000256 4096 240 1800 65952 13.9671 228.764 418.514 661.288 661.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 0.000128 512 90 800 151872 4.42826 3.51232 108.493 104.893 221.442 221.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1500 0.000256 2048 290 1600 69328 5.86138 7.17005 294.609 209.638 517.347 517.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 3.2e-05 1024 270 1160 572544 47.9091 26.9476 1139.91 837.651 2052.58 2052.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 0.001024 512 220 160 18256 0.389408 2.08678 25.6283 28.147 28.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 3.2e-05 4096 80 3360 579936 156.73 121.068 12756.8 3610.6 16645.4 16645.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 6.4e-05 1024 160 2400 275072 24.6562 13.5237 1133.01 418.409 1589.76 1589.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 0.000256 4096 240 1800 66136 13.9754 609.902 419.05 1042.97 1043.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 0.000128 512 90 800 151424 4.41869 3.51283 74.7795 104.791 187.611 187.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1500 0.000256 2048 290 1600 69216 5.82627 7.04102 186.638 209.504 409.082 409.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 3.2e-05 1024 270 1160 571648 47.7548 26.8955 707.994 836.597 1619.4 1619.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 0.001024 512 220 160 18144 0.387072 1.27846 25.5836 27.2909 27.3551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 3.2e-05 4096 80 3360 579712 156.49 120.974 8004.89 3591.71 11874.3 11874.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 6.4e-05 1024 160 2400 274176 24.6777 13.6008 702.365 418.459 1159.26 1159.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 0.000256 4096 240 1800 66080 13.9724 382.898 419.072 815.985 816.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 0.000128 512 90 800 151200 4.62179 3.5185 64.6744 104.908 177.835 177.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1500 0.000256 2048 290 1600 69216 5.85181 7.13942 151.466 209.801 374.334 374.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 3.2e-05 1024 270 1160 569856 48.044 26.929 574.416 837.223 1486.78 1486.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 0.001024 512 220 160 18144 0.38672 1.09773 25.6309 27.1583 27.2241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 3.2e-05 4096 80 3360 579264 156.899 121.063 6516.71 3594.8 10389.7 10389.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 6.4e-05 1024 160 2400 274176 24.7357 13.5265 573.645 418.817 1030.89 1031.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 0.000256 4096 240 1800 66024 13.9797 312.825 419.363 746.214 746.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 0.000128 512 90 800 152064 4.4143 3.51738 103.651 104.921 216.615 216.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1500 0.000256 2048 290 1600 69120 5.81427 7.02506 274.575 209.348 496.838 496.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 3.2e-05 1024 270 1160 572416 47.7502 27.0564 1050.63 837.758 1963.36 1963.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 0.001024 512 220 160 18240 0.38864 1.90874 25.6152 27.9567 28.0205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 3.2e-05 4096 80 3360 580096 156.496 120.908 11844.8 3592.94 15715.4 15715.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 6.4e-05 1024 160 2400 275456 24.6092 13.4966 1036.24 419.144 1493.65 1493.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 0.000256 4096 240 1800 66112 13.9633 565.783 419.03 998.822 998.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 0.000128 512 90 800 151552 4.40829 3.50592 73.0218 104.699 185.747 185.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1500 0.000256 2048 290 1600 68864 5.82771 7.0208 174.279 209.332 396.538 396.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 3.2e-05 1024 270 1160 571392 47.8289 26.8873 663.797 838.485 1577.16 1577.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 0.001024 512 220 160 18176 0.38912 1.25837 25.6292 27.3198 27.3838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 3.2e-05 4096 80 3360 579584 156.551 120.876 7598.77 3596.1 11472.5 11472.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 6.4e-05 1024 160 2400 274432 24.5454 13.5473 637.368 418.037 1093.65 1093.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 0.000256 4096 240 1800 66048 13.97 363.807 419.244 797.065 797.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 0.000128 512 90 800 151296 4.60746 3.51027 60.5061 104.906 173.643 173.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1500 0.000256 2048 290 1600 68736 5.8023 7.04253 141.719 208.804 363.441 363.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 3.2e-05 1024 270 1160 571392 47.7565 26.8637 538.567 837.171 1450.52 1450.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 0.001024 512 220 160 18048 0.38704 1.01216 25.5817 27.0243 27.0906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 3.2e-05 4096 80 3360 579072 156.462 120.906 6165.15 3615.06 10057.8 10058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 6.4e-05 1024 160 2400 273408 24.4441 13.4431 519.09 416.74 973.874 974.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 0.000256 4096 240 1800 65856 13.9568 294.15 418.542 726.693 726.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 0.000128 512 90 800 151776 4.43018 3.52048 105.55 104.894 218.51 218.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1500 0.000256 2048 290 1600 69264 5.85318 7.05795 281.764 209.66 504.411 504.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 3.2e-05 1024 270 1160 572544 47.8534 27.0338 1075.44 837.582 1988.07 1988.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 0.001024 512 220 160 18288 0.389728 1.86755 25.6557 27.9567 28.0209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 3.2e-05 4096 80 3360 579744 157.021 121.106 12137 3593.08 16008.5 16008.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 6.4e-05 1024 160 2400 275328 24.6668 13.527 1072.24 419.054 1529.65 1529.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 0.000256 4096 240 1800 66096 13.9447 0 418.995 432.95 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 0.000128 512 90 800 151488 4.4288 3.51846 76.8263 104.923 189.809 189.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1500 0.000256 2048 290 1600 68832 5.82045 7.04355 183.306 209.044 405.291 405.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 3.2e-05 1024 270 1160 571392 47.8762 26.9388 696.685 837.544 1609.21 1609.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 0.001024 512 220 160 18144 0.38704 1.26096 25.6062 27.297 27.3581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 3.2e-05 4096 80 3360 579456 156.413 120.966 7860.34 3605.93 11743.9 11744.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 6.4e-05 1024 160 2400 274176 24.5169 13.4975 689.294 417.42 1144.89 1145.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 0.000256 4096 240 1800 65952 13.9623 375.089 418.509 807.605 807.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 0.000128 512 90 800 151200 4.43923 3.51846 69.0818 104.689 181.84 181.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1500 0.000256 2048 290 1600 68688 5.84704 7.03354 161.134 209.437 383.526 383.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 3.2e-05 1024 270 1160 570240 47.8298 27.1365 612.068 835.333 1522.53 1522.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 0.001024 512 220 160 18144 0.388832 1.03965 25.6683 27.1402 27.2067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 3.2e-05 4096 80 3360 579744 156.97 121.153 6958.35 3613.54 10850.2 10850.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 6.4e-05 1024 160 2400 273024 24.6936 13.6985 605.904 417.901 1062.36 1062.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 0.000256 4096 240 1800 65880 13.9632 331.278 418.898 764.186 764.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 0.000128 512 90 800 150912 4.5944 3.51027 63.2686 104.733 176.219 176.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1500 0.000256 2048 290 1600 68544 5.8201 7.05946 142.08 209.625 364.659 364.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 3.2e-05 1024 270 1160 566784 47.9229 26.8142 542.947 835.452 1453.29 1453.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 0.001024 512 220 160 17856 0.385024 0.991232 25.522 26.9404 27.0037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 3.2e-05 4096 80 3360 579456 156.339 120.861 6213.06 3608.84 10099.3 10099.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 6.4e-05 1024 160 2400 271872 24.3633 13.4215 540.699 414.914 993.559 993.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 0.000256 4096 240 1800 65664 13.953 295.064 418.131 727.191 727.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 0.000128 512 90 800 152000 4.41779 3.51642 101.874 104.94 214.86 214.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1500 0.000256 2048 290 1600 69120 5.81814 7.0295 264.742 209.329 486.991 487.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 3.2e-05 1024 270 1160 572160 47.7781 26.9271 1003.5 837.903 1916.27 1916.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 0.001024 512 220 160 18240 0.387104 1.83293 25.6297 27.8921 27.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 3.2e-05 4096 80 3360 579840 156.36 120.965 11395.1 3592.18 15264.9 15265.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 6.4e-05 1024 160 2400 275200 24.6292 13.5168 997.634 419.293 1455.24 1455.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 0.000256 4096 240 1800 66080 13.9654 543.34 419.029 976.379 976.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 0.000128 512 90 800 151040 4.39875 3.50816 74.0182 104.638 186.672 186.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1500 0.000256 2048 290 1600 68800 5.79635 7.028 179.083 209.27 401.249 401.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 3.2e-05 1024 270 1160 570880 47.7917 26.8757 680.366 838.626 1593.82 1593.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 0.001024 512 220 160 18080 0.386912 1.24429 25.5838 27.2573 27.3223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 3.2e-05 4096 80 3360 579840 156.002 120.82 7816.78 3596.35 11690.2 11690.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 6.4e-05 1024 160 2400 273920 24.7022 13.4963 677.741 419.515 1135.61 1135.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 0.000256 4096 240 1800 65920 13.9613 371.243 418.77 804.017 804.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 0.000128 512 90 800 150720 4.57949 3.51478 66.907 104.622 179.737 179.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1500 0.000256 2048 290 1600 68640 5.83811 7.03882 149.819 209.341 372.105 372.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 3.2e-05 1024 270 1160 568320 47.8448 26.8493 571.401 834.715 1480.97 1481.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 0.001024 512 220 160 18000 0.38688 1.10387 25.5753 27.109 27.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 3.2e-05 4096 80 3360 578880 156.581 120.999 6531.68 3592.94 10402.4 10402.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 6.4e-05 1024 160 2400 272640 24.6776 13.5004 568.078 417.598 1024.01 1024.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 0.000256 4096 240 1800 65760 13.9571 310.854 418.05 742.908 742.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 0.000128 512 90 800 149760 4.59325 3.50618 62.2151 104.205 174.628 174.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1500 0.000256 2048 290 1600 68480 5.80346 7.01168 148.562 208.611 370.066 370.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 3.2e-05 1024 270 1160 568320 48.0901 26.8923 552.212 837.908 1465.27 1465.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 0.001024 512 220 160 17920 0.387072 1.10064 25.5708 27.102 27.1672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 3.2e-05 4096 80 3360 579840 156.333 120.881 6572.17 3602.97 10452.6 10452.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 6.4e-05 1024 160 2400 266240 24.6677 13.9407 538.337 412.392 989.499 989.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 0.000256 4096 240 1800 65600 13.951 314.192 417.457 745.644 745.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 0.000128 512 90 800 151680 4.41091 3.51232 97.9393 104.785 210.753 210.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1500 0.000256 2048 290 1600 69120 5.80416 7.03443 248.836 209.457 471.202 471.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 3.2e-05 1024 270 1160 571392 47.7132 26.8616 934.931 836.58 1846.24 1846.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 0.001024 512 220 160 18240 0.388448 1.76736 25.6364 27.8337 27.8958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 3.2e-05 4096 80 3360 579840 156.162 120.863 10895.6 3593.76 14766.6 14766.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 6.4e-05 1024 160 2400 274944 24.565 14.5467 931.413 418.629 1389.31 1389.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 0.000256 4096 240 1800 66048 13.9698 515.554 418.965 948.534 948.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 0.000128 512 90 800 151296 4.42128 3.50963 73.2677 104.929 186.243 186.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1500 0.000256 2048 290 1600 68736 5.80349 7.00211 176.61 208.863 398.354 398.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 3.2e-05 1024 270 1160 571392 47.7742 27.1217 672.593 837.367 1585.02 1585.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 0.001024 512 220 160 18048 0.385056 1.22486 25.5831 27.2362 27.3006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 3.2e-05 4096 80 3360 579072 156.487 120.914 7663.06 3598.47 11539.2 11539.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 6.4e-05 1024 160 2400 273408 24.4643 14.6367 665.186 416.827 1121.28 1121.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 0.000256 4096 240 1800 65856 13.9587 365.345 418.65 797.999 798.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 0.000128 512 90 800 150912 4.59382 3.51232 64.0764 104.639 176.938 177.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1500 0.000256 2048 290 1600 68544 5.81568 7.06813 145.073 209.425 367.457 367.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 3.2e-05 1024 270 1160 566784 47.918 26.8117 552.388 834.609 1461.9 1462.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 0.001024 512 220 160 17856 0.385024 1.01811 25.5095 26.9583 27.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 3.2e-05 4096 80 3360 579456 156.333 120.867 6324.18 3596.24 10197.8 10198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 6.4e-05 1024 160 2400 271872 24.3645 13.3658 547.584 414.492 999.972 1000.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 0.000256 4096 240 1800 65664 13.953 300.067 417.716 731.78 731.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 0.000128 512 90 800 150528 4.6025 3.51398 60.393 104.52 173.142 173.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1500 0.000256 2048 290 1600 68352 5.81094 7.03632 137.218 209.33 359.467 359.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 3.2e-05 1024 270 1160 565248 47.7836 26.7332 517.216 833.325 1425.22 1425.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 0.001024 512 220 160 17664 0.382976 0.948096 25.4553 26.8291 26.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 3.2e-05 4096 80 3360 577536 156.799 120.957 5879.14 3602.52 9759.64 9759.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 6.4e-05 1024 160 2400 270336 24.345 13.327 510.034 412.881 960.747 960.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 0.000256 4096 240 1800 65664 13.9574 281.597 418.555 714.154 714.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 0.000128 512 90 800 151600 4.44262 3.52256 99.88 104.822 212.78 212.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1500 0.000256 2048 290 1600 69200 5.86214 7.05357 258.384 209.547 480.919 480.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 3.2e-05 1024 270 1160 571200 48.0618 26.9567 980.525 836.876 1892.58 1892.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 0.001024 512 220 160 18200 0.389792 1.70803 25.6131 27.7561 27.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 3.2e-05 4096 80 3360 580000 157.361 121.199 11191.4 3592.37 15062.6 15062.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 6.4e-05 1024 160 2400 275200 24.6713 13.5364 983.26 418.86 1440.49 1440.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 0.000256 4096 240 1800 66100 13.9464 532.437 419.155 965.582 965.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 0.000128 512 90 800 151200 4.44778 3.52118 76.3817 104.985 189.45 189.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1500 0.000256 2048 290 1600 68800 5.82701 7.11872 176.231 208.942 398.194 398.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 3.2e-05 1024 270 1160 569600 48.1052 26.9319 667.017 837.809 1580.03 1580.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 0.001024 512 220 160 18000 0.387104 1.26157 25.5529 27.2465 27.3104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 3.2e-05 4096 80 3360 580000 156.898 121.141 7582.79 3597.67 11458.7 11458.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 6.4e-05 1024 160 2400 272000 24.7004 13.482 658.233 420.046 1116.62 1116.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 0.000256 4096 240 1800 66000 13.9369 360.794 419.413 794.187 794.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1780 0.000128 512 90 800 150000 4.44336 3.51437 65.7957 104.241 178.102 178.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1500 0.000256 2048 290 1600 68400 5.8327 7.02259 151.01 208.656 372.594 372.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 3.2e-05 1024 270 1160 571200 48.0598 26.958 578.45 837.854 1491.48 1491.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1780 0.001024 512 220 160 18000 0.393504 1.12067 25.6246 27.1817 27.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 3.2e-05 4096 80 3360 578400 157.395 121.285 6799.48 3598.07 10676.4 10676.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 6.4e-05 1024 160 2400 273600 24.8658 13.5332 575.309 419.221 1033.09 1033.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 0.000256 4096 240 1800 65700 13.9551 322.557 418.31 754.865 754.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 0.000128 512 90 800 150400 4.58752 3.50986 63.9276 104.57 176.705 176.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1500 0.000256 2048 290 1600 68800 5.82042 7.03197 140.831 209.455 363.211 363.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1720 3.2e-05 1024 270 1160 563200 48.0923 26.7857 524.753 833.657 1433.45 1433.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 0.001024 512 220 160 17600 0.38496 1.01459 25.4255 26.8668 26.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 3.2e-05 4096 80 3360 579200 156.579 120.971 6041.47 3612.5 9931.73 9931.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 6.4e-05 1024 160 2400 268800 24.4878 13.3386 520.02 412.896 970.901 971.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 0.000256 4096 240 1800 65600 13.962 287.409 418.289 719.702 719.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1780 0.000128 512 90 816 151808 4.4167 3.51312 87.5777 104.994 200.614 200.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1500 0.000256 2048 290 1584 69120 5.82816 7.04371 212.552 209.807 435.306 435.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 3.2e-05 1024 270 1152 571392 47.7699 26.879 811.61 838.535 1724.96 1725.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1780 0.001024 512 220 192 18080 0.389024 1.71622 25.6615 27.8082 27.8746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 980 3.2e-05 4096 80 3360 579968 156.17 120.849 9226.41 3596.67 13100.3 13100.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 6.4e-05 1024 160 2400 275968 24.5064 13.834 816.124 419.446 1274.08 1274.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1160 0.000256 4096 240 1824 66016 13.9911 447.767 419.554 881.36 881.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1780 0.000128 512 90 816 151808 4.60867 3.51459 60.8274 105.016 174.079 174.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1500 0.000256 2048 290 1584 68992 5.82915 7.05562 136.119 209.544 358.619 358.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1720 3.2e-05 1024 270 1152 571392 47.8366 26.8824 521.061 838.795 1434.73 1434.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1780 0.001024 512 220 192 18048 0.38912 3.07814 25.663 29.1738 29.2393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 980 3.2e-05 4096 80 3360 579840 156.542 120.922 5880.99 3597.48 9756.15 9756.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1100 6.4e-05 1024 160 2400 275456 24.5839 13.9039 522.085 419.412 980.141 980.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1160 0.000256 4096 240 1824 65984 13.9915 286.977 419.5 720.511 720.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1780 0.000128 512 90 816 151296 4.68394 3.51232 52.2393 104.846 165.397 165.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1500 0.000256 2048 290 1584 68928 5.81805 7.03283 112.919 209.593 335.434 335.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1720 3.2e-05 1024 270 1152 569856 47.8486 26.8576 429.706 837.08 1341.65 1341.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1780 0.001024 512 220 192 17952 0.387264 3.11328 25.6136 29.1572 29.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 980 3.2e-05 4096 80 3360 579840 156.176 120.845 4864.43 3614.28 8755.93 8756.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1100 6.4e-05 1024 160 2400 274944 24.5628 13.4955 429.221 418.684 886.125 886.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 0.000256 4096 240 1824 65952 13.9844 883.727 419.411 1317.17 1317.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 0.000128 512 90 816 151840 4.43731 3.52195 83.7643 104.989 196.821 196.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1500 0.000256 2048 290 1584 69120 5.85363 7.07094 204.628 209.805 427.429 427.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 3.2e-05 1024 270 1152 571520 47.9881 26.9431 784.228 838.452 1697.77 1697.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 0.001024 512 220 192 18080 0.390784 1.59747 25.6625 27.6925 27.7585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 980 3.2e-05 4096 80 3360 580000 157.236 121.151 8933.92 3597.37 12809.9 12810.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 6.4e-05 1024 160 2400 275840 24.643 13.5248 789.757 419.403 1247.49 1247.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 0.000256 4096 240 1824 66000 13.9829 430.221 419.495 863.74 863.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 0.000128 512 90 816 151680 4.59795 3.51642 60.854 104.927 174.006 174.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1500 0.000256 2048 290 1584 68960 5.83123 7.0369 134.417 209.302 356.659 356.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 3.2e-05 1024 270 1152 570880 47.9441 26.9244 512.516 837.811 1425.35 1425.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 0.001024 512 220 192 18000 0.388576 1.10381 25.6266 27.1633 27.2266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 980 3.2e-05 4096 80 3360 579520 156.578 120.985 5813.05 3593.26 9684.09 9684.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 6.4e-05 1024 160 2400 275200 24.6297 13.5114 512.235 419.045 969.583 969.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1160 0.000256 4096 240 1824 65920 13.9862 280.529 418.841 713.409 713.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1780 0.000128 512 90 816 151680 4.71667 3.51437 51.9299 104.836 165.11 165.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1500 0.000256 2048 290 1584 68880 5.85494 7.04922 109.291 209.603 331.872 331.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 3.2e-05 1024 270 1152 570240 48.0217 26.9339 421.998 837.161 1334.27 1334.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1780 0.001024 512 220 192 18000 0.395264 0.903168 25.6532 26.9946 27.0566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 980 3.2e-05 4096 80 3360 579360 156.937 121.098 4757.76 3592.48 8628.5 8628.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 6.4e-05 1024 160 2400 274560 24.5663 13.7222 421.721 417.33 877.497 877.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1160 0.000256 4096 240 1824 65880 13.9827 229.607 418.798 662.43 662.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 0.000128 512 90 816 151680 4.41542 3.51642 107.431 104.938 220.407 220.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1500 0.000256 2048 290 1584 69024 5.83507 7.04307 284.677 209.706 507.334 507.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 3.2e-05 1024 270 1152 570624 47.93 26.9132 1109.55 837.988 2022.55 2022.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 0.001024 512 220 192 18048 0.391264 2.39987 25.6465 28.4809 28.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 3.2e-05 4096 80 3360 579840 156.521 120.983 12387.5 3613.73 16278.9 16279.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 6.4e-05 1024 160 2400 274944 24.6015 13.5085 1112.12 418.666 1569.06 1569.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 0.000256 4096 240 1824 66000 13.9938 598.524 419.397 1031.96 1032.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 0.000128 512 90 816 151296 4.41994 3.5103 74.7126 104.869 187.622 187.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1500 0.000256 2048 290 1584 68928 5.81427 7.03309 180.069 209.633 402.622 402.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 3.2e-05 1024 270 1152 569856 47.8374 26.8636 688.347 837.239 1600.45 1600.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 0.001024 512 220 192 17952 0.387072 1.40147 25.6165 27.4484 27.5141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 3.2e-05 4096 80 3360 579840 156.153 120.861 7770.88 3614.95 11663.1 11663.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 6.4e-05 1024 160 2400 274944 24.5315 13.4927 689.038 418.784 1146.01 1146.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 0.000256 4096 240 1824 65952 13.9901 374.803 419.497 808.335 808.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1780 0.000128 512 90 816 151488 4.59539 3.5199 65.258 104.945 178.428 178.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1500 0.000256 2048 290 1584 68544 5.81427 7.02202 143.888 209.08 365.875 365.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 3.2e-05 1024 270 1152 569088 48.0478 26.9194 556.528 837.681 1469.34 1469.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1780 0.001024 512 220 192 17856 0.38912 1.24518 25.5724 27.2504 27.3148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 980 3.2e-05 4096 80 3360 579456 156.424 120.946 6284.13 3610.65 10172.4 10172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 6.4e-05 1024 160 2400 274176 24.5357 13.7405 559.033 417.473 1014.95 1015.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1160 0.000256 4096 240 1824 65808 13.9876 303.798 418.655 736.484 736.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1780 0.000128 512 90 816 151296 4.70483 3.50819 57.2971 104.846 170.466 170.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1500 0.000256 2048 290 1584 68352 5.79878 6.99802 121.796 208.685 343.351 343.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 3.2e-05 1024 270 1152 568320 48.0229 26.8655 470.089 836.69 1381.82 1381.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1780 0.001024 512 220 192 17856 0.387328 1.06496 25.6055 27.1003 27.1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 980 3.2e-05 4096 80 3360 579072 156.475 120.908 5295.63 3594.64 9167.86 9168.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 6.4e-05 1024 160 2400 273408 24.4643 13.45 470.514 416.501 925.085 925.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1160 0.000256 4096 240 1824 65856 13.9878 256.52 419.164 689.714 689.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 0.000128 512 90 816 151648 4.4319 3.51846 103.064 104.976 216.106 216.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1500 0.000256 2048 290 1584 69104 5.85885 7.09197 264.948 209.805 487.779 487.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 3.2e-05 1024 270 1152 570752 48.0414 26.9555 1020.2 838.308 1933.67 1933.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 0.001024 512 220 192 18032 0.399264 2.18781 25.673 28.3059 28.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 3.2e-05 4096 80 3360 579712 156.807 121.104 11390.7 3596.21 15265 15265.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 6.4e-05 1024 160 2400 275072 24.6682 13.525 1023.95 418.869 1481.17 1481.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 0.000256 4096 240 1824 65968 13.9807 548.393 419.466 981.886 981.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 0.000128 512 90 816 151424 4.42438 3.51571 72.4432 104.876 185.374 185.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1500 0.000256 2048 290 1584 68992 5.84045 7.03968 167.948 209.68 390.585 390.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1720 3.2e-05 1024 270 1152 569856 47.9474 26.905 642.95 837.285 1555.26 1555.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 0.001024 512 220 192 17920 0.388608 1.42864 25.6026 27.4629 27.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 3.2e-05 4096 80 3360 579264 156.656 121.023 7210.1 3597.93 11085.9 11086.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 6.4e-05 1024 160 2400 274176 24.6731 13.7125 643.299 418.808 1100.65 1100.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 0.000256 4096 240 1824 65856 13.9801 350.079 419.086 783.19 783.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 0.000128 512 90 816 151200 4.6249 3.5167 62.4481 104.917 175.617 175.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1500 0.000256 2048 290 1584 68880 5.85523 7.05549 137.557 209.821 360.363 360.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 3.2e-05 1024 270 1152 569856 48.0395 26.9307 527.446 837.321 1439.9 1440.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 0.001024 512 220 192 17808 0.388192 1.21856 25.5652 27.2133 27.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 3.2e-05 4096 80 3360 579264 156.877 121.074 5932.78 3596.19 9807.15 9807.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 6.4e-05 1024 160 2400 274176 24.7131 13.7858 527.148 418.874 984.684 984.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 0.000256 4096 240 1824 65856 13.9839 288.565 419.372 721.967 722.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1780 0.000128 512 90 816 151424 4.59872 3.50822 56.5367 104.931 169.682 169.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1500 0.000256 2048 290 1584 68544 5.79398 7.00826 122.643 208.732 344.25 344.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 3.2e-05 1024 270 1152 569856 47.8699 26.8677 475.028 837.252 1387.18 1387.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1780 0.001024 512 220 192 17696 0.38464 1.03843 25.5298 26.9942 27.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 980 3.2e-05 4096 80 3360 578816 156.331 120.988 5351.26 3599.89 9228.7 9228.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 6.4e-05 1024 160 2400 272384 24.8035 13.5366 473.411 418.849 930.759 930.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 0.000256 4096 240 1824 65632 13.9878 260.171 418.369 692.572 692.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 0.000128 512 90 816 151808 4.41917 3.51395 99.8533 105.015 212.909 213.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1500 0.000256 2048 290 1584 68992 5.83066 7.0248 256.37 209.543 478.845 478.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 3.2e-05 1024 270 1152 571392 47.8015 26.8894 980.956 838.682 1894.49 1894.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 0.001024 512 220 192 18048 0.389216 2.08282 25.6584 28.174 28.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 3.2e-05 4096 80 3360 579840 156.529 120.944 11086.5 3597.79 14962 14962.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 6.4e-05 1024 160 2400 275456 24.5916 13.5751 970.094 419.583 1428.01 1428.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 0.000256 4096 240 1824 65984 13.9912 534.586 419.624 968.245 968.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 0.000128 512 90 816 151040 4.4192 3.51056 71.5972 104.635 184.275 184.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1500 0.000256 2048 290 1584 68864 5.82938 7.09146 166.402 209.216 388.61 388.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 3.2e-05 1024 270 1152 571392 47.8221 26.8804 635.957 838.007 1548.83 1548.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 0.001024 512 220 192 17920 0.386912 1.39642 25.6038 27.4295 27.4915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 3.2e-05 4096 80 3360 579584 156.558 120.89 7199.33 3594.05 11071.1 11071.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 6.4e-05 1024 160 2400 274432 24.5545 13.4871 618.123 418.029 1074.36 1074.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 0.000256 4096 240 1824 65920 13.9977 347.615 419.169 780.828 780.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 0.000128 512 90 816 151296 4.60461 3.51139 61.9601 104.924 175.117 175.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1500 0.000256 2048 290 1584 68352 5.79798 7.02925 138.304 208.837 360.042 360.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 3.2e-05 1024 270 1152 568320 48.0256 26.8635 526.336 837.297 1438.69 1438.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 0.001024 512 220 192 17856 0.387072 1.16736 25.6167 27.2134 27.2789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 3.2e-05 4096 80 3360 579072 156.472 120.882 6032.42 3597.18 9907.18 9907.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 6.4e-05 1024 160 2400 273408 24.4441 13.4507 501.476 416.811 956.345 956.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 0.000256 4096 240 1824 65856 13.9916 293.259 419.46 726.755 726.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 0.000128 512 90 816 150528 4.61411 3.51437 57.0619 104.775 170.077 170.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1500 0.000256 2048 290 1584 68608 5.83226 7.03776 122.603 209.668 345.211 345.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 3.2e-05 1024 270 1152 569344 47.7587 26.8288 462.935 835.894 1373.57 1373.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 0.001024 512 220 192 17664 0.384096 1.1303 25.5279 27.0851 27.1403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 3.2e-05 4096 80 3360 579584 156.365 120.897 5319.8 3597.57 9194.85 9195.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 6.4e-05 1024 160 2400 274432 24.5899 13.526 442.729 418.203 899.205 899.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 0.000256 4096 240 1824 65792 13.9869 257.853 419.394 691.278 691.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 0.000128 512 90 816 151776 4.43037 3.51968 100.489 104.883 213.435 213.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1500 0.000256 2048 290 1584 68976 5.85917 7.152 250.646 209.626 473.36 473.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 3.2e-05 1024 270 1152 570240 48.1039 26.9435 950.478 837.445 1863.13 1863.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 0.001024 512 220 192 18000 0.390816 2.06234 25.6252 28.1205 28.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 3.2e-05 4096 80 3360 579744 157.1 121.185 11007.9 3592.47 14878.9 14879.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 6.4e-05 1024 160 2400 275328 24.664 13.5261 962.734 419.058 1420.14 1420.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 0.000256 4096 240 1824 65952 13.9814 529.075 419.019 962.118 962.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 0.000128 512 90 816 151488 4.4263 3.51709 76.6198 105.028 189.702 189.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1500 0.000256 2048 290 1584 68544 5.81712 7.02906 174.116 209.257 396.295 396.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 3.2e-05 1024 270 1152 569088 48.0355 26.9118 664.303 838.368 1577.78 1577.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 0.001024 512 220 192 17856 0.388704 1.4609 25.5822 27.475 27.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 3.2e-05 4096 80 3360 579456 156.444 120.975 7551.04 3596.3 11425 11425.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 6.4e-05 1024 160 2400 274176 24.5272 13.4902 664.647 417.809 1120.64 1120.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 0.000256 4096 240 1824 65808 13.9808 362.594 418.997 795.619 795.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 0.000128 512 90 816 151200 4.60035 3.51574 66.7017 104.592 179.521 179.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1500 0.000256 2048 290 1584 68688 5.84131 7.04157 147.666 209.241 369.861 369.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 3.2e-05 1024 270 1152 566784 48.0757 26.8864 561.393 834.551 1471.06 1471.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 0.001024 512 220 192 17712 0.385024 1.16243 25.5183 27.1101 27.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 3.2e-05 4096 80 3360 579744 156.991 121.124 6402.11 3593.87 10274.3 10274.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 6.4e-05 1024 160 2400 273024 24.6854 13.5127 562.532 417.503 1018.39 1018.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 0.000256 4096 240 1824 65664 13.9787 307.87 418.202 740.095 740.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 0.000128 512 90 816 150912 4.59021 3.50838 63.9664 104.637 176.817 176.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1500 0.000256 2048 290 1584 68544 5.82397 7.1 147.513 209.435 369.943 370.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 3.2e-05 1024 270 1152 566784 47.9049 26.8099 561.284 834.648 1470.8 1470.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 0.001024 512 220 192 17568 0.38272 1.20502 25.4725 27.1054 27.1656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 3.2e-05 4096 80 3360 579456 156.268 120.863 6409.29 3593.88 10280.5 10280.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 6.4e-05 1024 160 2400 271872 24.3567 13.3728 560.567 414.51 1012.96 1013.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 0.000256 4096 240 1824 65664 13.9812 309.993 420.739 744.76 744.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 0.000128 512 90 816 151680 4.42726 3.51846 99.0456 104.927 212.022 212.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1500 0.000256 2048 290 1584 68960 5.82384 7.05523 248.09 209.31 470.35 470.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1720 3.2e-05 1024 270 1152 570880 47.9157 26.923 937.329 837.791 1850.12 1850.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 0.001024 512 220 192 18000 0.389952 2.07258 25.6277 28.133 28.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 3.2e-05 4096 80 3360 579520 156.564 121.019 10890.6 3596.13 14764.5 14764.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 6.4e-05 1024 160 2400 275200 24.6421 13.5193 935.851 435.33 1409.51 1409.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 0.000256 4096 240 1824 65920 13.9904 525.9 431.319 971.255 971.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 0.000128 512 90 816 151040 4.4071 3.51037 76.4483 104.57 189.048 189.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1500 0.000256 2048 290 1584 68800 5.80221 7.01798 177.656 209.125 399.677 399.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 3.2e-05 1024 270 1152 570880 47.7892 26.8841 679.379 838.025 1592.24 1592.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 0.001024 512 220 192 17920 0.387104 1.43555 25.6274 27.4947 27.5558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 3.2e-05 4096 80 3360 579200 156.21 120.928 7717.16 3596.39 11590.9 11591.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 6.4e-05 1024 160 2400 273920 24.6938 13.499 676.17 419.213 1133.74 1133.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 0.000256 4096 240 1824 65760 13.9754 372.352 418.478 804.851 804.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 0.000128 512 90 816 150720 4.59366 3.51309 66.0579 104.694 178.975 179.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1500 0.000256 2048 290 1584 68640 5.84266 7.03706 146.791 209.48 369.224 369.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 3.2e-05 1024 270 1152 568320 47.8604 26.8431 559.513 835.287 1469.67 1469.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 0.001024 512 220 192 17760 0.386208 1.2247 25.5816 27.2348 27.2998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 3.2e-05 4096 80 3360 578880 156.578 120.973 6362.49 3612.27 10252.5 10252.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 6.4e-05 1024 160 2400 272640 24.6833 13.5741 557.528 417.884 1013.84 1013.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 0.000256 4096 240 1824 65760 13.9928 306.548 419.193 739.783 739.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 0.000128 512 90 816 149760 4.5873 3.50515 62.4913 104.231 174.93 175.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1500 0.000256 2048 290 1584 68480 5.80403 7.00976 137.342 208.66 358.889 358.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 3.2e-05 1024 270 1152 568320 48.0719 26.8861 522.586 838.127 1435.83 1435.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 0.001024 512 220 192 17600 0.384992 1.25952 25.5196 27.2068 27.2692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 3.2e-05 4096 80 3360 578560 156.944 121.134 5893.43 3601.83 9773.56 9773.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 6.4e-05 1024 160 2400 266240 24.6672 13.3284 507.053 412.498 957.705 957.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 0.000256 4096 240 1824 65600 13.981 284.375 418.421 716.821 716.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1780 0.000128 512 90 800 152192 4.41286 3.51024 86.3995 104.915 199.35 199.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1500 0.000256 2048 290 1600 68992 5.82246 7.13763 224.161 209.64 446.836 446.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 3.2e-05 1024 270 1150 572928 47.6484 27.0454 827.135 837.875 1739.87 1740
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1780 0.001024 512 220 200 18016 0.389856 1.84979 25.646 27.9299 27.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 980 3.2e-05 4096 80 3350 580096 156.108 120.828 9638.63 3593.04 13508.8 13509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 6.4e-05 1024 160 2400 275968 24.5097 13.4952 837.252 428.603 1304.03 1304.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1160 0.000256 4096 240 1800 66176 13.9694 465.678 419.167 898.858 898.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1780 0.000128 512 90 800 152064 4.61331 3.51027 61.6544 105.001 174.89 174.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1500 0.000256 2048 290 1600 68864 5.82272 7.09581 142.011 209.522 364.523 364.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1720 3.2e-05 1024 270 1150 572416 47.7817 26.8785 536.171 838.469 1449.46 1449.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1780 0.001024 512 220 200 17984 0.390528 3.2768 25.6567 29.3664 29.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 980 3.2e-05 4096 80 3350 580096 156.539 120.851 6116.09 3600.05 9993.74 9993.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1100 6.4e-05 1024 160 2400 275456 24.5893 13.4905 539.253 419.37 996.863 996.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1160 0.000256 4096 240 1800 66112 13.9612 295.141 419.289 728.433 728.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1780 0.000128 512 90 800 151680 4.59565 3.51018 52.6376 104.77 165.626 165.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1500 0.000256 2048 290 1600 68736 5.81498 7.0615 116.702 209.429 339.078 339.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1720 3.2e-05 1024 270 1150 571392 47.7065 26.8609 440.434 836.444 1351.6 1351.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1780 0.001024 512 220 200 17952 0.387712 3.28499 25.6429 29.3612 29.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 980 3.2e-05 4096 80 3350 579840 156.176 120.858 5001.25 3593.23 8871.73 8871.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1100 6.4e-05 1024 160 2400 274944 24.5615 13.7983 441.538 418.37 898.429 898.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 0.000256 4096 240 1800 66048 13.9633 835.637 418.767 1268.41 1268.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1780 0.000128 512 90 800 152160 4.43376 3.52064 82.6718 105.14 195.877 195.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1500 0.000256 2048 290 1600 68960 5.86138 7.04893 208.168 209.828 430.982 431.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 3.2e-05 1024 270 1150 572800 47.882 27.0807 784.363 838.541 1698.03 1698.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1780 0.001024 512 220 200 18000 0.387936 1.68966 25.6512 27.7731 27.8386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 980 3.2e-05 4096 80 3350 580160 157.097 121.147 8953.11 3614.77 12846.3 12846.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 6.4e-05 1024 160 2400 275840 24.6414 13.5298 789.357 419.475 1247.16 1247.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 0.000256 4096 240 1800 66160 13.9528 427.258 419.458 860.715 860.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1780 0.000128 512 90 800 152000 4.59658 3.51872 58.5466 104.929 171.699 171.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1500 0.000256 2048 290 1600 68800 5.83008 7.03085 133.581 209.298 355.814 355.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 3.2e-05 1024 270 1150 572160 47.8401 26.9203 504.289 837.806 1417.02 1417.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1780 0.001024 512 220 200 17920 0.391168 1.1495 25.6141 27.1958 27.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 980 3.2e-05 4096 80 3350 579840 156.41 120.944 5739.2 3591.6 9608.39 9608.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 6.4e-05 1024 160 2400 275200 24.6406 13.5166 505.127 419.042 962.49 962.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1160 0.000256 4096 240 1800 66080 13.9592 274.683 418.849 707.536 707.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1780 0.000128 512 90 800 151680 4.7119 3.51619 49.7421 104.926 163.011 163.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1500 0.000256 2048 290 1600 68880 5.85494 7.0655 111.385 209.775 334.154 334.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 3.2e-05 1024 270 1150 572160 47.8969 26.9295 422.307 837.572 1334.87 1335.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1780 0.001024 512 220 200 17880 0.387328 0.945376 25.6215 26.9956 27.0602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 980 3.2e-05 4096 80 3350 579360 156.906 121.106 4778.57 3595.39 8652.19 8652.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 6.4e-05 1024 160 2400 274560 24.5647 13.5146 422.695 417.672 878.605 878.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1160 0.000256 4096 240 1800 66000 13.9525 228.714 418.931 661.641 661.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1780 0.000128 512 90 800 151040 4.67136 3.51098 43.5348 104.63 156.466 156.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1500 0.000256 2048 290 1600 68480 5.80157 7.01645 95.5516 209.244 317.687 317.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1720 3.2e-05 1024 270 1150 570880 47.7915 26.8956 360.191 838.498 1273.54 1273.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1780 0.001024 512 220 200 17760 0.388608 2.89187 25.5669 28.891 28.9546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 980 3.2e-05 4096 80 3350 579840 156.048 120.851 4127.52 3595.02 7999.65 7999.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1100 6.4e-05 1024 160 2400 273920 24.6892 13.4989 361.75 419.454 819.555 819.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1160 0.000256 4096 240 1800 65920 13.9639 196.252 418.73 628.992 629.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 0.000128 512 90 800 152064 4.4056 3.5129 103.229 104.947 216.207 216.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1500 0.000256 2048 290 1600 68928 5.81443 7.03814 284.585 209.739 507.251 507.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 3.2e-05 1024 270 1150 572160 47.8072 26.9164 1076.99 838.118 1990 1990.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 0.001024 512 220 200 18000 0.387584 2.42496 25.6552 28.5091 28.5742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 3.2e-05 4096 80 3350 579840 156.457 120.967 12141.5 3611.73 16030.9 16031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 6.4e-05 1024 160 2400 274944 24.6019 13.5141 1085.32 418.764 1542.36 1542.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 0.000256 4096 240 1800 66144 13.9633 582.561 419.385 1015.96 1016.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 0.000128 512 90 800 151680 4.4127 3.51043 71.6531 104.777 184.461 184.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1500 0.000256 2048 290 1600 68736 5.82742 7.03523 177.083 209.449 399.468 399.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 3.2e-05 1024 270 1150 571392 47.7121 26.8584 665.988 836.524 1577.24 1577.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 0.001024 512 220 200 17952 0.389312 1.4295 25.643 27.5066 27.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 3.2e-05 4096 80 3350 579840 156.174 120.884 7529.21 3593.48 11400 11400.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 6.4e-05 1024 160 2400 274944 24.5484 13.4901 667.009 418.404 1123.61 1123.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 0.000256 4096 240 1800 66048 13.9633 360.62 418.8 793.425 793.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1780 0.000128 512 90 800 152064 4.60083 3.51606 60.6759 105.025 173.929 174.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1500 0.000256 2048 290 1600 68544 5.82682 7.02538 143.64 209.246 365.812 365.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 3.2e-05 1024 270 1150 571392 47.8743 26.918 543.742 838.331 1457.02 1457.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1780 0.001024 512 220 200 17856 0.388096 1.25747 25.6272 27.3171 27.3802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 980 3.2e-05 4096 80 3350 579456 156.41 120.966 6165.54 3594.92 10038 10038.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 6.4e-05 1024 160 2400 274176 24.5421 13.566 544.968 417.812 1001.04 1001.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1160 0.000256 4096 240 1800 65952 13.9648 294.509 418.9 727.419 727.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1780 0.000128 512 90 800 151296 4.70592 3.50784 54.6176 104.832 167.776 167.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1500 0.000256 2048 290 1600 68352 5.79379 7.03747 122.072 208.663 343.639 343.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 3.2e-05 1024 270 1150 571392 47.7644 26.8657 463.736 836.577 1375.11 1375.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1780 0.001024 512 220 200 17856 0.38768 1.08621 25.6434 27.1622 27.2253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 980 3.2e-05 4096 80 3350 579072 156.462 120.914 5243.93 3594.1 9115.63 9115.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 6.4e-05 1024 160 2400 273408 24.4544 13.5107 464.172 416.446 918.739 918.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1160 0.000256 4096 240 1800 65856 13.9611 250.739 418.26 683 683.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 0.000128 512 90 800 152096 4.4263 3.51843 97.758 104.888 210.699 210.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1500 0.000256 2048 290 1600 68880 5.84899 7.04998 260.749 209.625 483.345 483.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1720 3.2e-05 1024 270 1150 572544 47.8917 26.948 992.07 837.599 1904.67 1904.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 0.001024 512 220 200 17976 0.386176 2.21162 25.6355 28.2738 28.3372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 3.2e-05 4096 80 3350 579936 156.748 121.083 11154.4 3591.84 15024.2 15024.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 6.4e-05 1024 160 2400 275072 24.6746 13.5331 1000.63 418.38 1457.37 1457.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 0.000256 4096 240 1800 66136 13.9714 532.261 419.082 965.357 965.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 0.000128 512 90 800 151872 4.41667 3.51098 69.458 104.779 182.276 182.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1500 0.000256 2048 290 1600 68768 5.83475 7.03734 165.72 209.476 388.138 388.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1720 3.2e-05 1024 270 1150 571648 47.7756 27.0397 628.466 836.484 1539.93 1540.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 0.001024 512 220 200 17920 0.388192 1.46227 25.6354 27.5291 27.5926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 3.2e-05 4096 80 3350 579712 156.481 120.972 7074.9 3592.3 10944.9 10945.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 6.4e-05 1024 160 2400 274176 24.6582 13.5982 630.102 418.403 1086.92 1087.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 0.000256 4096 240 1800 66080 13.9775 339.932 419.027 772.981 773.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 0.000128 512 90 800 151872 4.61632 3.51715 59.3918 104.794 172.432 172.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1500 0.000256 2048 290 1600 68544 5.85472 7.0656 134.918 209.58 357.491 357.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 3.2e-05 1024 270 1150 569856 48.0058 27.1039 511.564 836.378 1423.21 1423.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 0.001024 512 220 200 17808 0.387104 1.24179 25.5922 27.264 27.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 3.2e-05 4096 80 3350 579264 156.895 121.099 5800.06 3591.05 9669.32 9669.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 6.4e-05 1024 160 2400 274176 24.7418 13.5298 514.587 418.384 971.396 971.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 0.000256 4096 240 1800 66024 13.9859 280.195 418.933 713.158 713.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1780 0.000128 512 90 800 151424 4.6815 3.50678 53.4292 104.866 166.597 166.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1500 0.000256 2048 290 1600 68096 5.79174 7.02669 121.076 208.608 342.572 342.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1720 3.2e-05 1024 270 1150 569856 47.8282 26.864 460.837 836.746 1372.43 1372.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1780 0.001024 512 220 200 17696 0.3864 1.04627 25.5503 27.0244 27.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 980 3.2e-05 4096 80 3350 579712 156.13 120.87 5236.91 3593.19 9107.33 9107.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 6.4e-05 1024 160 2400 272384 24.7729 13.542 460.96 418.613 918.047 918.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 0.000256 4096 240 1800 65856 13.9633 251.48 418.491 683.975 684.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 0.000128 512 90 800 152064 4.4185 3.51846 96.5321 104.918 209.494 209.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1500 0.000256 2048 290 1600 68864 5.8144 7.03488 259.047 209.344 481.315 481.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 3.2e-05 1024 270 1150 572416 47.7412 26.8833 969.545 837.774 1882.11 1882.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 0.001024 512 220 200 17984 0.389376 2.13904 25.6444 28.2168 28.2808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 3.2e-05 4096 80 3350 580096 156.504 120.856 11048.3 3592.8 14918.7 14918.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 6.4e-05 1024 160 2400 275456 24.5822 13.4963 969.342 419.074 1426.65 1426.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 0.000256 4096 240 1800 66112 13.9735 527.524 418.939 960.479 960.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 0.000128 512 90 800 151552 4.40528 3.50934 69.652 104.588 182.264 182.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1500 0.000256 2048 290 1600 68608 5.82368 7.02182 167.84 209.129 389.883 389.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 3.2e-05 1024 270 1150 571392 47.7932 26.8845 627.941 837.659 1540.44 1540.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 0.001024 512 220 200 17920 0.391168 1.46227 25.6399 27.537 27.5997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 3.2e-05 4096 80 3350 579584 156.537 120.893 7181.89 3593.45 11053 11053.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 6.4e-05 1024 160 2400 274432 24.5306 14.5089 620.259 417.636 1077.09 1077.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 0.000256 4096 240 1800 66048 13.9827 344.335 418.836 777.198 777.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 0.000128 512 90 800 151296 4.60413 3.5128 61.1983 104.846 174.274 174.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1500 0.000256 2048 290 1600 68352 5.80224 7.00211 141.539 208.694 363.108 363.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 3.2e-05 1024 270 1150 571392 47.7664 27.2946 532.527 836.706 1444.46 1444.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 0.001024 512 220 200 17856 0.387072 1.24109 25.6407 27.3111 27.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 3.2e-05 4096 80 3350 579072 156.471 120.908 6079.35 3594.63 9951.59 9951.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 6.4e-05 1024 160 2400 273408 24.4386 13.6517 516.087 416.51 970.85 970.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 0.000256 4096 240 1800 65856 13.9567 291.511 418.309 723.822 723.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 0.000128 512 90 800 151552 4.69386 3.51747 56.1406 104.721 169.188 169.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1500 0.000256 2048 290 1600 68608 5.83392 7.09878 125.731 209.548 348.282 348.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 3.2e-05 1024 270 1150 569344 47.7427 26.8286 466.694 835.405 1376.83 1376.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 0.001024 512 220 200 17664 0.385024 1.20006 25.5592 27.1874 27.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 3.2e-05 4096 80 3350 579584 156.337 120.877 5443.99 3595.34 9316.77 9316.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 6.4e-05 1024 160 2400 274432 24.5792 13.4946 452.551 417.956 908.735 908.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 0.000256 4096 240 1800 65792 13.9559 260.119 418.306 692.427 692.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 0.000128 512 90 800 152064 4.42435 3.51974 100.775 104.979 213.809 213.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1500 0.000256 2048 290 1600 68832 5.86493 7.05741 264.984 209.826 487.802 487.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 3.2e-05 1024 270 1150 572544 47.871 26.9556 990.052 838.238 1903.28 1903.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 0.001024 512 220 200 17928 0.38928 2.19539 25.6219 28.2518 28.3197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 3.2e-05 4096 80 3350 579744 157.028 121.153 11385.8 3605.89 15270.1 15270.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 6.4e-05 1024 160 2400 275328 24.6745 13.525 990.406 419.384 1448.15 1448.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 0.000256 4096 240 1800 66096 13.9337 0 419.386 433.328 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 0.000128 512 90 800 152064 4.42042 3.51926 76.1765 105.954 190.179 190.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1500 0.000256 2048 290 1600 68544 5.81632 7.01808 187.889 211.095 411.893 411.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 3.2e-05 1024 270 1150 571392 47.8714 26.9185 704.956 845.754 1625.67 1625.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 0.001024 512 220 200 17856 0.390176 1.58768 25.7325 27.7525 27.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 3.2e-05 4096 80 3350 579456 156.458 120.984 8076.32 3626.8 11980.8 11981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 6.4e-05 1024 160 2400 274176 24.5235 13.5139 706.024 421.507 1165.73 1165.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 0.000256 4096 240 1800 65952 13.9583 386.405 422.613 823.019 823.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 0.000128 512 90 800 151200 4.43251 3.51642 66.4085 104.677 179.142 179.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1500 0.000256 2048 290 1600 68256 5.83885 7.03629 154.064 209.415 376.426 376.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 3.2e-05 1024 270 1150 570240 47.816 26.8703 581.436 835.41 1491.69 1491.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 0.001024 512 220 200 17712 0.38672 1.25136 25.574 27.2548 27.3197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 3.2e-05 4096 80 3350 579744 156.971 121.135 6655.43 3612.52 10546.3 10546.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 6.4e-05 1024 160 2400 273024 24.6719 13.5107 583.148 417.854 1039.34 1039.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 0.000256 4096 240 1800 65880 13.9633 317.481 418.866 750.354 750.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 0.000128 512 90 800 150912 4.58416 3.50941 62.35 104.642 175.195 175.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1500 0.000256 2048 290 1600 68544 5.82656 7.05472 146.954 209.431 369.342 369.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 3.2e-05 1024 270 1150 566784 47.8937 26.8196 548.79 834.639 1458.3 1458.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 0.001024 512 220 200 17568 0.3832 1.26227 25.5108 27.2011 27.2671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 3.2e-05 4096 80 3350 579456 156.305 120.855 6265.24 3609.19 10151.8 10152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 6.4e-05 1024 160 2400 271872 24.3622 13.3655 547.47 414.576 999.937 1000.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 0.000256 4096 240 1800 65664 13.9546 298.545 417.733 730.276 730.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 0.000128 512 90 800 151200 4.61622 3.52259 60.738 104.673 173.661 173.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1500 0.000256 2048 290 1600 68400 5.8519 7.09309 134.802 209.603 357.426 357.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 3.2e-05 1024 270 1150 570240 47.8586 26.882 506.717 834.636 1416.26 1416.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 0.001024 512 220 200 17640 0.388608 1.1304 25.6108 27.1767 27.2425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 3.2e-05 4096 80 3350 577440 157.365 121.184 5719.75 3607.63 9606.14 9606.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 6.4e-05 1024 160 2400 270720 24.9204 13.517 502.717 417.65 958.962 959.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 0.000256 4096 240 1800 65520 13.908 274.326 417.298 705.575 705.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 0.000128 512 90 800 152000 4.42368 3.51642 97.5432 104.943 210.544 210.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1500 0.000256 2048 290 1600 68800 5.82886 7.04909 256.825 209.335 479.117 479.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 3.2e-05 1024 270 1150 572160 47.8038 26.98 964.7 837.926 1877.58 1877.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 0.001024 512 220 200 17920 0.39088 2.15027 25.6123 28.1978 28.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 3.2e-05 4096 80 3350 579840 156.42 120.964 11019.7 3592.23 14889.6 14889.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 6.4e-05 1024 160 2400 275200 24.6462 13.515 974.68 419.302 1432.31 1432.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 0.000256 4096 240 1800 66080 13.9643 525.847 419.046 958.902 958.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 0.000128 512 90 800 151040 4.4065 3.50752 74.3909 104.529 186.943 187.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1500 0.000256 2048 290 1600 68480 5.81018 7.0185 176.814 209.272 398.994 399.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 3.2e-05 1024 270 1150 570880 47.795 26.894 662.461 837.718 1575.03 1575.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 0.001024 512 220 200 17760 0.386528 1.45619 25.5551 27.4394 27.5027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 3.2e-05 4096 80 3350 579840 156.009 120.847 7522.28 3592.44 11391.8 11392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 6.4e-05 1024 160 2400 273920 24.6807 13.4993 661.448 419.042 1118.83 1118.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 0.000256 4096 240 1800 65920 13.9648 360.114 418.335 792.461 792.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 0.000128 512 90 800 150720 4.59616 3.51098 64.8342 104.692 177.747 177.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1500 0.000256 2048 290 1600 68640 5.8368 7.03309 150.057 209.48 372.479 372.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 3.2e-05 1024 270 1150 568320 47.8292 26.8472 560.155 835.278 1470.27 1470.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 0.001024 512 220 200 17760 0.394144 1.31786 25.6246 27.38 27.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 3.2e-05 4096 80 3350 578880 156.549 120.976 6501.22 3595.4 10374.4 10374.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 6.4e-05 1024 160 2400 272640 24.6719 13.9961 560.974 417.884 1017.68 1017.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 0.000256 4096 240 1800 65760 13.951 308.341 418.338 740.676 740.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 0.000128 512 90 800 149760 4.5823 3.50403 60.9691 104.314 173.478 173.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1500 0.000256 2048 290 1600 67840 5.79814 6.99917 137.596 208.808 359.273 359.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 3.2e-05 1024 270 1150 568320 48.0881 26.8923 517.525 838.731 1431.39 1431.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 0.001024 512 220 200 17600 0.386784 1.31472 25.5631 27.307 27.3722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 3.2e-05 4096 80 3350 579840 156.369 120.849 5927.06 3596.74 9801.24 9801.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 6.4e-05 1024 160 2400 266240 24.657 13.3202 506.29 412.808 957.236 957.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 0.000256 4096 240 1800 65600 13.9449 282.542 417.867 714.399 714.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 0.000128 512 90 800 150400 4.58186 3.51434 61.6692 104.496 174.369 174.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1500 0.000256 2048 290 1600 68000 5.83667 7.03098 131.521 209.302 353.761 353.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 3.2e-05 1024 270 1150 563200 48.0934 26.7913 491.413 833.085 1399.54 1399.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 0.001024 512 220 200 17600 0.388416 1.18182 25.6089 27.2205 27.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 3.2e-05 4096 80 3350 579200 156.525 120.953 5725.93 3602.38 9606 9606.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 6.4e-05 1024 160 2400 268800 24.4792 14.2336 490.007 412.599 941.482 941.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 0.000256 4096 240 1800 65600 13.9591 272.558 417.99 704.55 704.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1780 0.000128 512 90 780 152192 4.4089 3.50854 80.6914 104.874 193.594 193.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1500 0.000256 2048 290 1620 69056 5.83312 7.04717 206.741 209.562 429.259 429.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 3.2e-05 1024 270 1140 571904 47.8169 26.8759 773.984 837.569 1686.4 1686.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1780 0.001024 512 220 180 18176 0.388896 1.54371 25.6428 27.6183 27.6828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 980 3.2e-05 4096 80 3360 580224 156.16 120.783 8907.78 3591.06 12776 12776.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 6.4e-05 1024 160 2400 275456 24.5741 14.9225 781.653 418.956 1240.27 1240.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1160 0.000256 4096 240 1800 66176 13.964 426.669 419.079 859.755 859.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1780 0.000128 512 90 780 152064 4.60467 3.51085 57.5886 104.918 170.736 170.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1500 0.000256 2048 290 1620 68864 5.81859 7.02704 135.824 209.347 358.091 358.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1720 3.2e-05 1024 270 1140 571392 47.8466 26.8833 506.685 837.783 1419.37 1419.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1780 0.001024 512 220 180 18112 0.388608 2.62301 25.6299 28.6856 28.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 980 3.2e-05 4096 80 3360 580096 156.457 120.846 5802.46 3592.91 9672.89 9673.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 6.4e-05 1024 160 2400 275456 24.5826 13.5004 509.866 419.025 967.138 967.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1160 0.000256 4096 240 1800 66112 13.9741 278.278 418.937 711.234 711.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1780 0.000128 512 90 780 151680 4.68326 3.51571 48.4312 104.787 161.533 161.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1500 0.000256 2048 290 1620 68928 5.82285 7.03693 109.744 209.468 332.145 332.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1720 3.2e-05 1024 270 1140 569856 47.8523 26.8651 414.114 836.577 1325.58 1325.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1780 0.001024 512 220 180 18048 0.38912 2.62342 25.6048 28.6609 28.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 980 3.2e-05 4096 80 3360 579840 156.176 120.852 4699.43 3593.66 8570.34 8570.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1100 6.4e-05 1024 160 2400 274944 24.5509 13.4942 417.264 418.439 873.911 874.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1160 0.000256 4096 240 1800 66048 13.9651 752.214 418.824 1185.05 1185.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1780 0.000128 512 90 780 151552 4.6825 3.51056 42.3783 104.696 155.381 155.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1500 0.000256 2048 290 1620 68608 5.81738 7.02346 94.9478 209.334 317.195 317.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1720 3.2e-05 1024 270 1140 571392 47.7917 26.8858 356.451 838.485 1269.77 1269.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1780 0.001024 512 220 180 18048 0.387328 2.61965 25.6385 28.6888 28.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 980 3.2e-05 4096 80 3360 579584 156.57 120.878 4084.46 3596.14 7958.26 7958.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1100 6.4e-05 1024 160 2400 274432 24.5411 13.9865 358.892 418.054 815.634 815.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1160 0.000256 4096 240 1800 66048 13.9626 750.723 419.246 1183.97 1184.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1780 0.000128 512 90 780 152160 4.43114 3.52144 100.832 104.99 213.883 213.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1500 0.000256 2048 290 1620 69040 5.85523 7.08608 287.204 209.804 510.027 510.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 3.2e-05 1024 270 1140 572160 47.8727 26.9367 1079.59 838.449 1993.02 1993.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1780 0.001024 512 220 180 18160 0.387424 2.21354 25.6564 28.302 28.3663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 980 3.2e-05 4096 80 3360 580160 156.945 121.132 12184.4 3595.88 16058.6 16058.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 6.4e-05 1024 160 2400 275200 24.6756 13.5248 1088.1 437.827 1564.3 1564.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1160 0.000256 4096 240 1800 66160 13.9552 578.154 419.415 1011.57 1011.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1780 0.000128 512 90 780 152000 4.42794 3.51469 70.5524 104.945 183.548 183.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1500 0.000256 2048 290 1620 68800 5.82342 7.05184 178.113 209.334 400.397 400.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 3.2e-05 1024 270 1140 572160 47.7619 26.9208 668.072 837.925 1580.84 1580.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1780 0.001024 512 220 180 18080 0.388096 1.29859 25.6189 27.349 27.4123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 980 3.2e-05 4096 80 3360 579840 156.352 120.966 7562.08 3608.85 11448.5 11448.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 6.4e-05 1024 160 2400 275200 24.6195 13.5415 669.879 419.103 1127.3 1127.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1160 0.000256 4096 240 1800 66080 13.9587 360.733 418.902 793.638 793.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1780 0.000128 512 90 780 151680 4.62038 3.51642 60.5036 104.822 173.578 173.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1500 0.000256 2048 290 1620 68880 5.8631 7.06765 144.992 209.585 367.584 367.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 3.2e-05 1024 270 1140 570240 48.0151 26.9374 543.795 836.816 1455.73 1455.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1780 0.001024 512 220 180 18000 0.394848 1.10422 25.5833 27.1259 27.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 980 3.2e-05 4096 80 3360 579360 156.902 121.105 6188.14 3602.12 10068.5 10068.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 6.4e-05 1024 160 2400 272640 24.7429 13.5084 544.423 417.29 1000.13 1000.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1160 0.000256 4096 240 1800 66000 13.9465 294.576 418.538 727.107 727.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1780 0.000128 512 90 780 151040 4.58768 3.50627 52.8102 104.653 165.67 165.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1500 0.000256 2048 290 1620 68480 5.8112 7.01792 122.406 209.291 344.597 344.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 3.2e-05 1024 270 1140 570880 47.7853 26.8808 461.671 838.704 1375.2 1375.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1780 0.001024 512 220 180 17920 0.385696 0.914528 25.5693 26.9125 26.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 980 3.2e-05 4096 80 3360 579840 155.985 120.841 5245.68 3595.79 9118.51 9118.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 6.4e-05 1024 160 2400 273920 24.6909 13.4943 464.638 419.543 922.527 922.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1160 0.000256 4096 240 1800 65920 13.9592 249.71 418.821 682.534 682.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 0.000128 512 90 780 152064 4.41693 3.51232 95.9741 104.948 208.962 209.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1500 0.000256 2048 290 1620 69024 5.82246 7.26016 262.33 209.737 485.221 485.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 3.2e-05 1024 270 1140 571392 47.876 26.9203 991.851 838.122 1904.92 1905.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 0.001024 512 220 180 18144 0.388704 2.00886 25.6486 28.0893 28.1534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 3.2e-05 4096 80 3360 580032 156.427 120.969 11196.9 3594.63 15069.1 15069.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 6.4e-05 1024 160 2400 274944 24.5893 13.5107 1001.48 418.72 1458.46 1458.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 0.000256 4096 240 1800 66144 13.9793 529.428 419.376 962.825 962.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 0.000128 512 90 780 151680 4.57517 3.50822 68.0791 104.778 181.05 181.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1500 0.000256 2048 290 1620 68928 5.82602 7.0584 165.647 209.472 388.078 388.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 3.2e-05 1024 270 1140 569856 47.8104 26.8651 621.77 836.585 1533.2 1533.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 0.001024 512 220 180 18048 0.389184 1.32656 25.6099 27.3682 27.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 3.2e-05 4096 80 3360 579840 156.184 120.859 7009.62 3593.67 10880.6 10880.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 6.4e-05 1024 160 2400 274944 24.5616 13.8143 627.418 418.446 1084.41 1084.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 0.000256 4096 240 1800 66048 13.9692 333.357 418.827 766.197 766.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1780 0.000128 512 90 780 152064 4.60787 3.52 58.7632 104.942 171.948 172.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1500 0.000256 2048 290 1620 68544 5.8327 7.1209 134.818 209.076 356.923 357.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 3.2e-05 1024 270 1140 571392 47.8956 26.917 508.781 837.645 1421.41 1421.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1780 0.001024 512 220 180 18000 0.390432 1.07229 25.6061 27.1109 27.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 980 3.2e-05 4096 80 3360 579456 156.427 120.967 5771.43 3592 9641.06 9641.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 6.4e-05 1024 160 2400 274176 24.5235 13.5107 511.686 417.469 967.356 967.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 0.000256 4096 240 1800 65952 13.9632 275.225 418.562 707.796 707.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1780 0.000128 512 90 780 151296 4.69773 3.50822 52.5033 104.92 165.744 165.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1500 0.000256 2048 290 1620 68352 5.80922 7.00006 121.397 208.859 343.138 343.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 3.2e-05 1024 270 1140 568320 48.0201 26.8635 456.122 837.279 1368.44 1368.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1780 0.001024 512 220 180 17856 0.385312 1.0425 25.5501 27.0213 27.0869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 980 3.2e-05 4096 80 3360 579072 156.435 120.916 5202.09 3615.85 9095.51 9095.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 6.4e-05 1024 160 2400 273408 24.4413 13.8977 458.322 416.792 913.614 913.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1160 0.000256 4096 240 1800 65856 13.9597 248.229 418.612 680.845 680.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1780 0.000128 512 90 780 150720 4.67558 3.51418 46.6468 104.623 159.572 159.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1500 0.000256 2048 290 1620 68640 5.83091 7.03165 106.109 209.34 328.384 328.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 3.2e-05 1024 270 1140 568320 47.8522 26.8419 395.999 834.709 1305.56 1305.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1780 0.001024 512 220 180 17760 0.385024 0.920256 25.5159 26.8636 26.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 980 3.2e-05 4096 80 3360 578880 156.601 120.972 4511.66 3592.07 8381.5 8381.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 6.4e-05 1024 160 2400 272640 24.6778 13.6399 398.659 417.593 854.726 854.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1160 0.000256 4096 240 1800 65760 13.9577 214.796 418.053 646.85 646.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 0.000128 512 90 780 152096 4.42627 3.51629 91.8806 104.902 204.833 204.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1500 0.000256 2048 290 1620 68992 5.85251 7.05475 251.239 209.65 473.872 473.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 3.2e-05 1024 270 1140 571648 47.9843 26.9496 940.594 837.701 1853.39 1853.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 0.001024 512 220 180 18144 0.388352 1.91315 25.6456 27.9909 28.0572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 3.2e-05 4096 80 3360 579936 156.731 121.085 10703.6 3592.68 14574.3 14574.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 6.4e-05 1024 160 2400 275072 24.641 13.7336 948.144 418.557 1405.23 1405.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 0.000256 4096 240 1800 66136 13.9695 509.481 419.212 942.707 942.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 0.000128 512 90 780 151872 4.59178 3.512 65.7076 104.794 178.714 178.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1500 0.000256 2048 290 1620 68768 5.83197 7.05286 159.702 209.509 382.168 382.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 3.2e-05 1024 270 1140 569856 47.9182 26.9026 595.849 836.6 1507.44 1507.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 0.001024 512 220 180 18032 0.385536 1.3088 25.6039 27.3423 27.4054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 3.2e-05 4096 80 3360 579712 156.456 120.979 6759.79 3592.6 10630 10630.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 6.4e-05 1024 160 2400 274176 24.6573 13.7031 596.169 418.459 1053.15 1053.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 0.000256 4096 240 1800 66080 13.9726 324.143 419.338 757.494 757.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 0.000128 512 90 780 151872 4.61971 3.51846 57.0004 104.808 170.058 170.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1500 0.000256 2048 290 1620 68880 5.85094 7.05914 134.186 209.611 356.778 356.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 3.2e-05 1024 270 1140 569856 48.0662 26.9292 501.013 836.46 1412.63 1412.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 0.001024 512 220 180 17976 0.395104 1.03629 25.6082 27.0825 27.1442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 3.2e-05 4096 80 3360 579264 156.972 121.049 5700.43 3591.49 9570.15 9570.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 6.4e-05 1024 160 2400 274176 24.7543 13.544 505.164 418.437 962.058 962.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 0.000256 4096 240 1800 66024 13.9752 273.916 418.985 706.918 706.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 0.000128 512 90 780 151424 4.68435 3.50563 50.9533 104.853 164.112 164.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1500 0.000256 2048 290 1620 68096 5.79603 7.07789 116.069 208.578 337.595 337.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 3.2e-05 1024 270 1140 569856 47.8494 26.8623 439.624 836.624 1351.12 1351.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 0.001024 512 220 180 17920 0.387776 0.960768 25.6065 26.9981 27.0602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 3.2e-05 4096 80 3360 579712 156.183 120.853 5009.77 3592.5 8879.52 8879.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 6.4e-05 1024 160 2400 272384 24.7915 13.5071 440.353 418.555 897.364 897.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 0.000256 4096 240 1800 65856 13.9566 240.339 418.432 672.772 672.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1780 0.000128 512 90 780 151200 4.71357 3.51978 45.762 104.832 158.942 159.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1500 0.000256 2048 290 1620 68320 5.84499 7.06304 103.318 209.807 326.106 326.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 3.2e-05 1024 270 1140 568960 47.9455 26.8956 388.99 836.2 1300.19 1300.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1780 0.001024 512 220 180 17920 0.388864 0.810912 25.6569 26.8998 26.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 980 3.2e-05 4096 80 3360 579040 156.903 121.01 4418.86 3611.96 8308.94 8309.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 6.4e-05 1024 160 2400 268800 24.814 13.4205 385.339 415.382 839.115 839.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1160 0.000256 4096 240 1800 65800 13.9615 214.588 418.779 647.376 647.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 0.000128 512 90 780 152064 4.41779 3.5207 89.9746 104.928 202.949 203.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1500 0.000256 2048 290 1620 68864 5.82944 7.03283 237.914 209.362 460.211 460.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 3.2e-05 1024 270 1140 571392 47.8164 26.8882 891.362 837.827 1804.05 1804.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 0.001024 512 220 180 18112 0.38912 1.82486 25.6305 27.8883 27.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 3.2e-05 4096 80 3360 580096 156.5 120.879 10182.7 3593.3 14053.6 14053.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 6.4e-05 1024 160 2400 275456 24.5908 13.498 888.61 419.171 1346.04 1346.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 0.000256 4096 240 1800 66112 13.9657 486.408 419.105 919.527 919.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 0.000128 512 90 780 151552 4.41242 3.51232 66.0249 104.63 178.691 178.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1500 0.000256 2048 290 1620 68608 5.82422 7.03757 161.982 209.214 384.129 384.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 3.2e-05 1024 270 1140 571392 47.8104 26.8861 601.737 837.983 1514.58 1514.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 0.001024 512 220 180 18048 0.387552 1.30416 25.6279 27.3613 27.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 3.2e-05 4096 80 3360 579584 156.539 120.866 6958.36 3603.81 10839.8 10840
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 6.4e-05 1024 160 2400 274432 24.5475 13.4836 583.63 417.79 1039.61 1039.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 0.000256 4096 240 1800 66048 13.9641 333.461 418.99 766.459 766.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 0.000128 512 90 780 151296 4.6073 3.51437 58.4868 104.907 171.626 171.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1500 0.000256 2048 290 1620 68352 5.80595 7.1105 134.253 208.809 356.049 356.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 3.2e-05 1024 270 1140 568320 48.0275 26.8616 498.085 837.194 1410.33 1410.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 0.001024 512 220 180 17856 0.387072 1.14736 25.549 27.1261 27.1891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 3.2e-05 4096 80 3360 579072 156.405 120.918 5771.97 3606.77 9656.27 9656.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 6.4e-05 1024 160 2400 273408 24.4587 14.0709 482.319 416.753 937.76 937.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 0.000256 4096 240 1800 65856 13.9571 276.331 418.552 708.883 708.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 0.000128 512 90 780 151552 4.69107 3.51232 53.3577 104.704 166.383 166.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1500 0.000256 2048 290 1620 68608 5.82691 7.03696 124.869 209.521 347.328 347.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 3.2e-05 1024 270 1140 569344 47.7622 26.8227 459.463 835.282 1369.49 1369.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 0.001024 512 220 180 17920 0.389088 1.11206 25.6296 27.1745 27.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 3.2e-05 4096 80 3360 579584 156.317 120.895 5344.5 3594.82 9216.76 9216.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 6.4e-05 1024 160 2400 274432 24.5844 13.4922 435.712 417.902 891.849 891.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 0.000256 4096 240 1800 65792 13.9586 255.906 418.255 688.16 688.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 0.000128 512 90 780 149760 4.67354 3.50406 49.1101 104.331 161.73 161.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1500 0.000256 2048 290 1620 67840 5.80208 7.1064 113.4 208.859 335.24 335.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 3.2e-05 1024 270 1140 568320 48.1067 26.8939 419.194 838.922 1333.28 1333.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 0.001024 512 220 180 17600 0.384416 0.989216 25.4639 26.881 26.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 3.2e-05 4096 80 3360 579840 156.382 120.862 4874.12 3615.96 8767.54 8767.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 6.4e-05 1024 160 2400 266240 24.6695 13.4562 388.893 412.882 840.061 840.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 0.000256 4096 240 1800 65600 13.9414 233.525 417.952 665.463 665.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1780 0.000128 512 90 832 151936 4.41379 3.51437 82.7998 104.974 195.812 195.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1500 0.000256 2048 290 1600 69056 5.82246 7.07174 202.532 209.758 425.259 425.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 3.2e-05 1024 270 1152 569856 47.9414 26.8823 771.919 838.452 1685.36 1685.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1780 0.001024 512 220 192 18080 0.390368 1.58122 25.6559 27.6706 27.7351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 980 3.2e-05 4096 80 3392 580352 156.123 120.778 8798.5 3593.96 12669.6 12669.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 6.4e-05 1024 160 2432 274944 24.6196 13.5321 776.405 419.386 1234.1 1234.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1160 0.000256 4096 240 1792 66208 13.9882 417.828 419.431 851.292 851.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1780 0.000128 512 90 832 151808 4.60784 3.51232 59.6423 104.933 172.806 172.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1500 0.000256 2048 290 1600 68864 5.82486 7.02259 129.859 209.379 352.161 352.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1720 3.2e-05 1024 270 1152 569344 48.0061 26.8808 496.868 837.916 1409.83 1409.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1780 0.001024 512 220 192 18048 0.390432 2.61862 25.6471 28.6988 28.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 980 3.2e-05 4096 80 3392 580352 156.455 120.813 5638.22 3604.32 9520.03 9520.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 6.4e-05 1024 160 2432 274432 24.6601 13.4958 496.419 419.09 953.826 953.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1160 0.000256 4096 240 1792 66176 13.9864 269.848 419.064 702.942 702.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1780 0.000128 512 90 832 151680 4.6783 3.51139 50.7545 104.77 163.829 163.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1500 0.000256 2048 290 1600 68928 5.80624 7.03165 107.134 209.429 329.471 329.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1720 3.2e-05 1024 270 1152 568320 47.9635 26.8647 410.945 836.432 1322.37 1322.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1780 0.001024 512 220 192 17952 0.38912 2.60288 25.6041 28.6389 28.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 980 3.2e-05 4096 80 3392 580224 156.044 120.83 4651.89 3606.35 8535.32 8535.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1100 6.4e-05 1024 160 2432 273408 24.6967 13.4943 412.743 418.368 869.468 869.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1160 0.000256 4096 240 1792 66144 13.9817 737.098 418.986 1170.11 1170.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1780 0.000128 512 90 832 151040 4.69862 3.5143 44.3312 104.703 157.362 157.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1500 0.000256 2048 290 1600 68608 5.81018 7.02464 92.5749 209.351 314.832 314.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1720 3.2e-05 1024 270 1152 569344 47.9883 26.8825 353.434 838.578 1267.04 1267.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1780 0.001024 512 220 192 17920 0.38912 2.5895 25.6126 28.6336 28.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 980 3.2e-05 4096 80 3392 580096 156.378 120.811 4025.35 3593.73 7896.48 7896.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1100 6.4e-05 1024 160 2432 272384 24.7269 13.4868 352.759 418.079 809.213 809.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1160 0.000256 4096 240 1792 66048 13.9856 735.754 419.002 1168.79 1168.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1780 0.000128 512 90 832 151840 4.44115 3.52461 103.233 104.881 216.192 216.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1500 0.000256 2048 290 1600 69040 5.85146 7.07171 274.252 209.594 496.846 496.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 3.2e-05 1024 270 1152 569600 48.0804 26.9464 1044.18 837.615 1956.98 1957.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1780 0.001024 512 220 192 18080 0.388736 2.17229 25.649 28.2514 28.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 980 3.2e-05 4096 80 3392 580320 156.831 121.115 11783.8 3591.49 15653.4 15653.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 6.4e-05 1024 160 2432 274560 24.7154 13.5281 1046.05 419.086 1503.54 1503.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 0.000256 4096 240 1792 66200 13.9939 556.025 418.928 988.993 989.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1780 0.000128 512 90 832 151680 4.43382 3.51542 72.4948 105.026 185.579 185.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1500 0.000256 2048 290 1600 68800 5.83155 7.02874 167.232 209.504 389.668 389.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 3.2e-05 1024 270 1152 569600 47.9947 26.9157 640.091 838.609 1553.77 1553.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1780 0.001024 512 220 192 18000 0.389088 1.34518 25.6371 27.4123 27.4743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 980 3.2e-05 4096 80 3392 579840 156.328 120.959 7137.37 3595.04 11009.9 11010.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 6.4e-05 1024 160 2432 273920 24.726 13.5127 639.002 419.442 1096.84 1096.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1160 0.000256 4096 240 1792 66160 13.9848 338.084 419.4 771.513 771.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1780 0.000128 512 90 832 151680 4.62045 3.51914 61.4393 104.934 174.626 174.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1500 0.000256 2048 290 1600 68880 5.85443 7.08198 138.491 209.802 361.298 361.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 3.2e-05 1024 270 1152 568320 48.2076 26.9506 525.36 837.696 1438.37 1438.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1780 0.001024 512 220 192 18000 0.38752 1.12227 25.6638 27.216 27.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 980 3.2e-05 4096 80 3392 579840 156.773 121.023 5926.41 3611.68 9816.1 9816.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 6.4e-05 1024 160 2432 272640 24.7063 13.5103 522.852 417.73 978.961 979.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1160 0.000256 4096 240 1792 66120 13.997 280.288 419.349 713.678 713.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1780 0.000128 512 90 832 151040 4.66397 3.50822 55.3274 104.652 168.265 168.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1500 0.000256 2048 290 1600 68480 5.80538 7.02669 118.176 209.289 340.369 340.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 3.2e-05 1024 270 1152 568320 48.0371 26.882 452.011 838.696 1365.78 1365.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1780 0.001024 512 220 192 17920 0.386784 0.952192 25.6401 27.0205 27.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 980 3.2e-05 4096 80 3392 579840 156.06 120.828 5083.72 3610.77 8971.58 8971.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 6.4e-05 1024 160 2432 273920 24.6908 13.4988 453.094 419.536 910.977 911.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1160 0.000256 4096 240 1792 66080 13.9865 240.845 419.395 674.269 674.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1780 0.000128 512 90 832 151200 4.71584 3.51914 49.5766 105.002 162.93 163.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1500 0.000256 2048 290 1600 68400 5.81018 7.02403 106.936 208.966 328.808 328.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1720 3.2e-05 1024 270 1152 566400 48.3474 26.9324 411.415 837.903 1324.76 1324.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1780 0.001024 512 220 192 17800 0.389472 3.77165 25.5822 29.7866 29.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 980 3.2e-05 4096 80 3392 580000 156.902 121.144 4660.68 3597.11 8536.05 8536.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 6.4e-05 1024 160 2432 272000 24.6945 13.4927 410.745 417.018 866.107 866.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1160 0.000256 4096 240 1792 66000 13.9824 220.056 419.174 653.257 653.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 0.000128 512 90 832 151872 4.41478 3.50909 98.4097 104.861 211.302 211.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1500 0.000256 2048 290 1600 69024 5.82128 7.04077 251.928 209.56 474.423 474.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 3.2e-05 1024 270 1152 569088 48.0362 26.9183 968.27 837.422 1880.81 1880.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 0.001024 512 220 192 18048 0.38912 2.05594 25.6398 28.127 28.1887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 3.2e-05 4096 80 3392 580224 156.347 120.915 10852.6 3590.63 14720.7 14720.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 6.4e-05 1024 160 2432 274176 24.671 13.5095 972.595 418.37 1429.31 1429.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 0.000256 4096 240 1792 66192 13.9818 511.119 419.053 944.198 944.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 0.000128 512 90 832 151680 4.40934 3.50979 69.7424 104.782 182.553 182.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1500 0.000256 2048 290 1600 68928 5.82099 7.03053 156.879 209.462 379.263 379.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 3.2e-05 1024 270 1152 568320 47.952 26.8607 607.894 836.575 1519.44 1519.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 0.001024 512 220 192 17952 0.389024 1.36138 25.6028 27.3957 27.4575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 3.2e-05 4096 80 3392 580224 156.078 120.82 6788.46 3591.57 10657.1 10657.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 6.4e-05 1024 160 2432 273408 24.6768 13.4943 608.97 418.445 1065.74 1065.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 0.000256 4096 240 1792 66144 13.9965 319.872 419.068 752.978 753.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1780 0.000128 512 90 832 151488 4.59744 3.51642 59.1663 104.942 172.334 172.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1500 0.000256 2048 290 1600 68544 5.82893 7.10246 129.113 209.08 351.198 351.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 3.2e-05 1024 270 1152 569088 48.0331 26.9176 495.486 837.666 1408.26 1408.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1780 0.001024 512 220 192 17856 0.389376 1.09635 25.5734 27.1026 27.1665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 980 3.2e-05 4096 80 3392 579456 156.406 120.952 5585.45 3592.09 9455.11 9455.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 6.4e-05 1024 160 2432 271872 24.7287 13.4963 492.875 417.474 948.729 948.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 0.000256 4096 240 1792 66096 13.9858 264.737 419.062 697.827 697.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1780 0.000128 512 90 832 151296 4.70614 3.50685 54.4448 104.807 167.579 167.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1500 0.000256 2048 290 1600 68352 5.80189 7.01094 114.499 208.613 335.998 336.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 3.2e-05 1024 270 1152 568320 48.0147 26.8665 438.414 836.367 1349.82 1349.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1780 0.001024 512 220 192 17856 0.38912 1.05696 25.598 27.0871 27.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 980 3.2e-05 4096 80 3392 579840 156.253 120.771 4937.28 3591.55 8806.07 8806.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 6.4e-05 1024 160 2432 270336 24.7299 13.4472 431.864 416.338 886.543 886.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1160 0.000256 4096 240 1792 66048 13.9817 233.786 418.891 666.704 666.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1780 0.000128 512 90 832 150720 4.68074 3.5119 47.2947 104.622 160.222 160.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1500 0.000256 2048 290 1600 68640 5.82915 7.02669 101.224 209.333 323.486 323.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 3.2e-05 1024 270 1152 564480 48.1837 26.8534 384.52 834.694 1294.41 1294.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1780 0.001024 512 220 192 17760 0.38544 0.942144 25.5722 26.9442 27.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 980 3.2e-05 4096 80 3392 578880 156.511 120.972 4356.59 3610.75 8245.03 8245.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 6.4e-05 1024 160 2432 272640 24.6793 13.4985 387.248 417.607 843.192 843.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1160 0.000256 4096 240 1792 66000 13.9836 206.645 419.06 639.735 639.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 0.000128 512 90 832 151872 4.4336 3.51846 93.8939 104.986 206.938 207.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1500 0.000256 2048 290 1600 68992 5.86173 7.13933 237.544 209.822 460.437 460.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 3.2e-05 1024 270 1152 569856 48.1075 26.9454 903.351 838.385 1816.94 1817.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 0.001024 512 220 192 18032 0.392672 1.9849 25.643 28.0625 28.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 3.2e-05 4096 80 3392 580160 156.765 121.029 10177.7 3594.1 14049.8 14050
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 6.4e-05 1024 160 2432 274176 24.7489 13.525 904.309 418.836 1361.58 1361.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 0.000256 4096 240 1792 66192 13.9845 481.585 419.57 915.182 915.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 0.000128 512 90 832 151424 4.44189 3.51453 66.7683 104.783 179.616 179.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1500 0.000256 2048 290 1600 68768 5.83475 7.03734 150.017 209.481 372.441 372.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1720 3.2e-05 1024 270 1152 568064 48.0559 26.8988 571.673 836.48 1483.27 1483.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 0.001024 512 220 192 17920 0.387264 1.33939 25.5912 27.3609 27.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 3.2e-05 4096 80 3392 579712 156.463 120.979 6478.53 3591.24 10347.4 10347.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 6.4e-05 1024 160 2432 274176 24.6659 13.5192 574.395 418.396 1031.13 1031.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 0.000256 4096 240 1792 66080 13.9815 308.56 418.738 741.323 741.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 0.000128 512 90 832 151200 4.62288 3.51901 57.9189 104.893 171.066 171.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1500 0.000256 2048 290 1600 68880 5.86176 7.07821 127.296 209.778 350.083 350.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 3.2e-05 1024 270 1152 567168 48.2561 26.9235 485.169 837.131 1397.64 1397.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 0.001024 512 220 192 17808 0.385344 1.04845 25.5652 27.0443 27.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 3.2e-05 4096 80 3392 579264 156.91 121.09 5484.56 3594.38 9357.16 9357.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 6.4e-05 1024 160 2432 274176 24.7316 13.9649 488.529 418.765 946.148 946.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 0.000256 4096 240 1792 66024 13.9859 261.607 419.028 694.664 694.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 0.000128 512 90 832 151424 4.69098 3.50618 52.164 104.868 165.347 165.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1500 0.000256 2048 290 1600 68096 5.80403 7.00093 110.579 208.605 332.063 332.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 3.2e-05 1024 270 1152 566272 48.155 27.4163 425.231 836.734 1337.7 1337.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 0.001024 512 220 192 17696 0.386528 0.982816 25.5179 26.9292 26.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 3.2e-05 4096 80 3392 579712 156.17 120.851 4804.24 3592.94 8674.45 8674.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 6.4e-05 1024 160 2432 272384 24.7916 13.4925 426.275 419.435 884.157 884.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 0.000256 4096 240 1792 65856 13.9734 229.263 418.195 661.477 661.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1780 0.000128 512 90 832 151200 4.72016 3.51725 46.7305 104.844 159.928 160.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1500 0.000256 2048 290 1600 68320 5.84106 7.08 97.9614 209.83 320.787 320.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 3.2e-05 1024 270 1152 564480 48.3272 26.8996 375.441 836.31 1287.14 1287.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1780 0.001024 512 220 192 17640 0.384864 0.8272 25.5245 26.7809 26.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 980 3.2e-05 4096 80 3392 579040 156.866 120.993 4270.54 3619.83 8168.44 8168.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 6.4e-05 1024 160 2432 268800 24.8125 13.5081 373.375 415.416 827.27 827.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 0.000256 4096 240 1792 65800 13.9841 205.341 418.537 637.906 637.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 0.000128 512 90 832 151808 4.41542 3.51312 94.3395 105.007 207.385 207.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1500 0.000256 2048 290 1600 68864 5.81632 7.02454 233.744 209.523 456.185 456.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 3.2e-05 1024 270 1152 569344 47.9677 26.8802 892.381 838.477 1805.87 1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 0.001024 512 220 192 18048 0.38912 1.91693 25.6573 28.0055 28.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 3.2e-05 4096 80 3392 580352 156.421 120.839 10131.6 3594.57 14003.6 14003.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 6.4e-05 1024 160 2432 274432 24.6757 13.4984 879.203 419.426 1336.97 1337.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 0.000256 4096 240 1792 66176 13.9929 480.538 419.469 914.047 914.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 0.000128 512 90 832 151040 4.41677 3.5095 68.4213 104.617 181.075 181.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1500 0.000256 2048 290 1600 68608 5.82723 7.03133 157.725 209.169 379.826 379.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 3.2e-05 1024 270 1152 569344 47.9911 26.8759 595.855 837.862 1508.74 1508.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 0.001024 512 220 192 17920 0.388736 1.35392 25.6022 27.3862 27.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 3.2e-05 4096 80 3392 580096 156.347 120.83 6819.73 3600.47 10697.6 10697.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 6.4e-05 1024 160 2432 272384 24.7302 14.1286 568.799 417.723 1025.54 1025.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 0.000256 4096 240 1792 66048 13.9864 323.817 418.646 756.497 756.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 0.000128 512 90 832 151296 4.60589 3.51162 59.103 104.907 172.242 172.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1500 0.000256 2048 290 1600 68352 5.80288 7.00224 129.793 208.968 351.637 351.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 3.2e-05 1024 270 1152 568320 48.0436 26.8656 492.369 837.196 1404.63 1404.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 0.001024 512 220 192 17856 0.387488 1.19382 25.6154 27.2408 27.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 3.2e-05 4096 80 3392 579840 156.234 120.777 5666.87 3602.88 9546.98 9547.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 6.4e-05 1024 160 2432 270336 24.7211 13.4431 467.266 416.752 922.338 922.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 0.000256 4096 240 1792 66048 13.9868 269.52 419.308 702.857 702.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 0.000128 512 90 832 150528 4.60858 3.51549 54.2445 104.799 167.281 167.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1500 0.000256 2048 290 1600 68608 5.82048 7.03322 120.02 209.715 342.663 342.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 3.2e-05 1024 270 1152 565248 48.1212 26.8247 448.938 836.086 1360.13 1360.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 0.001024 512 220 192 17664 0.384768 1.14483 25.532 27.1056 27.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 3.2e-05 4096 80 3392 579584 156.327 120.881 5216.04 3598.25 9091.7 9091.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 6.4e-05 1024 160 2432 270336 24.8939 13.6458 421.714 418.304 878.713 878.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 0.000256 4096 240 1792 65792 13.9776 246.755 418.371 679.148 679.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 0.000128 512 90 832 149760 4.68714 3.50605 51.3878 104.235 163.925 164.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1500 0.000256 2048 290 1600 67840 5.80813 6.99933 109.681 208.664 331.223 331.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 3.2e-05 1024 270 1152 568320 48.0724 26.8902 416.415 838.12 1329.66 1329.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 0.001024 512 220 192 17600 0.385376 1.02592 25.5149 26.9686 27.0316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 3.2e-05 4096 80 3392 579840 156.357 120.883 4809.31 3612.74 8699.51 8699.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 6.4e-05 1024 160 2432 266240 24.6597 13.3366 381.297 412.497 831.949 832.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 0.000256 4096 240 1792 65920 13.9858 228.742 418.994 661.765 661.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 0.000128 512 90 832 150528 4.69603 3.5129 49.3669 104.53 162.224 162.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1500 0.000256 2048 290 1600 68352 5.82246 7.03149 104.618 209.349 326.895 326.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 3.2e-05 1024 270 1152 565248 47.7761 26.7428 390.216 833.412 1298.31 1298.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 0.001024 512 220 192 17664 0.3856 1.10813 25.6105 27.1489 27.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 3.2e-05 4096 80 3392 579072 156.214 120.726 4558.63 3590.93 8426.72 8426.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 6.4e-05 1024 160 2432 264192 24.847 13.3425 351.9 412.931 803.179 803.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 0.000256 4096 240 1792 65664 13.9922 217.414 418.315 649.767 649.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1780 0.000128 512 90 896 151616 4.42829 3.51642 89.0555 105.949 203.063 203.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1500 0.000256 2048 290 1664 68192 5.84922 7.0464 352.256 211.577 576.8 576.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1720 3.2e-05 1024 270 1152 563712 48.5793 26.9215 866.754 846.107 1788.53 1788.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1780 0.001024 512 220 256 17632 0.388544 3.25034 25.7692 29.4514 29.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 980 3.2e-05 4096 80 3456 579456 157.373 121.072 16189.3 3630.99 20099 20099.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1100 6.4e-05 1024 160 2432 272640 24.857 13.5095 768.431 423.008 1229.97 1230.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 0.000256 4096 240 1792 66240 14.0097 786.333 423.11 1223.5 1223.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1780 0.000128 512 90 896 151552 4.41718 3.51056 96.5356 104.909 209.481 209.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1500 0.000256 2048 290 1664 68160 5.82234 7.04512 237.524 209.641 460.105 460.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1720 3.2e-05 1024 270 1152 563200 48.4027 26.8799 883.169 837.851 1796.47 1796.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1780 0.001024 512 220 256 17600 0.389216 2.47718 25.6423 28.5508 28.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 980 3.2e-05 4096 80 3456 579328 156.29 120.929 9967.02 3612.62 13857.1 13857.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 6.4e-05 1024 160 2432 272384 24.8144 13.4963 870.775 419.175 1328.42 1328.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1160 0.000256 4096 240 1792 66208 13.9919 462.519 419.17 895.725 895.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1780 0.000128 512 90 896 151552 4.424 3.51232 68.6613 104.995 181.706 181.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1500 0.000256 2048 290 1664 67968 5.8208 7.02874 153.863 209.503 376.287 376.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1720 3.2e-05 1024 270 1152 563200 48.4523 26.8843 570.961 838.387 1484.84 1484.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1780 0.001024 512 220 256 17536 0.388128 1.66493 25.6319 27.7273 27.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 980 3.2e-05 4096 80 3456 579328 156.672 120.971 6430.42 3599.55 10307.8 10308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 6.4e-05 1024 160 2432 272384 24.8473 13.5179 563.783 419.326 1021.63 1021.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1160 0.000256 4096 240 1792 66176 13.9899 298.145 419.305 731.484 731.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1780 0.000128 512 90 896 151296 4.5967 3.51491 59.8835 104.766 172.869 172.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1500 0.000256 2048 290 1664 67968 5.81501 7.04931 124.622 209.428 346.986 347.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1720 3.2e-05 1024 270 1152 562176 48.4617 27.0186 463.533 836.442 1375.61 1375.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1780 0.001024 512 220 256 17472 0.38784 3.50269 25.5965 29.5318 29.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 980 3.2e-05 4096 80 3456 579072 156.339 120.984 5254.18 3597.2 9128.92 9129.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 6.4e-05 1024 160 2432 271872 24.8095 15.6153 457.068 418.377 916.028 916.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1160 0.000256 4096 240 1792 66144 13.9858 246.26 418.998 679.285 679.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1780 0.000128 512 90 896 151040 4.69635 3.51334 55.1221 104.723 168.172 168.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1500 0.000256 2048 290 1664 67840 5.82368 7.02054 110.94 209.374 333.233 333.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1720 3.2e-05 1024 270 1152 563200 48.4535 26.8875 415.094 838.656 1329.26 1329.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1780 0.001024 512 220 256 17408 0.389088 3.48765 25.5827 29.5035 29.5688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 980 3.2e-05 4096 80 3456 579072 156.643 120.966 4697.62 3599.65 8575.1 8575.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 6.4e-05 1024 160 2432 270336 24.907 13.4861 406.62 418.129 863.307 863.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1160 0.000256 4096 240 1792 66048 13.9874 221.712 419.053 654.795 654.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1780 0.000128 512 90 896 150400 4.67638 3.50765 50.0907 104.642 163.034 163.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1500 0.000256 2048 290 1664 67840 5.80656 7.02496 102.635 209.264 324.803 324.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1720 3.2e-05 1024 270 1152 563200 48.4135 26.8841 380.195 838.622 1294.28 1294.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1780 0.001024 512 220 256 17440 0.386976 3.49798 25.6315 29.5621 29.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 980 3.2e-05 4096 80 3456 578560 156.48 121.015 4297.56 3602.38 8177.65 8177.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1100 6.4e-05 1024 160 2432 271360 24.9524 13.4938 374.461 420.345 833.411 833.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1160 0.000256 4096 240 1792 66080 13.9899 204.55 419.347 637.931 637.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1780 0.000128 512 90 896 151296 4.69805 3.51418 47.6512 104.848 160.823 160.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1500 0.000256 2048 290 1664 67584 5.79978 7.00125 94.5968 208.684 316.153 316.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1720 3.2e-05 1024 270 1152 562176 48.5185 26.8698 351.507 836.669 1263.72 1263.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1780 0.001024 512 220 256 17280 0.385024 3.47315 25.5333 29.4332 29.4994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 980 3.2e-05 4096 80 3456 578304 156.784 121.055 3974.94 3608.67 7861.66 7861.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1100 6.4e-05 1024 160 2432 270336 24.7273 13.4473 345.102 416.488 799.924 800.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1160 0.000256 4096 240 1792 66048 13.994 763.911 419.038 1196.99 1197.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1780 0.000128 512 90 896 150528 4.69475 3.51027 44.2348 104.85 157.407 157.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1500 0.000256 2048 290 1664 67200 5.80608 7.04451 88.9175 208.565 310.406 310.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1720 3.2e-05 1024 270 1152 559104 48.7073 26.8677 329.478 836.58 1241.8 1241.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1780 0.001024 512 220 256 17248 0.385152 3.46118 25.5317 29.4221 29.4869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 980 3.2e-05 4096 80 3456 578816 156.368 121.008 3726.59 3597.15 7601.34 7601.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1100 6.4e-05 1024 160 2432 268800 25.172 13.5011 322.129 418.533 779.5 779.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1160 0.000256 4096 240 1792 65856 13.9789 764.625 418.123 1196.77 1196.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1780 0.000128 512 90 896 150528 4.7145 3.5128 42.2746 104.791 155.413 155.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1500 0.000256 2048 290 1664 67584 5.82243 7.11754 83.7571 209.693 306.463 306.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1720 3.2e-05 1024 270 1152 561152 48.4155 26.8197 314.374 835.993 1225.76 1225.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1780 0.001024 512 220 256 17152 0.38496 3.44042 25.5017 29.371 29.4371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 980 3.2e-05 4096 80 3456 578560 156.718 121.074 3548.92 3621.31 7448.23 7448.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1100 6.4e-05 1024 160 2432 270336 24.8953 13.4983 306.942 418.259 763.754 763.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1160 0.000256 4096 240 1792 65792 13.9805 760.965 418.323 1193.31 1193.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1780 0.000128 512 90 780 151424 4.68038 3.50947 35.6878 104.867 148.862 148.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1500 0.000256 2048 290 1620 68096 5.80557 7.00963 340.032 208.604 561.527 561.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1720 3.2e-05 1024 270 1140 569856 47.9616 26.8649 439.512 836.726 1351.24 1351.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1780 0.001024 512 220 180 17920 0.387488 2.61754 25.6043 28.6538 28.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 980 3.2e-05 4096 80 3360 579712 156.925 120.854 14925.1 3593.85 18797 18797.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1100 6.4e-05 1024 160 2400 272384 24.7868 13.4943 296.827 418.793 754.06 754.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 0.000256 4096 240 1800 65856 13.9778 751.269 418.479 1183.77 1183.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1780 0.000128 512 90 832 151424 4.68646 3.50822 37.5758 104.854 150.739 150.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1500 0.000256 2048 290 1600 68096 5.79584 7.02579 76.6566 208.57 298.122 298.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1720 3.2e-05 1024 270 1152 566272 48.2423 26.8836 440.365 836.615 1352.27 1352.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1780 0.001024 512 220 192 17696 0.389952 2.5825 25.5181 28.535 28.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 980 3.2e-05 4096 80 3392 579712 156.943 120.865 14755 3593.03 18626.1 18626.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1100 6.4e-05 1024 160 2432 272384 24.7832 13.5021 293.995 418.684 751.122 751.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 0.000256 4096 240 1792 65856 13.9753 736.234 418.126 1168.38 1168.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1780 0.000128 512 90 800 151200 4.7193 3.51846 36.5846 104.826 149.766 149.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1500 0.000256 2048 290 1600 68320 5.87891 7.12909 354.388 209.801 577.269 577.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1720 3.2e-05 1024 270 1150 568960 48.067 26.9189 432.412 836.204 1343.76 1343.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1780 0.001024 512 220 200 17640 0.391808 2.90816 25.5731 28.9161 28.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 980 3.2e-05 4096 80 3350 579040 157.645 120.976 15081.1 3592.52 18952.5 18952.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1100 6.4e-05 1024 160 2400 268800 24.7998 13.4476 294.927 415.486 748.823 748.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 0.000256 4096 240 1800 65800 13.9912 754.404 418.775 1187.21 1187.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1780 0.000128 512 90 816 151200 4.71597 3.51846 37.9193 104.748 151.012 151.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1500 0.000256 2048 290 1584 68880 5.87571 7.41066 353.459 209.625 576.445 576.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1720 3.2e-05 1024 270 1152 568960 48.0864 26.9025 445.013 835.497 1355.65 1355.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1780 0.001024 512 220 192 17640 0.385632 2.72998 25.5187 28.6776 28.7229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 980 3.2e-05 4096 80 3360 577920 158.051 121.133 14858.9 3596.25 18734.5 18734.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1100 6.4e-05 1024 160 2400 268800 24.79 13.4138 294.616 415.086 748.067 748.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 0.000256 4096 240 1824 65520 13.9826 737.226 417.774 1169.03 1169.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1780 0.000128 512 90 800 151040 4.69341 3.50739 41.485 104.621 154.42 154.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1500 0.000256 2048 290 1568 69120 5.84499 7.07997 333.494 209.187 555.681 555.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1720 3.2e-05 1024 270 1152 571392 47.9682 26.8829 475.084 837.906 1388.01 1388.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1780 0.001024 512 220 160 18176 0.38912 2.4105 25.6161 28.4595 28.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 980 3.2e-05 4096 80 3360 580096 157.286 120.782 14739.2 3609.42 18626.9 18627.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1100 6.4e-05 1024 160 2400 274432 24.5576 13.486 343.463 417.815 799.485 799.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 0.000256 4096 240 1792 66048 14.0042 736.657 418.66 1169.37 1169.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1780 0.000128 512 90 800 149760 4.61597 3.51043 58.8023 104.865 171.907 172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1500 0.000256 2048 290 1568 68160 5.76064 7.02464 133.9 207.569 354.328 354.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1720 3.2e-05 1024 270 1152 568320 47.8292 26.8844 514.902 835.695 1425.47 1425.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1780 0.001024 512 220 160 17760 0.385824 3.4441 25.5877 29.4618 29.5286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 980 3.2e-05 4096 80 3360 577920 156.902 121.13 5841.62 3606.8 9726.67 9726.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1100 6.4e-05 1024 160 2400 268800 24.4414 13.341 505.062 413.096 956.101 956.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 0.000256 4096 240 1792 65760 13.9858 1037.36 419.389 1470.78 1470.84
