<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" OldID="for.inc34.load.8," ID="seq" BundleName="gmem" VarName="A" LoopName="VITIS_LOOP_47_2" ParentFunc="atax" Length="256" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 16 has been inferred" OldID="for.inc47.store.7," ID="yseq" BundleName="gmem" VarName="y" LoopName="VITIS_LOOP_63_5" ParentFunc="atax" Length="16" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="yseq" BundleName="gmem" VarName="y" LoopName="VITIS_LOOP_63_5" ParentFunc="atax"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="seq" BundleName="gmem" VarName="A" LoopName="VITIS_LOOP_56_4" ParentFunc="atax"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_47_2'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopName="VITIS_LOOP_47_2" Length="256" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 32 in loop 'VITIS_LOOP_63_5'() has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopName="VITIS_LOOP_63_5" Length="16" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

