Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FPGAXC3_Test.ngc ...
WARNING:NetListWriters:298 - No output is written to FPGAXC3_Test.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Data_Out_mux0000<15 : 2> on block AD_Top
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Set_Mode<11 : 7> on block AD_Top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file FPGAXC3_Test.edif ...
ngc2edif: Total memory usage is 60216 kilobytes

