<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>rfdc: Rfdc_v6_0</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">rfdc
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__rfdc__v6__0.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Rfdc_v6_0</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___p_l_l___settings.html">XRFdc_PLL_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL settings.  <a href="struct_x_r_fdc___p_l_l___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___tile___clock___settings.html">XRFdc_Tile_Clock_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ClkIntraTile Settings.  <a href="struct_x_r_fdc___tile___clock___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___distribution.html">XRFdc_Distribution</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clk Distribution.  <a href="struct_x_r_fdc___distribution.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___distribution___settings.html">XRFdc_Distribution_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clk Distribution Settings.  <a href="struct_x_r_fdc___distribution___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___signal___detector___settings.html">XRFdc_Signal_Detector_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detect Settings.  <a href="struct_x_r_fdc___signal___detector___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC settings.  <a href="struct_x_r_fdc___q_m_c___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay settings.  <a href="struct_x_r_fdc___coarse_delay___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer settings.  <a href="struct_x_r_fdc___mixer___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC block Threshold settings.  <a href="struct_x_r_fdc___threshold___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___calibration___coefficients.html">XRFdc_Calibration_Coefficients</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFSoC Calibration coefficients generic struct.  <a href="struct_x_r_fdc___calibration___coefficients.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___cal___freeze___settings.html">XRFdc_Cal_Freeze_Settings</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFSoC Calibration freeze settings struct.  <a href="struct_x_r_fdc___cal___freeze___settings.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___tile_status.html">XRFdc_TileStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFSoC Tile status.  <a href="struct_x_r_fdc___tile_status.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___i_p_status.html">XRFdc_IPStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFSoC Data converter IP status.  <a href="struct_x_r_fdc___i_p_status.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___block_status.html">XRFdc_BlockStatus</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">status of DAC or ADC blocks in the RFSoC Data converter.  <a href="struct_x_r_fdc___block_status.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_block___analog_data_path___config.html">XRFdc_DACBlock_AnalogDataPath_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC block Analog DataPath Config settings.  <a href="struct_x_r_fdc___d_a_c_block___analog_data_path___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_block___digital_data_path___config.html">XRFdc_DACBlock_DigitalDataPath_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC block Digital DataPath Config settings.  <a href="struct_x_r_fdc___d_a_c_block___digital_data_path___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_block___analog_data_path___config.html">XRFdc_ADCBlock_AnalogDataPath_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC block Analog DataPath Config settings.  <a href="struct_x_r_fdc___a_d_c_block___analog_data_path___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_block___digital_data_path___config.html">XRFdc_ADCBlock_DigitalDataPath_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC block Digital DataPath Config settings.  <a href="struct_x_r_fdc___a_d_c_block___digital_data_path___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_tile___config.html">XRFdc_DACTile_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile Config structure.  <a href="struct_x_r_fdc___d_a_c_tile___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_tile___config.html">XRFdc_ADCTile_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile Config Structure.  <a href="struct_x_r_fdc___a_d_c_tile___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFdc Config Structure.  <a href="struct_x_r_fdc___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_block___analog_data_path.html">XRFdc_DACBlock_AnalogDataPath</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Block Analog DataPath Structure.  <a href="struct_x_r_fdc___d_a_c_block___analog_data_path.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c_block___digital_data_path.html">XRFdc_DACBlock_DigitalDataPath</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Block Digital DataPath Structure.  <a href="struct_x_r_fdc___d_a_c_block___digital_data_path.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_block___analog_data_path.html">XRFdc_ADCBlock_AnalogDataPath</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Block Analog DataPath Structure.  <a href="struct_x_r_fdc___a_d_c_block___analog_data_path.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c_block___digital_data_path.html">XRFdc_ADCBlock_DigitalDataPath</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Block Digital DataPath Structure.  <a href="struct_x_r_fdc___a_d_c_block___digital_data_path.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___d_a_c___tile.html">XRFdc_DAC_Tile</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile Structure.  <a href="struct_x_r_fdc___d_a_c___tile.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc___a_d_c___tile.html">XRFdc_ADC_Tile</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile Structure.  <a href="struct_x_r_fdc___a_d_c___tile.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_r_fdc.html">XRFdc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RFdc Structure.  <a href="struct_x_r_fdc.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0bd9f5b019da4efe2af3ac562636d798"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0bd9f5b019da4efe2af3ac562636d798">XRFdc_StatusHandler</a> )(void *CallBackRef, u32 Type, u32 Tile_Id, u32 Block_Id, u32 StatusEvent)</td></tr>
<tr class="memdesc:ga0bd9f5b019da4efe2af3ac562636d798"><td class="mdescLeft">&#160;</td><td class="mdescRight">The handler data type allows the user to define a callback function to respond to interrupt events in the system.  <a href="#ga0bd9f5b019da4efe2af3ac562636d798"></a><br/></td></tr>
<tr class="separator:ga0bd9f5b019da4efe2af3ac562636d798"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga80407a3a6737440fa38fc79eee240ad2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga80407a3a6737440fa38fc79eee240ad2">XRFdc_LookupConfig</a> (u16 DeviceId)</td></tr>
<tr class="memdesc:ga80407a3a6737440fa38fc79eee240ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the device configuration based on the unique device ID.  <a href="#ga80407a3a6737440fa38fc79eee240ad2"></a><br/></td></tr>
<tr class="separator:ga80407a3a6737440fa38fc79eee240ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259ea2f270f0ce46ac06912cd7dcdfb9"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga259ea2f270f0ce46ac06912cd7dcdfb9">XRFdc_CfgInitialize</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, <a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> *ConfigPtr)</td></tr>
<tr class="memdesc:ga259ea2f270f0ce46ac06912cd7dcdfb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes a specific <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> instance such that the driver is ready to use.  <a href="#ga259ea2f270f0ce46ac06912cd7dcdfb9"></a><br/></td></tr>
<tr class="separator:ga259ea2f270f0ce46ac06912cd7dcdfb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0441d93b399e5178606bf5dcf7481551"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0441d93b399e5178606bf5dcf7481551">XRFdc_StartUp</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id)</td></tr>
<tr class="memdesc:ga0441d93b399e5178606bf5dcf7481551"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API Restarts the requested tile.  <a href="#ga0441d93b399e5178606bf5dcf7481551"></a><br/></td></tr>
<tr class="separator:ga0441d93b399e5178606bf5dcf7481551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a79b8a22618e638b7d8f6632437963"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac6a79b8a22618e638b7d8f6632437963">XRFdc_Shutdown</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id)</td></tr>
<tr class="memdesc:gac6a79b8a22618e638b7d8f6632437963"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API stops the tile as requested.  <a href="#gac6a79b8a22618e638b7d8f6632437963"></a><br/></td></tr>
<tr class="separator:gac6a79b8a22618e638b7d8f6632437963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e0f063f24927037b37fbfcf01e55c2"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa7e0f063f24927037b37fbfcf01e55c2">XRFdc_Reset</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id)</td></tr>
<tr class="memdesc:gaa7e0f063f24927037b37fbfcf01e55c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API resets the requested tile.  <a href="#gaa7e0f063f24927037b37fbfcf01e55c2"></a><br/></td></tr>
<tr class="separator:gaa7e0f063f24927037b37fbfcf01e55c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03c20d025edfa68bd5149f3eeb0c5a16"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga03c20d025edfa68bd5149f3eeb0c5a16">XRFdc_GetIPStatus</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, <a class="el" href="struct_x_r_fdc___i_p_status.html">XRFdc_IPStatus</a> *IPStatusPtr)</td></tr>
<tr class="memdesc:ga03c20d025edfa68bd5149f3eeb0c5a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API returns the IP status.  <a href="#ga03c20d025edfa68bd5149f3eeb0c5a16"></a><br/></td></tr>
<tr class="separator:ga03c20d025edfa68bd5149f3eeb0c5a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b677cb830fd202087220a23b609067"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga89b677cb830fd202087220a23b609067">XRFdc_GetBlockStatus</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___block_status.html">XRFdc_BlockStatus</a> *BlockStatusPtr)</td></tr>
<tr class="memdesc:ga89b677cb830fd202087220a23b609067"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API returns the requested block status.  <a href="#ga89b677cb830fd202087220a23b609067"></a><br/></td></tr>
<tr class="separator:ga89b677cb830fd202087220a23b609067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea09b22078ade615365c4d1b3c0ab08"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a> *MixerSettingsPtr)</td></tr>
<tr class="memdesc:gadea09b22078ade615365c4d1b3c0ab08"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API is used to update various mixer settings, fine, coarse, NCO etc.  <a href="#gadea09b22078ade615365c4d1b3c0ab08"></a><br/></td></tr>
<tr class="separator:gadea09b22078ade615365c4d1b3c0ab08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b32e3890d860a8e8bf6d9859e66a25b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a> *MixerSettingsPtr)</td></tr>
<tr class="memdesc:ga1b32e3890d860a8e8bf6d9859e66a25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">The API returns back Mixer/NCO settings to the caller.  <a href="#ga1b32e3890d860a8e8bf6d9859e66a25b"></a><br/></td></tr>
<tr class="separator:ga1b32e3890d860a8e8bf6d9859e66a25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa95922df5ac3c26a066f4418fc1853e"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a> *QMCSettingsPtr)</td></tr>
<tr class="memdesc:gaaa95922df5ac3c26a066f4418fc1853e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to update various QMC settings, eg gain, phase, offset etc.  <a href="#gaaa95922df5ac3c26a066f4418fc1853e"></a><br/></td></tr>
<tr class="separator:gaaa95922df5ac3c26a066f4418fc1853e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b39e1be1937e41fa1635b60e904f56"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a> *QMCSettingsPtr)</td></tr>
<tr class="memdesc:ga43b39e1be1937e41fa1635b60e904f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC settings are returned back to the caller through this API.  <a href="#ga43b39e1be1937e41fa1635b60e904f56"></a><br/></td></tr>
<tr class="separator:ga43b39e1be1937e41fa1635b60e904f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2d3b2f00ceb30d72b3ab1ece00be82"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4d2d3b2f00ceb30d72b3ab1ece00be82">XRFdc_GetCoarseDelaySettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a> *CoarseDelaySettingsPtr)</td></tr>
<tr class="memdesc:ga4d2d3b2f00ceb30d72b3ab1ece00be82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay settings are returned back to the caller.  <a href="#ga4d2d3b2f00ceb30d72b3ab1ece00be82"></a><br/></td></tr>
<tr class="separator:ga4d2d3b2f00ceb30d72b3ab1ece00be82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a990f0ce6912896ee04b7cd47c06813"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a> *CoarseDelaySettingsPtr)</td></tr>
<tr class="memdesc:ga9a990f0ce6912896ee04b7cd47c06813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay settings passed are used to update the corresponding block level registers.  <a href="#ga9a990f0ce6912896ee04b7cd47c06813"></a><br/></td></tr>
<tr class="separator:ga9a990f0ce6912896ee04b7cd47c06813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24bd6bd466b879bbccb7795cc7bce579"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga24bd6bd466b879bbccb7795cc7bce579">XRFdc_GetInterpolationFactor</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 *InterpolationFactorPtr)</td></tr>
<tr class="memdesc:ga24bd6bd466b879bbccb7795cc7bce579"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation factor are returned back to the caller.  <a href="#ga24bd6bd466b879bbccb7795cc7bce579"></a><br/></td></tr>
<tr class="separator:ga24bd6bd466b879bbccb7795cc7bce579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1299f0dcedca852a5a37e7bb1aa4d646"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1299f0dcedca852a5a37e7bb1aa4d646">XRFdc_GetDecimationFactor</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 *DecimationFactorPtr)</td></tr>
<tr class="memdesc:ga1299f0dcedca852a5a37e7bb1aa4d646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation factor are returned back to the caller.  <a href="#ga1299f0dcedca852a5a37e7bb1aa4d646"></a><br/></td></tr>
<tr class="separator:ga1299f0dcedca852a5a37e7bb1aa4d646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa2f4b760675b45f61877798c9f2f19"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadaa2f4b760675b45f61877798c9f2f19">XRFdc_GetFabWrVldWords</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 *FabricDataRatePtr)</td></tr>
<tr class="memdesc:gadaa2f4b760675b45f61877798c9f2f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the the number of fabric write valid words requested for the block.  <a href="#gadaa2f4b760675b45f61877798c9f2f19"></a><br/></td></tr>
<tr class="separator:gadaa2f4b760675b45f61877798c9f2f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee625c32df59eccc5b10eda1db9d83"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad7ee625c32df59eccc5b10eda1db9d83">XRFdc_GetFabRdVldWords</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 *FabricDataRatePtr)</td></tr>
<tr class="memdesc:gad7ee625c32df59eccc5b10eda1db9d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the the number of fabric read valid words requested for the block.  <a href="#gad7ee625c32df59eccc5b10eda1db9d83"></a><br/></td></tr>
<tr class="separator:gad7ee625c32df59eccc5b10eda1db9d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad20bc6d1e5cbb724d6d7e66449a2926"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaad20bc6d1e5cbb724d6d7e66449a2926">XRFdc_SetFabRdVldWords</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 FabricRdVldWords)</td></tr>
<tr class="memdesc:gaad20bc6d1e5cbb724d6d7e66449a2926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fabric data rate for the requested ADC block is set by writing to the corresponding register.  <a href="#gaad20bc6d1e5cbb724d6d7e66449a2926"></a><br/></td></tr>
<tr class="separator:gaad20bc6d1e5cbb724d6d7e66449a2926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3783d543f295be039303d715ce7f9195"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3783d543f295be039303d715ce7f9195">XRFdc_SetFabWrVldWords</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 FabricWrVldWords)</td></tr>
<tr class="memdesc:ga3783d543f295be039303d715ce7f9195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fabric data rate for the requested DAC block is set by writing to the corresponding register.  <a href="#ga3783d543f295be039303d715ce7f9195"></a><br/></td></tr>
<tr class="separator:ga3783d543f295be039303d715ce7f9195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0076018f6530e26bd9ad95bc7cdc7fa"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a> *ThresholdSettingsPtr)</td></tr>
<tr class="memdesc:gab0076018f6530e26bd9ad95bc7cdc7fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold settings are read from the corresponding registers and are passed back to the caller.  <a href="#gab0076018f6530e26bd9ad95bc7cdc7fa"></a><br/></td></tr>
<tr class="separator:gab0076018f6530e26bd9ad95bc7cdc7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6dca1e8e40a31b090f14fa12ecd891"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a> *ThresholdSettingsPtr)</td></tr>
<tr class="memdesc:gaba6dca1e8e40a31b090f14fa12ecd891"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold settings are updated into the relevant registers.  <a href="#gaba6dca1e8e40a31b090f14fa12ecd891"></a><br/></td></tr>
<tr class="separator:gaba6dca1e8e40a31b090f14fa12ecd891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bab13a0a879dfc442e47cdb38ab327f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0bab13a0a879dfc442e47cdb38ab327f">XRFdc_SetDecoderMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 DecoderMode)</td></tr>
<tr class="memdesc:ga0bab13a0a879dfc442e47cdb38ab327f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder mode is updated into the relevant registers.  <a href="#ga0bab13a0a879dfc442e47cdb38ab327f"></a><br/></td></tr>
<tr class="separator:ga0bab13a0a879dfc442e47cdb38ab327f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340750315304dc48dc87089b429b5364"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 Event)</td></tr>
<tr class="memdesc:ga340750315304dc48dc87089b429b5364"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function will trigger the update event for an event.  <a href="#ga340750315304dc48dc87089b429b5364"></a><br/></td></tr>
<tr class="separator:ga340750315304dc48dc87089b429b5364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4500f06757536e8ffb71de32e7df9b9c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4500f06757536e8ffb71de32e7df9b9c">XRFdc_GetDecoderMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 *DecoderModePtr)</td></tr>
<tr class="memdesc:ga4500f06757536e8ffb71de32e7df9b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder mode is read and returned back.  <a href="#ga4500f06757536e8ffb71de32e7df9b9c"></a><br/></td></tr>
<tr class="separator:ga4500f06757536e8ffb71de32e7df9b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18b8ad2dfc2ba2ffcec2dde7796b5a21"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga18b8ad2dfc2ba2ffcec2dde7796b5a21">XRFdc_ResetNCOPhase</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id)</td></tr>
<tr class="memdesc:ga18b8ad2dfc2ba2ffcec2dde7796b5a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the NCO phase of the current block phase accumulator.  <a href="#ga18b8ad2dfc2ba2ffcec2dde7796b5a21"></a><br/></td></tr>
<tr class="separator:ga18b8ad2dfc2ba2ffcec2dde7796b5a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcff833fb9078071546a872f78b03a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadfcff833fb9078071546a872f78b03a1">XRFdc_DumpRegs</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id)</td></tr>
<tr class="memdesc:gadfcff833fb9078071546a872f78b03a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Prints the offset of the register along with the content.  <a href="#gadfcff833fb9078071546a872f78b03a1"></a><br/></td></tr>
<tr class="separator:gadfcff833fb9078071546a872f78b03a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e3cba3e05ff50ddfe105a36f81fb80"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad7e3cba3e05ff50ddfe105a36f81fb80">XRFdc_MultiBand</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u8 DigitalDataPathMask, u32 MixerInOutDataType, u32 DataConverterMask)</td></tr>
<tr class="memdesc:gad7e3cba3e05ff50ddfe105a36f81fb80"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-level API to setup multiband configuration.  <a href="#gad7e3cba3e05ff50ddfe105a36f81fb80"></a><br/></td></tr>
<tr class="separator:gad7e3cba3e05ff50ddfe105a36f81fb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dcb08bb704e0cb5cfc6440fef2d7fdc"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler</a> (u32 Vector, void *XRFdcPtr)</td></tr>
<tr class="memdesc:ga0dcb08bb704e0cb5cfc6440fef2d7fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is the interrupt handler for the driver.  <a href="#ga0dcb08bb704e0cb5cfc6440fef2d7fdc"></a><br/></td></tr>
<tr class="separator:ga0dcb08bb704e0cb5cfc6440fef2d7fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb4999411f07e2bbccde3c466d8ba0da"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafb4999411f07e2bbccde3c466d8ba0da">XRFdc_IntrClr</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 IntrMask)</td></tr>
<tr class="memdesc:gafb4999411f07e2bbccde3c466d8ba0da"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clear the interrupts.  <a href="#gafb4999411f07e2bbccde3c466d8ba0da"></a><br/></td></tr>
<tr class="separator:gafb4999411f07e2bbccde3c466d8ba0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b066d0273f3fc1fd24741cfe2cc837c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 *IntrStsPtr)</td></tr>
<tr class="memdesc:ga3b066d0273f3fc1fd24741cfe2cc837c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the interrupt status read from Interrupt Status Register(ISR).  <a href="#ga3b066d0273f3fc1fd24741cfe2cc837c"></a><br/></td></tr>
<tr class="separator:ga3b066d0273f3fc1fd24741cfe2cc837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13cace3e47a78c717a4f2d70916adf4e"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga13cace3e47a78c717a4f2d70916adf4e">XRFdc_IntrDisable</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 IntrMask)</td></tr>
<tr class="memdesc:ga13cace3e47a78c717a4f2d70916adf4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clears the interrupt mask.  <a href="#ga13cace3e47a78c717a4f2d70916adf4e"></a><br/></td></tr>
<tr class="separator:ga13cace3e47a78c717a4f2d70916adf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec2e5eb1864718966098b75778e8f9b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 IntrMask)</td></tr>
<tr class="memdesc:ga3ec2e5eb1864718966098b75778e8f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the interrupt mask.  <a href="#ga3ec2e5eb1864718966098b75778e8f9b"></a><br/></td></tr>
<tr class="separator:ga3ec2e5eb1864718966098b75778e8f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3fb87248f09b356e8fdb3836658eb27"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac3fb87248f09b356e8fdb3836658eb27">XRFdc_SetThresholdClrMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 ThresholdToUpdate, u32 ClrMode)</td></tr>
<tr class="memdesc:gac3fb87248f09b356e8fdb3836658eb27"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets the threshold clear mode.  <a href="#gac3fb87248f09b356e8fdb3836658eb27"></a><br/></td></tr>
<tr class="separator:gac3fb87248f09b356e8fdb3836658eb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a7ae63cf7acb97d3a3cf591f8a37b4"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga69a7ae63cf7acb97d3a3cf591f8a37b4">XRFdc_ThresholdStickyClear</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 ThresholdToUpdate)</td></tr>
<tr class="memdesc:ga69a7ae63cf7acb97d3a3cf591f8a37b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to clear the Sticky bit in threshold config registers.  <a href="#ga69a7ae63cf7acb97d3a3cf591f8a37b4"></a><br/></td></tr>
<tr class="separator:ga69a7ae63cf7acb97d3a3cf591f8a37b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab67d654d8e0eaa66fbd65c5f1b66823"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaab67d654d8e0eaa66fbd65c5f1b66823">XRFdc_SetStatusHandler</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, void *CallBackRef, <a class="el" href="group__rfdc__v6__0.html#ga0bd9f5b019da4efe2af3ac562636d798">XRFdc_StatusHandler</a> FunctionPtr)</td></tr>
<tr class="memdesc:gaab67d654d8e0eaa66fbd65c5f1b66823"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the status callback function, the status handler, which the driver calls when it encounters conditions that should be reported to the higher layer software.  <a href="#gaab67d654d8e0eaa66fbd65c5f1b66823"></a><br/></td></tr>
<tr class="separator:gaab67d654d8e0eaa66fbd65c5f1b66823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dde59b87cf8a0b4cd7fdd0fd30c3046"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3dde59b87cf8a0b4cd7fdd0fd30c3046">XRFdc_SetupFIFO</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, int Tile_Id, u8 Enable)</td></tr>
<tr class="memdesc:ga3dde59b87cf8a0b4cd7fdd0fd30c3046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and Disable the ADC/DAC FIFO.  <a href="#ga3dde59b87cf8a0b4cd7fdd0fd30c3046"></a><br/></td></tr>
<tr class="separator:ga3dde59b87cf8a0b4cd7fdd0fd30c3046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6897359cf72bc16c807a4b9e76f1a261"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6897359cf72bc16c807a4b9e76f1a261">XRFdc_GetFIFOStatus</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u8 *EnablePtr)</td></tr>
<tr class="memdesc:ga6897359cf72bc16c807a4b9e76f1a261"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current status of ADC/DAC FIFO.  <a href="#ga6897359cf72bc16c807a4b9e76f1a261"></a><br/></td></tr>
<tr class="separator:ga6897359cf72bc16c807a4b9e76f1a261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5edd66ceb653abf8f316f8cb0bec38"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 NyquistZone)</td></tr>
<tr class="memdesc:ga3e5edd66ceb653abf8f316f8cb0bec38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Nyquist zone.  <a href="#ga3e5edd66ceb653abf8f316f8cb0bec38"></a><br/></td></tr>
<tr class="separator:ga3e5edd66ceb653abf8f316f8cb0bec38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab226b7c257253e4976343b3744e190"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 Block_Id, u32 *NyquistZonePtr)</td></tr>
<tr class="memdesc:ga7ab226b7c257253e4976343b3744e190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Nyquist zone.  <a href="#ga7ab226b7c257253e4976343b3744e190"></a><br/></td></tr>
<tr class="separator:ga7ab226b7c257253e4976343b3744e190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8fd98f1aee41330fe156a68dfdebf1"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5e8fd98f1aee41330fe156a68dfdebf1">XRFdc_GetOutputCurr</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 *OutputCurrPtr)</td></tr>
<tr class="memdesc:ga5e8fd98f1aee41330fe156a68dfdebf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Output Current for DAC block.  <a href="#ga5e8fd98f1aee41330fe156a68dfdebf1"></a><br/></td></tr>
<tr class="separator:ga5e8fd98f1aee41330fe156a68dfdebf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a4b2a33ef1991d89952587bf6f58b1"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga64a4b2a33ef1991d89952587bf6f58b1">XRFdc_SetDecimationFactor</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 DecimationFactor)</td></tr>
<tr class="memdesc:ga64a4b2a33ef1991d89952587bf6f58b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to set the decimation factor and also update the FIFO write words w.r.t to decimation factor.  <a href="#ga64a4b2a33ef1991d89952587bf6f58b1"></a><br/></td></tr>
<tr class="separator:ga64a4b2a33ef1991d89952587bf6f58b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7720097ba03065d7088e16fc5667cf42"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 InterpolationFactor)</td></tr>
<tr class="memdesc:ga7720097ba03065d7088e16fc5667cf42"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to set the interpolation factor and also update the FIFO read words w.r.t to interpolation factor.  <a href="#ga7720097ba03065d7088e16fc5667cf42"></a><br/></td></tr>
<tr class="separator:ga7720097ba03065d7088e16fc5667cf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafa1267b323817e09a614c38de78947"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaaafa1267b323817e09a614c38de78947">XRFdc_SetFabClkOutDiv</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u16 FabClkDiv)</td></tr>
<tr class="memdesc:gaaafa1267b323817e09a614c38de78947"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to set the divider for clock fabric out.  <a href="#gaaafa1267b323817e09a614c38de78947"></a><br/></td></tr>
<tr class="separator:gaaafa1267b323817e09a614c38de78947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2310adf5e069777ce80724de7d1c601f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u8 CalibrationMode)</td></tr>
<tr class="memdesc:ga2310adf5e069777ce80724de7d1c601f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to set the Calibration mode.  <a href="#ga2310adf5e069777ce80724de7d1c601f"></a><br/></td></tr>
<tr class="separator:ga2310adf5e069777ce80724de7d1c601f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab11b20e3aadaf71a627350a447e6f98"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaab11b20e3aadaf71a627350a447e6f98">XRFdc_GetCalibrationMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u8 *CalibrationModePtr)</td></tr>
<tr class="memdesc:gaab11b20e3aadaf71a627350a447e6f98"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to get the Calibration mode.  <a href="#gaab11b20e3aadaf71a627350a447e6f98"></a><br/></td></tr>
<tr class="separator:gaab11b20e3aadaf71a627350a447e6f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbda21c40278f6c95ce2a02f0d52c49c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadbda21c40278f6c95ce2a02f0d52c49c">XRFdc_GetClockSource</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 *ClockSourcePtr)</td></tr>
<tr class="memdesc:gadbda21c40278f6c95ce2a02f0d52c49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets Clock source.  <a href="#gadbda21c40278f6c95ce2a02f0d52c49c"></a><br/></td></tr>
<tr class="separator:gadbda21c40278f6c95ce2a02f0d52c49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac141871e4c2350d88e8fc892771f3ae4"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac141871e4c2350d88e8fc892771f3ae4">XRFdc_GetPLLLockStatus</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u32 *LockStatusPtr)</td></tr>
<tr class="memdesc:gac141871e4c2350d88e8fc892771f3ae4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets PLL lock status.  <a href="#gac141871e4c2350d88e8fc892771f3ae4"></a><br/></td></tr>
<tr class="separator:gac141871e4c2350d88e8fc892771f3ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf806aa894bd65b6fffa3fa978546f41a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, <a class="el" href="struct_x_r_fdc___p_l_l___settings.html">XRFdc_PLL_Settings</a> *PLLSettings)</td></tr>
<tr class="memdesc:gaf806aa894bd65b6fffa3fa978546f41a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to get the PLL Configurations.  <a href="#gaf806aa894bd65b6fffa3fa978546f41a"></a><br/></td></tr>
<tr class="separator:gaf806aa894bd65b6fffa3fa978546f41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2390330eaf525d57a9500d298d712db1"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u8 Source, double RefClkFreq, double SamplingRate)</td></tr>
<tr class="memdesc:ga2390330eaf525d57a9500d298d712db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function used for dynamically switch between internal PLL and external clcok source and configuring the internal PLL.  <a href="#ga2390330eaf525d57a9500d298d712db1"></a><br/></td></tr>
<tr class="separator:ga2390330eaf525d57a9500d298d712db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e05abc52a947dafdaecb11a41f7fe4"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga78e05abc52a947dafdaecb11a41f7fe4">XRFdc_SetInvSincFIR</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u16 Mode)</td></tr>
<tr class="memdesc:ga78e05abc52a947dafdaecb11a41f7fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to set the mode for the Inverse-Sinc filter.  <a href="#ga78e05abc52a947dafdaecb11a41f7fe4"></a><br/></td></tr>
<tr class="separator:ga78e05abc52a947dafdaecb11a41f7fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf81adf625a86bbec8a01089b732f090"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacf81adf625a86bbec8a01089b732f090">XRFdc_GetInvSincFIR</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u16 *ModePtr)</td></tr>
<tr class="memdesc:gacf81adf625a86bbec8a01089b732f090"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to get the Inverse-Sinc filter mode.  <a href="#gacf81adf625a86bbec8a01089b732f090"></a><br/></td></tr>
<tr class="separator:gacf81adf625a86bbec8a01089b732f090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4413c219f6bffc87d0790e0e86d20780"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4413c219f6bffc87d0790e0e86d20780">XRFdc_GetLinkCoupling</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 *ModePtr)</td></tr>
<tr class="memdesc:ga4413c219f6bffc87d0790e0e86d20780"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to get the Link Coupling mode.  <a href="#ga4413c219f6bffc87d0790e0e86d20780"></a><br/></td></tr>
<tr class="separator:ga4413c219f6bffc87d0790e0e86d20780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee66e0a82e88de2ca82db20b0aa869dd"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaee66e0a82e88de2ca82db20b0aa869dd">XRFdc_GetFabClkOutDiv</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, u16 *FabClkDivPtr)</td></tr>
<tr class="memdesc:gaee66e0a82e88de2ca82db20b0aa869dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to get the divider for clock fabric out.  <a href="#gaee66e0a82e88de2ca82db20b0aa869dd"></a><br/></td></tr>
<tr class="separator:gaee66e0a82e88de2ca82db20b0aa869dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6be9864ab48f0d17d713c2b9a9cab8e"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad6be9864ab48f0d17d713c2b9a9cab8e">XRFdc_SetDither</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 Mode)</td></tr>
<tr class="memdesc:gad6be9864ab48f0d17d713c2b9a9cab8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to set the IM3 Dither mode.  <a href="#gad6be9864ab48f0d17d713c2b9a9cab8e"></a><br/></td></tr>
<tr class="separator:gad6be9864ab48f0d17d713c2b9a9cab8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae00a323c43fe30c6ccc7cdde28b612f5"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae00a323c43fe30c6ccc7cdde28b612f5">XRFdc_GetDither</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 *ModePtr)</td></tr>
<tr class="memdesc:gae00a323c43fe30c6ccc7cdde28b612f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to get the IM3 Dither mode.  <a href="#gae00a323c43fe30c6ccc7cdde28b612f5"></a><br/></td></tr>
<tr class="separator:gae00a323c43fe30c6ccc7cdde28b612f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56eb12fd1e1e9dad5c4b8c0f7cc87c1"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1">XRFdc_SetClkDistribution</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, <a class="el" href="struct_x_r_fdc___distribution___settings.html">XRFdc_Distribution_Settings</a> *DistributionSettingsPtr)</td></tr>
<tr class="memdesc:gad56eb12fd1e1e9dad5c4b8c0f7cc87c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to set the clock distribution.  <a href="#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1"></a><br/></td></tr>
<tr class="separator:gad56eb12fd1e1e9dad5c4b8c0f7cc87c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378a2d5a17b1eeac656ccccdb20d0a0a"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga378a2d5a17b1eeac656ccccdb20d0a0a">XRFdc_GetClkDistribution</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, <a class="el" href="struct_x_r_fdc___distribution___settings.html">XRFdc_Distribution_Settings</a> *DistributionSettingsPtr)</td></tr>
<tr class="memdesc:ga378a2d5a17b1eeac656ccccdb20d0a0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to get the clock distribution.  <a href="#ga378a2d5a17b1eeac656ccccdb20d0a0a"></a><br/></td></tr>
<tr class="separator:ga378a2d5a17b1eeac656ccccdb20d0a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e19ff035540f521311eee8f7958a942"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Type, u32 Tile_Id, <a class="el" href="struct_x_r_fdc___tile___clock___settings.html">XRFdc_Tile_Clock_Settings</a> *SettingsPtr)</td></tr>
<tr class="memdesc:ga9e19ff035540f521311eee8f7958a942"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to set the clock settings.  <a href="#ga9e19ff035540f521311eee8f7958a942"></a><br/></td></tr>
<tr class="separator:ga9e19ff035540f521311eee8f7958a942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b26582f802cbabc390adcf56f064f6"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga32b26582f802cbabc390adcf56f064f6">XRFdc_SetDataPathMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 Mode)</td></tr>
<tr class="memdesc:ga32b26582f802cbabc390adcf56f064f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to set the DAC Datapath mode.  <a href="#ga32b26582f802cbabc390adcf56f064f6"></a><br/></td></tr>
<tr class="separator:ga32b26582f802cbabc390adcf56f064f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ee4a76a0f85109a41af7ef74f351f3"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad0ee4a76a0f85109a41af7ef74f351f3">XRFdc_GetDataPathMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 *ModePtr)</td></tr>
<tr class="memdesc:gad0ee4a76a0f85109a41af7ef74f351f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to get the DAC Datapath mode.  <a href="#gad0ee4a76a0f85109a41af7ef74f351f3"></a><br/></td></tr>
<tr class="separator:gad0ee4a76a0f85109a41af7ef74f351f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6645c553a75a5c6321035a3df183692"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa6645c553a75a5c6321035a3df183692">XRFdc_SetIMRPassMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 Mode)</td></tr>
<tr class="memdesc:gaa6645c553a75a5c6321035a3df183692"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to set the DAC Image Reject Filter Pass mode.  <a href="#gaa6645c553a75a5c6321035a3df183692"></a><br/></td></tr>
<tr class="separator:gaa6645c553a75a5c6321035a3df183692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff6d2ebe289bfd6169e3c8944cdae34"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaeff6d2ebe289bfd6169e3c8944cdae34">XRFdc_GetIMRPassMode</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 *ModePtr)</td></tr>
<tr class="memdesc:gaeff6d2ebe289bfd6169e3c8944cdae34"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is to get the DAC Image Reject Filter Pass mode.  <a href="#gaeff6d2ebe289bfd6169e3c8944cdae34"></a><br/></td></tr>
<tr class="separator:gaeff6d2ebe289bfd6169e3c8944cdae34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72bb5191c688bb173b676e931dcacb2"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___signal___detector___settings.html">XRFdc_Signal_Detector_Settings</a> *SettingsPtr)</td></tr>
<tr class="memdesc:gab72bb5191c688bb173b676e931dcacb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to set the ADC Signal Detector Settings.  <a href="#gab72bb5191c688bb173b676e931dcacb2"></a><br/></td></tr>
<tr class="separator:gab72bb5191c688bb173b676e931dcacb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf778581f9357f82d55bb4ddd4c8936c6"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___signal___detector___settings.html">XRFdc_Signal_Detector_Settings</a> *SettingsPtr)</td></tr>
<tr class="memdesc:gaf778581f9357f82d55bb4ddd4c8936c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to get the ADC Signal Detector Settings.  <a href="#gaf778581f9357f82d55bb4ddd4c8936c6"></a><br/></td></tr>
<tr class="separator:gaf778581f9357f82d55bb4ddd4c8936c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd43c4d3f675553864148accac53099f"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 CalibrationBlock)</td></tr>
<tr class="memdesc:gadd43c4d3f675553864148accac53099f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to disable Calibration Coefficients override.  <a href="#gadd43c4d3f675553864148accac53099f"></a><br/></td></tr>
<tr class="separator:gadd43c4d3f675553864148accac53099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0dfffbf09a96651458e7132321316c"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 CalibrationBlock, <a class="el" href="struct_x_r_fdc___calibration___coefficients.html">XRFdc_Calibration_Coefficients</a> *CoeffPtr)</td></tr>
<tr class="memdesc:gaef0dfffbf09a96651458e7132321316c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to set the ADC Calibration Coefficients.  <a href="#gaef0dfffbf09a96651458e7132321316c"></a><br/></td></tr>
<tr class="separator:gaef0dfffbf09a96651458e7132321316c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67047aa102b426a42f263b151fbed1a8"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, u32 CalibrationBlock, <a class="el" href="struct_x_r_fdc___calibration___coefficients.html">XRFdc_Calibration_Coefficients</a> *CoeffPtr)</td></tr>
<tr class="memdesc:ga67047aa102b426a42f263b151fbed1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to get the ADC Calibration Coefficients.  <a href="#ga67047aa102b426a42f263b151fbed1a8"></a><br/></td></tr>
<tr class="separator:ga67047aa102b426a42f263b151fbed1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1e547d4a3e8316e1d5a0bc723dae72"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaee1e547d4a3e8316e1d5a0bc723dae72">XRFdc_SetCalFreeze</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___cal___freeze___settings.html">XRFdc_Cal_Freeze_Settings</a> *CalFreezePtr)</td></tr>
<tr class="memdesc:gaee1e547d4a3e8316e1d5a0bc723dae72"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to set calibration freeze settings.  <a href="#gaee1e547d4a3e8316e1d5a0bc723dae72"></a><br/></td></tr>
<tr class="separator:gaee1e547d4a3e8316e1d5a0bc723dae72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6e2aadc0f82e6a454d06e5e324974e5"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae6e2aadc0f82e6a454d06e5e324974e5">XRFdc_GetCalFreeze</a> (<a class="el" href="struct_x_r_fdc.html">XRFdc</a> *InstancePtr, u32 Tile_Id, u32 Block_Id, <a class="el" href="struct_x_r_fdc___cal___freeze___settings.html">XRFdc_Cal_Freeze_Settings</a> *CalFreezePtr)</td></tr>
<tr class="memdesc:gae6e2aadc0f82e6a454d06e5e324974e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function is used to get calibration freeze settings and status.  <a href="#gae6e2aadc0f82e6a454d06e5e324974e5"></a><br/></td></tr>
<tr class="separator:gae6e2aadc0f82e6a454d06e5e324974e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6aecbcc131129fb569f90b76afa28c"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3b6aecbcc131129fb569f90b76afa28c">XRFdc_GetDeviceNameByDeviceId</a> (char *DevNamePtr, u16 DevId)</td></tr>
<tr class="memdesc:ga3b6aecbcc131129fb569f90b76afa28c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Traverse "/sys/bus/platform/device" directory, to find RFDC device entry, corresponding to provided device id.  <a href="#ga3b6aecbcc131129fb569f90b76afa28c"></a><br/></td></tr>
<tr class="separator:ga3b6aecbcc131129fb569f90b76afa28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Register Map</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp092729737d14686054aa21531a3582c6"></a>Register offsets from the base address of an RFDC ADC and DAC device. </p>
</td></tr>
<tr class="memitem:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad414fcd2907e700f3fb0c67b0ec982f8">XRFDC_CLK_EN_OFFSET</a>&#160;&#160;&#160;0x000U</td></tr>
<tr class="memdesc:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Clock Enable Register.  <a href="#gad414fcd2907e700f3fb0c67b0ec982f8"></a><br/></td></tr>
<tr class="separator:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadc8b1508d65831d7ecfc17ada17d8e21">XRFDC_ADC_DEBUG_RST_OFFSET</a>&#160;&#160;&#160;0x004U</td></tr>
<tr class="memdesc:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Debug Reset Register.  <a href="#gadc8b1508d65831d7ecfc17ada17d8e21"></a><br/></td></tr>
<tr class="separator:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>&#160;&#160;&#160;0x008U</td></tr>
<tr class="memdesc:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Rate Register.  <a href="#ga22d11bb8767ab5d566fbd01f8e4e0f96"></a><br/></td></tr>
<tr class="separator:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7664790ca254ad00577f7a968e2280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacc7664790ca254ad00577f7a968e2280">XRFDC_ADC_FABRIC_OFFSET</a>&#160;&#160;&#160;0x00CU</td></tr>
<tr class="memdesc:gacc7664790ca254ad00577f7a968e2280"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Register.  <a href="#gacc7664790ca254ad00577f7a968e2280"></a><br/></td></tr>
<tr class="separator:gacc7664790ca254ad00577f7a968e2280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812676621b88662c3fa99a69131d8bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga812676621b88662c3fa99a69131d8bf7">XRFDC_ADC_FABRIC_ISR_OFFSET</a>&#160;&#160;&#160;0x010U</td></tr>
<tr class="memdesc:ga812676621b88662c3fa99a69131d8bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric ISR Register.  <a href="#ga812676621b88662c3fa99a69131d8bf7"></a><br/></td></tr>
<tr class="separator:ga812676621b88662c3fa99a69131d8bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710b4810bc6d4f845a743d52d337b824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga710b4810bc6d4f845a743d52d337b824">XRFDC_DAC_FABRIC_ISR_OFFSET</a>&#160;&#160;&#160;0x014U</td></tr>
<tr class="memdesc:ga710b4810bc6d4f845a743d52d337b824"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Fabric ISR Register.  <a href="#ga710b4810bc6d4f845a743d52d337b824"></a><br/></td></tr>
<tr class="separator:ga710b4810bc6d4f845a743d52d337b824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d0fd30082364e9c6e1492d9861356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaae8d0fd30082364e9c6e1492d9861356">XRFDC_ADC_FABRIC_IMR_OFFSET</a>&#160;&#160;&#160;0x014U</td></tr>
<tr class="memdesc:gaae8d0fd30082364e9c6e1492d9861356"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric IMR Register.  <a href="#gaae8d0fd30082364e9c6e1492d9861356"></a><br/></td></tr>
<tr class="separator:gaae8d0fd30082364e9c6e1492d9861356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec02b825d78a1a837c763b963784f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadec02b825d78a1a837c763b963784f4d">XRFDC_DAC_FABRIC_IMR_OFFSET</a>&#160;&#160;&#160;0x018U</td></tr>
<tr class="memdesc:gadec02b825d78a1a837c763b963784f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Fabric IMR Register.  <a href="#gadec02b825d78a1a837c763b963784f4d"></a><br/></td></tr>
<tr class="separator:gadec02b825d78a1a837c763b963784f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga49a9f3a64f3fa49b9b88b6ef4e87def1">XRFDC_ADC_FABRIC_DBG_OFFSET</a>&#160;&#160;&#160;0x018U</td></tr>
<tr class="memdesc:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Debug Register.  <a href="#ga49a9f3a64f3fa49b9b88b6ef4e87def1"></a><br/></td></tr>
<tr class="separator:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga122ceb1d0f0a5759d11e1c3b092b1de4">XRFDC_ADC_UPDATE_DYN_OFFSET</a>&#160;&#160;&#160;0x01CU</td></tr>
<tr class="memdesc:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Update Dynamic Register.  <a href="#ga122ceb1d0f0a5759d11e1c3b092b1de4"></a><br/></td></tr>
<tr class="separator:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf203eff6b1c80ae2eab5524e736622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabbf203eff6b1c80ae2eab5524e736622">XRFDC_DAC_UPDATE_DYN_OFFSET</a>&#160;&#160;&#160;0x020U</td></tr>
<tr class="memdesc:gabbf203eff6b1c80ae2eab5524e736622"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Update Dynamic Register.  <a href="#gabbf203eff6b1c80ae2eab5524e736622"></a><br/></td></tr>
<tr class="separator:gabbf203eff6b1c80ae2eab5524e736622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1007bbbd1a42619b1e77246d6ee5e524">XRFDC_ADC_FIFO_LTNC_CRL_OFFSET</a>&#160;&#160;&#160;0x020U</td></tr>
<tr class="memdesc:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency Control Register.  <a href="#ga1007bbbd1a42619b1e77246d6ee5e524"></a><br/></td></tr>
<tr class="separator:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca150079590927aacc387663dfc9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5dca150079590927aacc387663dfc9c5">XRFDC_ADC_DEC_ISR_OFFSET</a>&#160;&#160;&#160;0x030U</td></tr>
<tr class="memdesc:ga5dca150079590927aacc387663dfc9c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decoder interface ISR Register.  <a href="#ga5dca150079590927aacc387663dfc9c5"></a><br/></td></tr>
<tr class="separator:ga5dca150079590927aacc387663dfc9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf5ab6c54a67d3797ca786b4c14be22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4cf5ab6c54a67d3797ca786b4c14be22">XRFDC_DAC_DATAPATH_OFFSET</a>&#160;&#160;&#160;0x034U</td></tr>
<tr class="memdesc:ga4cf5ab6c54a67d3797ca786b4c14be22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decoder interface IMR Register.  <a href="#ga4cf5ab6c54a67d3797ca786b4c14be22"></a><br/></td></tr>
<tr class="separator:ga4cf5ab6c54a67d3797ca786b4c14be22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e237efa681e56c07512e2abf42e49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab9e237efa681e56c07512e2abf42e49b">XRFDC_ADC_DEC_IMR_OFFSET</a>&#160;&#160;&#160;0x034U</td></tr>
<tr class="memdesc:gab9e237efa681e56c07512e2abf42e49b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decoder interface IMR Register.  <a href="#gab9e237efa681e56c07512e2abf42e49b"></a><br/></td></tr>
<tr class="separator:gab9e237efa681e56c07512e2abf42e49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177754ef4dacef7d7b62b82b7067093f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga177754ef4dacef7d7b62b82b7067093f">XRFDC_DATPATH_ISR_OFFSET</a>&#160;&#160;&#160;0x038U</td></tr>
<tr class="memdesc:ga177754ef4dacef7d7b62b82b7067093f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path ISR Register.  <a href="#ga177754ef4dacef7d7b62b82b7067093f"></a><br/></td></tr>
<tr class="separator:ga177754ef4dacef7d7b62b82b7067093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf44fa273f4e1ae98251eb2c788ecb82b">XRFDC_DATPATH_IMR_OFFSET</a>&#160;&#160;&#160;0x03CU</td></tr>
<tr class="memdesc:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path IMR Register.  <a href="#gaf44fa273f4e1ae98251eb2c788ecb82b"></a><br/></td></tr>
<tr class="separator:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99982520ba7d95d1a934a07fc07b3943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga99982520ba7d95d1a934a07fc07b3943">XRFDC_ADC_DECI_CONFIG_OFFSET</a>&#160;&#160;&#160;0x040U</td></tr>
<tr class="memdesc:ga99982520ba7d95d1a934a07fc07b3943"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decimation Config Register.  <a href="#ga99982520ba7d95d1a934a07fc07b3943"></a><br/></td></tr>
<tr class="separator:ga99982520ba7d95d1a934a07fc07b3943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga500c30f98d7b3b461ea75a0d03a17e55">XRFDC_DAC_INTERP_CTRL_OFFSET</a>&#160;&#160;&#160;0x040U</td></tr>
<tr class="memdesc:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Interpolation Control Register.  <a href="#ga500c30f98d7b3b461ea75a0d03a17e55"></a><br/></td></tr>
<tr class="separator:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a862371dfeb8508daf6da3338becbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4a862371dfeb8508daf6da3338becbdb">XRFDC_ADC_DECI_MODE_OFFSET</a>&#160;&#160;&#160;0x044U</td></tr>
<tr class="memdesc:ga4a862371dfeb8508daf6da3338becbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decimation mode Register.  <a href="#ga4a862371dfeb8508daf6da3338becbdb"></a><br/></td></tr>
<tr class="separator:ga4a862371dfeb8508daf6da3338becbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9291cdab5a8ff89253c5e4dbbd5771db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9291cdab5a8ff89253c5e4dbbd5771db">XRFDC_DAC_ITERP_DATA_OFFSET</a>&#160;&#160;&#160;0x044U</td></tr>
<tr class="memdesc:ga9291cdab5a8ff89253c5e4dbbd5771db"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC interpolation data.  <a href="#ga9291cdab5a8ff89253c5e4dbbd5771db"></a><br/></td></tr>
<tr class="separator:ga9291cdab5a8ff89253c5e4dbbd5771db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbc470522469695707753b75a33e82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0bbc470522469695707753b75a33e82d">XRFDC_ADC_MXR_CFG0_OFFSET</a>&#160;&#160;&#160;0x080U</td></tr>
<tr class="memdesc:ga0bbc470522469695707753b75a33e82d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC I channel mixer config Register.  <a href="#ga0bbc470522469695707753b75a33e82d"></a><br/></td></tr>
<tr class="separator:ga0bbc470522469695707753b75a33e82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b75961d384cede50cca4d0fae50c623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1b75961d384cede50cca4d0fae50c623">XRFDC_ADC_MXR_CFG1_OFFSET</a>&#160;&#160;&#160;0x084U</td></tr>
<tr class="memdesc:ga1b75961d384cede50cca4d0fae50c623"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Q channel mixer config Register.  <a href="#ga1b75961d384cede50cca4d0fae50c623"></a><br/></td></tr>
<tr class="separator:ga1b75961d384cede50cca4d0fae50c623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0ebb53254fa0a4439ca102bf98a2e60c">XRFDC_MXR_MODE_OFFSET</a>&#160;&#160;&#160;0x088U</td></tr>
<tr class="memdesc:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC mixer mode Register.  <a href="#ga0ebb53254fa0a4439ca102bf98a2e60c"></a><br/></td></tr>
<tr class="separator:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaef4dde6d2ec4eb16f045d3a2400e4f19">XRFDC_NCO_UPDT_OFFSET</a>&#160;&#160;&#160;0x08CU</td></tr>
<tr class="memdesc:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Update mode Register.  <a href="#gaef4dde6d2ec4eb16f045d3a2400e4f19"></a><br/></td></tr>
<tr class="separator:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga89750f53c53bf9b803b7f4b1e6baf47d">XRFDC_NCO_RST_OFFSET</a>&#160;&#160;&#160;0x090U</td></tr>
<tr class="memdesc:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase Reset Register.  <a href="#ga89750f53c53bf9b803b7f4b1e6baf47d"></a><br/></td></tr>
<tr class="separator:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63604df4de7c15ca615a3556499b2260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga63604df4de7c15ca615a3556499b2260">XRFDC_ADC_NCO_FQWD_UPP_OFFSET</a>&#160;&#160;&#160;0x094U</td></tr>
<tr class="memdesc:ga63604df4de7c15ca615a3556499b2260"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[47:32] Register.  <a href="#ga63604df4de7c15ca615a3556499b2260"></a><br/></td></tr>
<tr class="separator:ga63604df4de7c15ca615a3556499b2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1844134f5177f1ccec8eb9b11ab05e33">XRFDC_ADC_NCO_FQWD_MID_OFFSET</a>&#160;&#160;&#160;0x098U</td></tr>
<tr class="memdesc:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[31:16] Register.  <a href="#ga1844134f5177f1ccec8eb9b11ab05e33"></a><br/></td></tr>
<tr class="separator:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1127c44e2f1c220a40704269365edf18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1127c44e2f1c220a40704269365edf18">XRFDC_ADC_NCO_FQWD_LOW_OFFSET</a>&#160;&#160;&#160;0x09CU</td></tr>
<tr class="memdesc:ga1127c44e2f1c220a40704269365edf18"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[15:0] Register.  <a href="#ga1127c44e2f1c220a40704269365edf18"></a><br/></td></tr>
<tr class="separator:ga1127c44e2f1c220a40704269365edf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab08fa7dedfc69dccb3e9ff72b128df80">XRFDC_NCO_PHASE_UPP_OFFSET</a>&#160;&#160;&#160;0x0A0U</td></tr>
<tr class="memdesc:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase[17:16] Register.  <a href="#gab08fa7dedfc69dccb3e9ff72b128df80"></a><br/></td></tr>
<tr class="separator:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98aa4878d8ddb1d681f33a1221185398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga98aa4878d8ddb1d681f33a1221185398">XRFDC_NCO_PHASE_LOW_OFFSET</a>&#160;&#160;&#160;0x0A4U</td></tr>
<tr class="memdesc:ga98aa4878d8ddb1d681f33a1221185398"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase[15:0] Register.  <a href="#ga98aa4878d8ddb1d681f33a1221185398"></a><br/></td></tr>
<tr class="separator:ga98aa4878d8ddb1d681f33a1221185398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf73e35ca19fb6ac80abbfcb30437674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabf73e35ca19fb6ac80abbfcb30437674">XRFDC_ADC_NCO_PHASE_MOD_OFFSET</a>&#160;&#160;&#160;0x0A8U</td></tr>
<tr class="memdesc:gabf73e35ca19fb6ac80abbfcb30437674"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Phase Mode Register.  <a href="#gabf73e35ca19fb6ac80abbfcb30437674"></a><br/></td></tr>
<tr class="separator:gabf73e35ca19fb6ac80abbfcb30437674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cc565194c7196b1eb05e3943ba46cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga56cc565194c7196b1eb05e3943ba46cd">XRFDC_QMC_UPDT_OFFSET</a>&#160;&#160;&#160;0x0C8U</td></tr>
<tr class="memdesc:ga56cc565194c7196b1eb05e3943ba46cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Update Mode Register.  <a href="#ga56cc565194c7196b1eb05e3943ba46cd"></a><br/></td></tr>
<tr class="separator:ga56cc565194c7196b1eb05e3943ba46cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafd6eb2446c86b9f8aab5878f7bcea9ca">XRFDC_QMC_CFG_OFFSET</a>&#160;&#160;&#160;0x0CCU</td></tr>
<tr class="memdesc:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Config Register.  <a href="#gafd6eb2446c86b9f8aab5878f7bcea9ca"></a><br/></td></tr>
<tr class="separator:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadf361c4825b276fc7fe5d86cdefaaf4c">XRFDC_QMC_OFF_OFFSET</a>&#160;&#160;&#160;0x0D0U</td></tr>
<tr class="memdesc:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Offset Correction Register.  <a href="#gadf361c4825b276fc7fe5d86cdefaaf4c"></a><br/></td></tr>
<tr class="separator:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194b4b88e868b4265846fdd5f2477647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga194b4b88e868b4265846fdd5f2477647">XRFDC_QMC_GAIN_OFFSET</a>&#160;&#160;&#160;0x0D4U</td></tr>
<tr class="memdesc:ga194b4b88e868b4265846fdd5f2477647"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Gain Correction Register.  <a href="#ga194b4b88e868b4265846fdd5f2477647"></a><br/></td></tr>
<tr class="separator:ga194b4b88e868b4265846fdd5f2477647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ae417057fbc9457e804936ec9004cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac3ae417057fbc9457e804936ec9004cc">XRFDC_QMC_PHASE_OFFSET</a>&#160;&#160;&#160;0x0D8U</td></tr>
<tr class="memdesc:gac3ae417057fbc9457e804936ec9004cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Phase Correction Register.  <a href="#gac3ae417057fbc9457e804936ec9004cc"></a><br/></td></tr>
<tr class="separator:gac3ae417057fbc9457e804936ec9004cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8133892750e33d55d1f17ed50eee2314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8133892750e33d55d1f17ed50eee2314">XRFDC_ADC_CRSE_DLY_UPDT_OFFSET</a>&#160;&#160;&#160;0x0DCU</td></tr>
<tr class="memdesc:ga8133892750e33d55d1f17ed50eee2314"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Coarse Delay Update Register.  <a href="#ga8133892750e33d55d1f17ed50eee2314"></a><br/></td></tr>
<tr class="separator:ga8133892750e33d55d1f17ed50eee2314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8002a03630bc9b752b4b34187404af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaff8002a03630bc9b752b4b34187404af">XRFDC_DAC_CRSE_DLY_UPDT_OFFSET</a>&#160;&#160;&#160;0x0E0U</td></tr>
<tr class="memdesc:gaff8002a03630bc9b752b4b34187404af"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Coarse Delay Update Register.  <a href="#gaff8002a03630bc9b752b4b34187404af"></a><br/></td></tr>
<tr class="separator:gaff8002a03630bc9b752b4b34187404af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae335d227c3e199508e6b0452ba3f6296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae335d227c3e199508e6b0452ba3f6296">XRFDC_ADC_CRSE_DLY_CFG_OFFSET</a>&#160;&#160;&#160;0x0E0U</td></tr>
<tr class="memdesc:gae335d227c3e199508e6b0452ba3f6296"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Coarse delay Config Register.  <a href="#gae335d227c3e199508e6b0452ba3f6296"></a><br/></td></tr>
<tr class="separator:gae335d227c3e199508e6b0452ba3f6296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae784e08ee24ab9bba6fe122bd1b00119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae784e08ee24ab9bba6fe122bd1b00119">XRFDC_DAC_CRSE_DLY_CFG_OFFSET</a>&#160;&#160;&#160;0x0DCU</td></tr>
<tr class="memdesc:gae784e08ee24ab9bba6fe122bd1b00119"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Coarse delay Config Register.  <a href="#gae784e08ee24ab9bba6fe122bd1b00119"></a><br/></td></tr>
<tr class="separator:gae784e08ee24ab9bba6fe122bd1b00119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadcc2fbf2c2eb8fa22a74c70694bf87b6">XRFDC_ADC_DAT_SCAL_CFG_OFFSET</a>&#160;&#160;&#160;0x0E4U</td></tr>
<tr class="memdesc:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Scaling Config Register.  <a href="#gadcc2fbf2c2eb8fa22a74c70694bf87b6"></a><br/></td></tr>
<tr class="separator:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4594c23883f6356a94c447a638288575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4594c23883f6356a94c447a638288575">XRFDC_ADC_SWITCH_MATRX_OFFSET</a>&#160;&#160;&#160;0x0E8U</td></tr>
<tr class="memdesc:ga4594c23883f6356a94c447a638288575"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Switch Matrix Config Register.  <a href="#ga4594c23883f6356a94c447a638288575"></a><br/></td></tr>
<tr class="separator:ga4594c23883f6356a94c447a638288575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618e1be96c3d091ed26b9186c5da8d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga618e1be96c3d091ed26b9186c5da8d50">XRFDC_ADC_TRSHD0_CFG_OFFSET</a>&#160;&#160;&#160;0x0ECU</td></tr>
<tr class="memdesc:ga618e1be96c3d091ed26b9186c5da8d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Config Register.  <a href="#ga618e1be96c3d091ed26b9186c5da8d50"></a><br/></td></tr>
<tr class="separator:ga618e1be96c3d091ed26b9186c5da8d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3782c386a46e229271fce06ebe2b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafc3782c386a46e229271fce06ebe2b94">XRFDC_ADC_TRSHD0_AVG_UP_OFFSET</a>&#160;&#160;&#160;0x0F0U</td></tr>
<tr class="memdesc:gafc3782c386a46e229271fce06ebe2b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Average[31:16] Register.  <a href="#gafc3782c386a46e229271fce06ebe2b94"></a><br/></td></tr>
<tr class="separator:gafc3782c386a46e229271fce06ebe2b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb61cf86024132b24efbde6924c1024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1fb61cf86024132b24efbde6924c1024">XRFDC_ADC_TRSHD0_AVG_LO_OFFSET</a>&#160;&#160;&#160;0x0F4U</td></tr>
<tr class="memdesc:ga1fb61cf86024132b24efbde6924c1024"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Average[15:0] Register.  <a href="#ga1fb61cf86024132b24efbde6924c1024"></a><br/></td></tr>
<tr class="separator:ga1fb61cf86024132b24efbde6924c1024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaceb9bd0439d92cceac590d9ea9b1c1bf">XRFDC_ADC_TRSHD0_UNDER_OFFSET</a>&#160;&#160;&#160;0x0F8U</td></tr>
<tr class="memdesc:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Under Threshold Register.  <a href="#gaceb9bd0439d92cceac590d9ea9b1c1bf"></a><br/></td></tr>
<tr class="separator:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d852a948038475db38f73493268e1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2d852a948038475db38f73493268e1a0">XRFDC_ADC_TRSHD0_OVER_OFFSET</a>&#160;&#160;&#160;0x0FCU</td></tr>
<tr class="memdesc:ga2d852a948038475db38f73493268e1a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Over Threshold Register.  <a href="#ga2d852a948038475db38f73493268e1a0"></a><br/></td></tr>
<tr class="separator:ga2d852a948038475db38f73493268e1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad9c1f8e41d63cbb570c6ca8e4dd2602d">XRFDC_ADC_TRSHD1_CFG_OFFSET</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="memdesc:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Config Register.  <a href="#gad9c1f8e41d63cbb570c6ca8e4dd2602d"></a><br/></td></tr>
<tr class="separator:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab2ab09d8237ffb91f5c064a5fe5c9c79">XRFDC_ADC_TRSHD1_AVG_UP_OFFSET</a>&#160;&#160;&#160;0x104U</td></tr>
<tr class="memdesc:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Average[31:16] Register.  <a href="#gab2ab09d8237ffb91f5c064a5fe5c9c79"></a><br/></td></tr>
<tr class="separator:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f44d7132eab56d77b666b95ebaa5974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9f44d7132eab56d77b666b95ebaa5974">XRFDC_ADC_TRSHD1_AVG_LO_OFFSET</a>&#160;&#160;&#160;0x108U</td></tr>
<tr class="memdesc:ga9f44d7132eab56d77b666b95ebaa5974"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Average[15:0] Register.  <a href="#ga9f44d7132eab56d77b666b95ebaa5974"></a><br/></td></tr>
<tr class="separator:ga9f44d7132eab56d77b666b95ebaa5974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c94834dee093323be3e7cf0bd66a409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5c94834dee093323be3e7cf0bd66a409">XRFDC_ADC_TRSHD1_UNDER_OFFSET</a>&#160;&#160;&#160;0x10CU</td></tr>
<tr class="memdesc:ga5c94834dee093323be3e7cf0bd66a409"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Under Threshold Register.  <a href="#ga5c94834dee093323be3e7cf0bd66a409"></a><br/></td></tr>
<tr class="separator:ga5c94834dee093323be3e7cf0bd66a409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3085d89c7943e580f3457da407e202f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3085d89c7943e580f3457da407e202f5">XRFDC_ADC_TRSHD1_OVER_OFFSET</a>&#160;&#160;&#160;0x110U</td></tr>
<tr class="memdesc:ga3085d89c7943e580f3457da407e202f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Over Threshold Register.  <a href="#ga3085d89c7943e580f3457da407e202f5"></a><br/></td></tr>
<tr class="separator:ga3085d89c7943e580f3457da407e202f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga34a11c34bb81c3124539cf8b7d54da5d">XRFDC_ADC_FEND_DAT_CRL_OFFSET</a>&#160;&#160;&#160;0x140U</td></tr>
<tr class="memdesc:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Front end Data Control Register.  <a href="#ga34a11c34bb81c3124539cf8b7d54da5d"></a><br/></td></tr>
<tr class="separator:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa9a2ac591c8000d815f63e881d00f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacaa9a2ac591c8000d815f63e881d00f1">XRFDC_ADC_TI_DCB_CRL0_OFFSET</a>&#160;&#160;&#160;0x144U</td></tr>
<tr class="memdesc:gacaa9a2ac591c8000d815f63e881d00f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control0 Register.  <a href="#gacaa9a2ac591c8000d815f63e881d00f1"></a><br/></td></tr>
<tr class="separator:gacaa9a2ac591c8000d815f63e881d00f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac98e45d6a55cf51119a9f0a3cd93e348">XRFDC_ADC_TI_DCB_CRL1_OFFSET</a>&#160;&#160;&#160;0x148U</td></tr>
<tr class="memdesc:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control1 Register.  <a href="#gac98e45d6a55cf51119a9f0a3cd93e348"></a><br/></td></tr>
<tr class="separator:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833f68798597f327180f9a55725ced8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga833f68798597f327180f9a55725ced8e">XRFDC_ADC_TI_DCB_CRL2_OFFSET</a>&#160;&#160;&#160;0x14CU</td></tr>
<tr class="memdesc:ga833f68798597f327180f9a55725ced8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control2 Register.  <a href="#ga833f68798597f327180f9a55725ced8e"></a><br/></td></tr>
<tr class="separator:ga833f68798597f327180f9a55725ced8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabb2e0265fbc3b6dbe3218eb87cb34de1">XRFDC_ADC_TI_DCB_CRL3_OFFSET</a>&#160;&#160;&#160;0x150U</td></tr>
<tr class="memdesc:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control3 Register.  <a href="#gabb2e0265fbc3b6dbe3218eb87cb34de1"></a><br/></td></tr>
<tr class="separator:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a974ea3a027dab8edf9a752317f182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga92a974ea3a027dab8edf9a752317f182">XRFDC_ADC_TI_TISK_CRL0_OFFSET</a>&#160;&#160;&#160;0x154U</td></tr>
<tr class="memdesc:ga92a974ea3a027dab8edf9a752317f182"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits0 Register.  <a href="#ga92a974ea3a027dab8edf9a752317f182"></a><br/></td></tr>
<tr class="separator:ga92a974ea3a027dab8edf9a752317f182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad46a818c4133624a1cdcc45400d932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8ad46a818c4133624a1cdcc45400d932">XRFDC_DAC_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1C4U</td></tr>
<tr class="memdesc:ga8ad46a818c4133624a1cdcc45400d932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static Configuration data for DAC Analog.  <a href="#ga8ad46a818c4133624a1cdcc45400d932"></a><br/></td></tr>
<tr class="separator:ga8ad46a818c4133624a1cdcc45400d932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0a58a307c4ad73f6da874f4ff88f786a">XRFDC_ADC_TI_TISK_CRL1_OFFSET</a>&#160;&#160;&#160;0x158U</td></tr>
<tr class="memdesc:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits1 Register.  <a href="#ga0a58a307c4ad73f6da874f4ff88f786a"></a><br/></td></tr>
<tr class="separator:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a421b462df8000e86125f3251bfbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga83a421b462df8000e86125f3251bfbe1">XRFDC_ADC_TI_TISK_CRL2_OFFSET</a>&#160;&#160;&#160;0x15CU</td></tr>
<tr class="memdesc:ga83a421b462df8000e86125f3251bfbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits2 Register.  <a href="#ga83a421b462df8000e86125f3251bfbe1"></a><br/></td></tr>
<tr class="separator:ga83a421b462df8000e86125f3251bfbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc9c1df0ec6589af4829817a8591a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0dc9c1df0ec6589af4829817a8591a74">XRFDC_ADC_TI_TISK_CRL3_OFFSET</a>&#160;&#160;&#160;0x160U</td></tr>
<tr class="memdesc:ga0dc9c1df0ec6589af4829817a8591a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits3 Register.  <a href="#ga0dc9c1df0ec6589af4829817a8591a74"></a><br/></td></tr>
<tr class="separator:ga0dc9c1df0ec6589af4829817a8591a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24b75c24ec043f409e8219abab7b262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad24b75c24ec043f409e8219abab7b262">XRFDC_ADC_TI_TISK_CRL4_OFFSET</a>&#160;&#160;&#160;0x164U</td></tr>
<tr class="memdesc:gad24b75c24ec043f409e8219abab7b262"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits4 Register.  <a href="#gad24b75c24ec043f409e8219abab7b262"></a><br/></td></tr>
<tr class="separator:gad24b75c24ec043f409e8219abab7b262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabf3e5b06abc8d03f292ca3d902234fe5">XRFDC_ADC_TI_TISK_DAC0_OFFSET</a>&#160;&#160;&#160;0x168U</td></tr>
<tr class="memdesc:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch0 Register.  <a href="#gabf3e5b06abc8d03f292ca3d902234fe5"></a><br/></td></tr>
<tr class="separator:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831959bfe4c483d08cb77623f1f13edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga831959bfe4c483d08cb77623f1f13edd">XRFDC_ADC_TI_TISK_DAC1_OFFSET</a>&#160;&#160;&#160;0x16CU</td></tr>
<tr class="memdesc:ga831959bfe4c483d08cb77623f1f13edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch1 Register.  <a href="#ga831959bfe4c483d08cb77623f1f13edd"></a><br/></td></tr>
<tr class="separator:ga831959bfe4c483d08cb77623f1f13edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6148f6116c9e220d2751b771326798a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6148f6116c9e220d2751b771326798a6">XRFDC_ADC_TI_TISK_DAC2_OFFSET</a>&#160;&#160;&#160;0x170U</td></tr>
<tr class="memdesc:ga6148f6116c9e220d2751b771326798a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch2 Register.  <a href="#ga6148f6116c9e220d2751b771326798a6"></a><br/></td></tr>
<tr class="separator:ga6148f6116c9e220d2751b771326798a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951a4a7cf568a41b10e143d8da78ec21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga951a4a7cf568a41b10e143d8da78ec21">XRFDC_ADC_TI_TISK_DAC3_OFFSET</a>&#160;&#160;&#160;0x174U</td></tr>
<tr class="memdesc:ga951a4a7cf568a41b10e143d8da78ec21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch3 Register.  <a href="#ga951a4a7cf568a41b10e143d8da78ec21"></a><br/></td></tr>
<tr class="separator:ga951a4a7cf568a41b10e143d8da78ec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20348181af19eb3ac2ac6d49dc06834c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga20348181af19eb3ac2ac6d49dc06834c">XRFDC_ADC_TI_TISK_DACP0_OFFSET</a>&#160;&#160;&#160;0x178U</td></tr>
<tr class="memdesc:ga20348181af19eb3ac2ac6d49dc06834c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch0 Register.  <a href="#ga20348181af19eb3ac2ac6d49dc06834c"></a><br/></td></tr>
<tr class="separator:ga20348181af19eb3ac2ac6d49dc06834c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85877361f037c79c8c2f71bb49e8188b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga85877361f037c79c8c2f71bb49e8188b">XRFDC_ADC_TI_TISK_DACP1_OFFSET</a>&#160;&#160;&#160;0x17CU</td></tr>
<tr class="memdesc:ga85877361f037c79c8c2f71bb49e8188b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch1 Register.  <a href="#ga85877361f037c79c8c2f71bb49e8188b"></a><br/></td></tr>
<tr class="separator:ga85877361f037c79c8c2f71bb49e8188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74869e0ed59ad127a80d1794309a731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf74869e0ed59ad127a80d1794309a731">XRFDC_ADC_TI_TISK_DACP2_OFFSET</a>&#160;&#160;&#160;0x180U</td></tr>
<tr class="memdesc:gaf74869e0ed59ad127a80d1794309a731"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch2 Register.  <a href="#gaf74869e0ed59ad127a80d1794309a731"></a><br/></td></tr>
<tr class="separator:gaf74869e0ed59ad127a80d1794309a731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga368bfc98cb9a6108f075a83f55e29cb7">XRFDC_ADC_TI_TISK_DACP3_OFFSET</a>&#160;&#160;&#160;0x184U</td></tr>
<tr class="memdesc:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch3 Register.  <a href="#ga368bfc98cb9a6108f075a83f55e29cb7"></a><br/></td></tr>
<tr class="separator:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf58758e5a7e4d0cdcbef777c033202b1">XRFDC_ADC0_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x198U</td></tr>
<tr class="memdesc:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0, sub-drp address of target Register  <a href="#gaf58758e5a7e4d0cdcbef777c033202b1"></a><br/></td></tr>
<tr class="separator:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9d29ac3311c4a2a673f8afc773610f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacf9d29ac3311c4a2a673f8afc773610f">XRFDC_ADC0_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x19CU</td></tr>
<tr class="memdesc:gacf9d29ac3311c4a2a673f8afc773610f"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0, sub-drp data of target Register  <a href="#gacf9d29ac3311c4a2a673f8afc773610f"></a><br/></td></tr>
<tr class="separator:gacf9d29ac3311c4a2a673f8afc773610f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f8277f13b756250b604fd42453d1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad2f8277f13b756250b604fd42453d1d6">XRFDC_ADC1_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1A0U</td></tr>
<tr class="memdesc:gad2f8277f13b756250b604fd42453d1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1, sub-drp address of target Register  <a href="#gad2f8277f13b756250b604fd42453d1d6"></a><br/></td></tr>
<tr class="separator:gad2f8277f13b756250b604fd42453d1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaed2f1d6d6a61add79f48a6434a26a5f6">XRFDC_ADC1_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1A4U</td></tr>
<tr class="memdesc:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1, sub-drp data of target Register  <a href="#gaed2f1d6d6a61add79f48a6434a26a5f6"></a><br/></td></tr>
<tr class="separator:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae776186e5723ee23daf435b30da7ef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae776186e5723ee23daf435b30da7ef0c">XRFDC_ADC2_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1A8U</td></tr>
<tr class="memdesc:gae776186e5723ee23daf435b30da7ef0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2, sub-drp address of target Register  <a href="#gae776186e5723ee23daf435b30da7ef0c"></a><br/></td></tr>
<tr class="separator:gae776186e5723ee23daf435b30da7ef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1425b39e2b6a47c40e32ac337db699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaed1425b39e2b6a47c40e32ac337db699">XRFDC_ADC2_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1ACU</td></tr>
<tr class="memdesc:gaed1425b39e2b6a47c40e32ac337db699"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2, sub-drp data of target Register  <a href="#gaed1425b39e2b6a47c40e32ac337db699"></a><br/></td></tr>
<tr class="separator:gaed1425b39e2b6a47c40e32ac337db699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0735c2bbd0854179362bd70c355658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafd0735c2bbd0854179362bd70c355658">XRFDC_ADC3_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1B0U</td></tr>
<tr class="memdesc:gafd0735c2bbd0854179362bd70c355658"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3, sub-drp address of target Register  <a href="#gafd0735c2bbd0854179362bd70c355658"></a><br/></td></tr>
<tr class="separator:gafd0735c2bbd0854179362bd70c355658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7035f446284f27a9faf2c0ea1c3e9a71">XRFDC_ADC3_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1B4U</td></tr>
<tr class="memdesc:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3, sub-drp data of target Register  <a href="#ga7035f446284f27a9faf2c0ea1c3e9a71"></a><br/></td></tr>
<tr class="separator:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0ba67f71fca4764e31413f3f3a3833ae">XRFDC_ADC_RX_MC_PWRDWN_OFFSET</a>&#160;&#160;&#160;0x1C0U</td></tr>
<tr class="memdesc:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Static configuration bits for ADC(RX) analog Register.  <a href="#ga0ba67f71fca4764e31413f3f3a3833ae"></a><br/></td></tr>
<tr class="separator:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1b46f3d577063eb34450e58046ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8ee1b46f3d577063eb34450e58046ae3">XRFDC_ADC_DAC_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1C4U</td></tr>
<tr class="memdesc:ga8ee1b46f3d577063eb34450e58046ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="#ga8ee1b46f3d577063eb34450e58046ae3"></a><br/></td></tr>
<tr class="separator:ga8ee1b46f3d577063eb34450e58046ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7fc76441cb561c9b1a5cfe45c19a3ea9">XRFDC_ADC_DAC_MC_CFG1_OFFSET</a>&#160;&#160;&#160;0x1C8U</td></tr>
<tr class="memdesc:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="#ga7fc76441cb561c9b1a5cfe45c19a3ea9"></a><br/></td></tr>
<tr class="separator:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7ee17f4d76b2f205d1498847f4e0cfa3">XRFDC_ADC_DAC_MC_CFG2_OFFSET</a>&#160;&#160;&#160;0x1CCU</td></tr>
<tr class="memdesc:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="#ga7ee17f4d76b2f205d1498847f4e0cfa3"></a><br/></td></tr>
<tr class="separator:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254695ad1dfc8e8feae3086f391852f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga254695ad1dfc8e8feae3086f391852f0">XRFDC_DAC_MC_CFG3_OFFSET</a>&#160;&#160;&#160;0x1D0U</td></tr>
<tr class="memdesc:ga254695ad1dfc8e8feae3086f391852f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Static configuration bits for DAC analog Register.  <a href="#ga254695ad1dfc8e8feae3086f391852f0"></a><br/></td></tr>
<tr class="separator:ga254695ad1dfc8e8feae3086f391852f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga84b7b15491770ceaf1a587bb0b4e7d76">XRFDC_ADC_RXPR_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1D0U</td></tr>
<tr class="memdesc:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC RX Pair static Configuration Register.  <a href="#ga84b7b15491770ceaf1a587bb0b4e7d76"></a><br/></td></tr>
<tr class="separator:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f47e8bc1b303ca30865495626d070e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga48f47e8bc1b303ca30865495626d070e">XRFDC_ADC_RXPR_MC_CFG1_OFFSET</a>&#160;&#160;&#160;0x1D4U</td></tr>
<tr class="memdesc:ga48f47e8bc1b303ca30865495626d070e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC RX Pair static Configuration Register.  <a href="#ga48f47e8bc1b303ca30865495626d070e"></a><br/></td></tr>
<tr class="separator:ga48f47e8bc1b303ca30865495626d070e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa9b9cd24665a2a7f0c4c10358968e616">XRFDC_ADC_TI_DCBSTS0_BG_OFFSET</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="memdesc:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status0 BG Register.  <a href="#gaa9b9cd24665a2a7f0c4c10358968e616"></a><br/></td></tr>
<tr class="separator:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8960c84f9cb08826475301a3aa8321b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae8960c84f9cb08826475301a3aa8321b">XRFDC_ADC_TI_DCBSTS0_FG_OFFSET</a>&#160;&#160;&#160;0x204U</td></tr>
<tr class="memdesc:gae8960c84f9cb08826475301a3aa8321b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status0 FG Register.  <a href="#gae8960c84f9cb08826475301a3aa8321b"></a><br/></td></tr>
<tr class="separator:gae8960c84f9cb08826475301a3aa8321b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3591a0a28304e5c255b0b579424c72f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3591a0a28304e5c255b0b579424c72f6">XRFDC_ADC_TI_DCBSTS1_BG_OFFSET</a>&#160;&#160;&#160;0x208U</td></tr>
<tr class="memdesc:ga3591a0a28304e5c255b0b579424c72f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status1 BG Register.  <a href="#ga3591a0a28304e5c255b0b579424c72f6"></a><br/></td></tr>
<tr class="separator:ga3591a0a28304e5c255b0b579424c72f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1494617f5af8c1e1640639d46b7356d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae1494617f5af8c1e1640639d46b7356d">XRFDC_ADC_TI_DCBSTS1_FG_OFFSET</a>&#160;&#160;&#160;0x20CU</td></tr>
<tr class="memdesc:gae1494617f5af8c1e1640639d46b7356d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status1 FG Register.  <a href="#gae1494617f5af8c1e1640639d46b7356d"></a><br/></td></tr>
<tr class="separator:gae1494617f5af8c1e1640639d46b7356d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c370ecdd9018569eaec4122978543a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga87c370ecdd9018569eaec4122978543a">XRFDC_ADC_TI_DCBSTS2_BG_OFFSET</a>&#160;&#160;&#160;0x210U</td></tr>
<tr class="memdesc:ga87c370ecdd9018569eaec4122978543a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status2 BG Register.  <a href="#ga87c370ecdd9018569eaec4122978543a"></a><br/></td></tr>
<tr class="separator:ga87c370ecdd9018569eaec4122978543a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga95679cb1d9980374f8d1ca9715ad4e79">XRFDC_ADC_TI_DCBSTS2_FG_OFFSET</a>&#160;&#160;&#160;0x214U</td></tr>
<tr class="memdesc:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status2 FG Register.  <a href="#ga95679cb1d9980374f8d1ca9715ad4e79"></a><br/></td></tr>
<tr class="separator:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0f75c08ebb278f12d58237fae8f268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0d0f75c08ebb278f12d58237fae8f268">XRFDC_ADC_TI_DCBSTS3_BG_OFFSET</a>&#160;&#160;&#160;0x218U</td></tr>
<tr class="memdesc:ga0d0f75c08ebb278f12d58237fae8f268"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status3 BG Register.  <a href="#ga0d0f75c08ebb278f12d58237fae8f268"></a><br/></td></tr>
<tr class="separator:ga0d0f75c08ebb278f12d58237fae8f268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e0c5475801baa8ab27e2585efe73a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga22e0c5475801baa8ab27e2585efe73a1">XRFDC_ADC_TI_DCBSTS3_FG_OFFSET</a>&#160;&#160;&#160;0x21CU</td></tr>
<tr class="memdesc:ga22e0c5475801baa8ab27e2585efe73a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status3 FG Register.  <a href="#ga22e0c5475801baa8ab27e2585efe73a1"></a><br/></td></tr>
<tr class="separator:ga22e0c5475801baa8ab27e2585efe73a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0683daf3842e55947f2590409c7689c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0683daf3842e55947f2590409c7689c8">XRFDC_ADC_TI_DCBSTS4_MB_OFFSET</a>&#160;&#160;&#160;0x220U</td></tr>
<tr class="memdesc:ga0683daf3842e55947f2590409c7689c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status4 MSB Register.  <a href="#ga0683daf3842e55947f2590409c7689c8"></a><br/></td></tr>
<tr class="separator:ga0683daf3842e55947f2590409c7689c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41a399d2c1545340dbf878e7dd46d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae41a399d2c1545340dbf878e7dd46d6b">XRFDC_ADC_TI_DCBSTS4_LB_OFFSET</a>&#160;&#160;&#160;0x224U</td></tr>
<tr class="memdesc:gae41a399d2c1545340dbf878e7dd46d6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status4 LSB Register.  <a href="#gae41a399d2c1545340dbf878e7dd46d6b"></a><br/></td></tr>
<tr class="separator:gae41a399d2c1545340dbf878e7dd46d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf789871a8733c7ea34d8982863ded76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf789871a8733c7ea34d8982863ded76b">XRFDC_ADC_TI_DCBSTS5_MB_OFFSET</a>&#160;&#160;&#160;0x228U</td></tr>
<tr class="memdesc:gaf789871a8733c7ea34d8982863ded76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status5 MSB Register.  <a href="#gaf789871a8733c7ea34d8982863ded76b"></a><br/></td></tr>
<tr class="separator:gaf789871a8733c7ea34d8982863ded76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb32c778cebfd78ef44d6a12e0450795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaeb32c778cebfd78ef44d6a12e0450795">XRFDC_ADC_TI_DCBSTS5_LB_OFFSET</a>&#160;&#160;&#160;0x22CU</td></tr>
<tr class="memdesc:gaeb32c778cebfd78ef44d6a12e0450795"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status5 LSB Register.  <a href="#gaeb32c778cebfd78ef44d6a12e0450795"></a><br/></td></tr>
<tr class="separator:gaeb32c778cebfd78ef44d6a12e0450795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga336b625d54c7e8b1f62d6e6bf84f2400">XRFDC_ADC_TI_DCBSTS6_MB_OFFSET</a>&#160;&#160;&#160;0x230U</td></tr>
<tr class="memdesc:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status6 MSB Register.  <a href="#ga336b625d54c7e8b1f62d6e6bf84f2400"></a><br/></td></tr>
<tr class="separator:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5e95d6c8b0296aaf4e6c52915f900d1c">XRFDC_ADC_TI_DCBSTS6_LB_OFFSET</a>&#160;&#160;&#160;0x234U</td></tr>
<tr class="memdesc:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status6 LSB Register.  <a href="#ga5e95d6c8b0296aaf4e6c52915f900d1c"></a><br/></td></tr>
<tr class="separator:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga21c0ca01de997d435f2b2f5f25c0905a">XRFDC_ADC_TI_DCBSTS7_MB_OFFSET</a>&#160;&#160;&#160;0x238U</td></tr>
<tr class="memdesc:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status7 MSB Register.  <a href="#ga21c0ca01de997d435f2b2f5f25c0905a"></a><br/></td></tr>
<tr class="separator:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72749b4926ec17562b963c5cda563329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga72749b4926ec17562b963c5cda563329">XRFDC_ADC_TI_DCBSTS7_LB_OFFSET</a>&#160;&#160;&#160;0x23CU</td></tr>
<tr class="memdesc:ga72749b4926ec17562b963c5cda563329"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status7 LSB Register.  <a href="#ga72749b4926ec17562b963c5cda563329"></a><br/></td></tr>
<tr class="separator:ga72749b4926ec17562b963c5cda563329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad639e19f23a2fcf293866343cb0a14b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad639e19f23a2fcf293866343cb0a14b5">XRFDC_ADC_FIFO_LTNCY_LB_OFFSET</a>&#160;&#160;&#160;0x280U</td></tr>
<tr class="memdesc:gad639e19f23a2fcf293866343cb0a14b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency measurement LSB Register.  <a href="#gad639e19f23a2fcf293866343cb0a14b5"></a><br/></td></tr>
<tr class="separator:gad639e19f23a2fcf293866343cb0a14b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga97aee097a4dcc23d5b2cf292247a92d4">XRFDC_ADC_FIFO_LTNCY_MB_OFFSET</a>&#160;&#160;&#160;0x284U</td></tr>
<tr class="memdesc:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency measurement MSB Register.  <a href="#ga97aee097a4dcc23d5b2cf292247a92d4"></a><br/></td></tr>
<tr class="separator:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e226a0a8cb536930a8755160afef0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4e226a0a8cb536930a8755160afef0b3">XRFDC_DAC_DECODER_CTRL_OFFSET</a>&#160;&#160;&#160;0x180U</td></tr>
<tr class="memdesc:ga4e226a0a8cb536930a8755160afef0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Unary Decoder/ Randomizer settings.  <a href="#ga4e226a0a8cb536930a8755160afef0b3"></a><br/></td></tr>
<tr class="separator:ga4e226a0a8cb536930a8755160afef0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0cc20a9ffe3f8b77fbc5ccf52fcdece0">XRFDC_DAC_DECODER_CLK_OFFSET</a>&#160;&#160;&#160;0x184U</td></tr>
<tr class="memdesc:ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder Clock enable.  <a href="#ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"></a><br/></td></tr>
<tr class="separator:ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf5f2749b975c1438cf616ace8d9cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6bf5f2749b975c1438cf616ace8d9cf5">XRFDC_ADC_SIG_DETECT_CTRL_OFFSET</a>&#160;&#160;&#160;0x114</td></tr>
<tr class="memdesc:ga6bf5f2749b975c1438cf616ace8d9cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Control.  <a href="#ga6bf5f2749b975c1438cf616ace8d9cf5"></a><br/></td></tr>
<tr class="separator:ga6bf5f2749b975c1438cf616ace8d9cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981f11ef001e7db951a5a8689b35a834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga981f11ef001e7db951a5a8689b35a834">XRFDC_ADC_SIG_DETECT_THRESHOLD0_LEVEL_OFFSET</a>&#160;&#160;&#160;0x118</td></tr>
<tr class="memdesc:ga981f11ef001e7db951a5a8689b35a834"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 0.  <a href="#ga981f11ef001e7db951a5a8689b35a834"></a><br/></td></tr>
<tr class="separator:ga981f11ef001e7db951a5a8689b35a834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f41376ae3dfa8ecb3f7e941ec47b9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6f41376ae3dfa8ecb3f7e941ec47b9b2">XRFDC_ADC_SIG_DETECT_THRESHOLD0_CNT_ON_OFFSET</a>&#160;&#160;&#160;0x11C</td></tr>
<tr class="memdesc:ga6f41376ae3dfa8ecb3f7e941ec47b9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 0 on Counter.  <a href="#ga6f41376ae3dfa8ecb3f7e941ec47b9b2"></a><br/></td></tr>
<tr class="separator:ga6f41376ae3dfa8ecb3f7e941ec47b9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a71eba2a62cc09614ae99f28f978839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2a71eba2a62cc09614ae99f28f978839">XRFDC_ADC_SIG_DETECT_THRESHOLD0_CNT_OFF_OFFSET</a>&#160;&#160;&#160;0x120</td></tr>
<tr class="memdesc:ga2a71eba2a62cc09614ae99f28f978839"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 0 off Counter.  <a href="#ga2a71eba2a62cc09614ae99f28f978839"></a><br/></td></tr>
<tr class="separator:ga2a71eba2a62cc09614ae99f28f978839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13bff8062c7b6a6b667c7b28ae7c05d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga13bff8062c7b6a6b667c7b28ae7c05d3">XRFDC_ADC_SIG_DETECT_THRESHOLD1_LEVEL_OFFSET</a>&#160;&#160;&#160;0x124</td></tr>
<tr class="memdesc:ga13bff8062c7b6a6b667c7b28ae7c05d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 1.  <a href="#ga13bff8062c7b6a6b667c7b28ae7c05d3"></a><br/></td></tr>
<tr class="separator:ga13bff8062c7b6a6b667c7b28ae7c05d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486998d1ff78df9d1de279e5062709c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga486998d1ff78df9d1de279e5062709c3">XRFDC_ADC_SIG_DETECT_THRESHOLD1_CNT_ON_OFFSET</a>&#160;&#160;&#160;0x128</td></tr>
<tr class="memdesc:ga486998d1ff78df9d1de279e5062709c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 1 on Counter.  <a href="#ga486998d1ff78df9d1de279e5062709c3"></a><br/></td></tr>
<tr class="separator:ga486998d1ff78df9d1de279e5062709c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965e95b59475ec138ad6c03c6745a347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga965e95b59475ec138ad6c03c6745a347">XRFDC_ADC_SIG_DETECT_THRESHOLD1_CNT_OFF_OFFSET</a>&#160;&#160;&#160;0x12C</td></tr>
<tr class="memdesc:ga965e95b59475ec138ad6c03c6745a347"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 1 off Counter.  <a href="#ga965e95b59475ec138ad6c03c6745a347"></a><br/></td></tr>
<tr class="separator:ga965e95b59475ec138ad6c03c6745a347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67ab2c03336c3a227c7544970a1d542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa67ab2c03336c3a227c7544970a1d542">XRFDC_ADC_SIG_DETECT_MAGN_OFFSET</a>&#160;&#160;&#160;0x130</td></tr>
<tr class="memdesc:gaa67ab2c03336c3a227c7544970a1d542"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Magintude.  <a href="#gaa67ab2c03336c3a227c7544970a1d542"></a><br/></td></tr>
<tr class="separator:gaa67ab2c03336c3a227c7544970a1d542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372af5c040222f82f0444ffce935cade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga372af5c040222f82f0444ffce935cade">XRFDC_HSCOM_CLK_DSTR_OFFSET</a>&#160;&#160;&#160;0x088U</td></tr>
<tr class="memdesc:ga372af5c040222f82f0444ffce935cade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Distribution Register.  <a href="#ga372af5c040222f82f0444ffce935cade"></a><br/></td></tr>
<tr class="separator:ga372af5c040222f82f0444ffce935cade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae912b6d3a4ed2f38e98b532ac4400f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae912b6d3a4ed2f38e98b532ac4400f54">XRFDC_HSCOM_CLK_DSTR_MASK</a>&#160;&#160;&#160;0xC788U</td></tr>
<tr class="memdesc:gae912b6d3a4ed2f38e98b532ac4400f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Distribution Register.  <a href="#gae912b6d3a4ed2f38e98b532ac4400f54"></a><br/></td></tr>
<tr class="separator:gae912b6d3a4ed2f38e98b532ac4400f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832bf9156241ed1634d2c591d128bb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga832bf9156241ed1634d2c591d128bb02">XRFDC_HSCOM_CLK_DSTR_MASK_ALT</a>&#160;&#160;&#160;0x1870U</td></tr>
<tr class="memdesc:ga832bf9156241ed1634d2c591d128bb02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Distribution Register for Intratile.  <a href="#ga832bf9156241ed1634d2c591d128bb02"></a><br/></td></tr>
<tr class="separator:ga832bf9156241ed1634d2c591d128bb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8228c0e5440a1835d0ec58b4c9544615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8228c0e5440a1835d0ec58b4c9544615">XRFDC_HSCOM_PWR_OFFSET</a>&#160;&#160;&#160;0x094</td></tr>
<tr class="memdesc:ga8228c0e5440a1835d0ec58b4c9544615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register during power-up sequence.  <a href="#ga8228c0e5440a1835d0ec58b4c9544615"></a><br/></td></tr>
<tr class="separator:ga8228c0e5440a1835d0ec58b4c9544615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a79e7c792cd12ec17b708411f078db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga13a79e7c792cd12ec17b708411f078db">XRFDC_HSCOM_CLK_DIV_OFFSET</a>&#160;&#160;&#160;0xB0</td></tr>
<tr class="memdesc:ga13a79e7c792cd12ec17b708411f078db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fabric clk out divider.  <a href="#ga13a79e7c792cd12ec17b708411f078db"></a><br/></td></tr>
<tr class="separator:ga13a79e7c792cd12ec17b708411f078db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf435fb23268bd664f1708e79aae3141a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf435fb23268bd664f1708e79aae3141a">XRFDC_HSCOM_PWR_STATE_OFFSET</a>&#160;&#160;&#160;0xB4</td></tr>
<tr class="memdesc:gaf435fb23268bd664f1708e79aae3141a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check powerup state.  <a href="#gaf435fb23268bd664f1708e79aae3141a"></a><br/></td></tr>
<tr class="separator:gaf435fb23268bd664f1708e79aae3141a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f025f88acd17f1226901735df769d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga89f025f88acd17f1226901735df769d9">XRFDC_HSCOM_UPDT_DYN_OFFSET</a>&#160;&#160;&#160;0x0B8</td></tr>
<tr class="memdesc:ga89f025f88acd17f1226901735df769d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger the update dynamic event.  <a href="#ga89f025f88acd17f1226901735df769d9"></a><br/></td></tr>
<tr class="separator:ga89f025f88acd17f1226901735df769d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d23db0f88f4b4111f92f7448127b8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7d23db0f88f4b4111f92f7448127b8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_HSCOM_EFUSE_2_OFFSET</b>&#160;&#160;&#160;0x144</td></tr>
<tr class="separator:gad7d23db0f88f4b4111f92f7448127b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe01e9fab71fc942e2e76c8384186000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafe01e9fab71fc942e2e76c8384186000">XRFDC_DAC_INVSINC_OFFSET</a>&#160;&#160;&#160;0x0C0U</td></tr>
<tr class="memdesc:gafe01e9fab71fc942e2e76c8384186000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invsinc control.  <a href="#gafe01e9fab71fc942e2e76c8384186000"></a><br/></td></tr>
<tr class="separator:gafe01e9fab71fc942e2e76c8384186000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738d73a6d313704be82dc2908c289056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga738d73a6d313704be82dc2908c289056">XRFDC_DAC_MB_CFG_OFFSET</a>&#160;&#160;&#160;0x0C4U</td></tr>
<tr class="memdesc:ga738d73a6d313704be82dc2908c289056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiband config.  <a href="#ga738d73a6d313704be82dc2908c289056"></a><br/></td></tr>
<tr class="separator:ga738d73a6d313704be82dc2908c289056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbedc42054b2e403bc97dd9a8e10f0af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbedc42054b2e403bc97dd9a8e10f0af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRDIST</b>&#160;&#160;&#160;0x1CA0U</td></tr>
<tr class="separator:gabbedc42054b2e403bc97dd9a8e10f0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4e7dff0984af88860bfc355e72881f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e4e7dff0984af88860bfc355e72881f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_T1</b>&#160;&#160;&#160;(0x24U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga2e4e7dff0984af88860bfc355e72881f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7e5aee4146aebb387aebae9d396031"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae7e5aee4146aebb387aebae9d396031"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_PLL</b>&#160;&#160;&#160;(0x0CU &lt;&lt; 2U)</td></tr>
<tr class="separator:gaae7e5aee4146aebb387aebae9d396031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81ded91a794dd8965ef275483b8941c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac81ded91a794dd8965ef275483b8941c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_DIG</b>&#160;&#160;&#160;(0x2CU &lt;&lt; 2U)</td></tr>
<tr class="separator:gac81ded91a794dd8965ef275483b8941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4104385da7134d4820af3100f4c6b765"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4104385da7134d4820af3100f4c6b765"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRDTC_T1</b>&#160;&#160;&#160;(0x27U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga4104385da7134d4820af3100f4c6b765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1430e0bb34a1806fb8c34f5c76c90224"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1430e0bb34a1806fb8c34f5c76c90224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRDTC_PLL</b>&#160;&#160;&#160;(0x26U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga1430e0bb34a1806fb8c34f5c76c90224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e203ce5441814dd3c293da5dbb57b10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e203ce5441814dd3c293da5dbb57b10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRFLAG</b>&#160;&#160;&#160;(0x49U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga3e203ce5441814dd3c293da5dbb57b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac4ab3893c66e3810de4203bb2280c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadac4ab3893c66e3810de4203bb2280c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_CLKSTAT</b>&#160;&#160;&#160;(0x24U &lt;&lt; 2U)</td></tr>
<tr class="separator:gadac4ab3893c66e3810de4203bb2280c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac908132e8e9107615ef5af7ab006fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabac908132e8e9107615ef5af7ab006fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCOUNT_CTRL</b>&#160;&#160;&#160;0x004CU</td></tr>
<tr class="separator:gabac908132e8e9107615ef5af7ab006fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0d73067cecde0e35b8f676a3d1ce20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c0d73067cecde0e35b8f676a3d1ce20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCOUNT_VAL</b>&#160;&#160;&#160;0x0050U</td></tr>
<tr class="separator:ga4c0d73067cecde0e35b8f676a3d1ce20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4743f0ae720c1cd65651dbcf7841cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca4743f0ae720c1cd65651dbcf7841cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRFREQ_VAL</b>&#160;&#160;&#160;0x0054U</td></tr>
<tr class="separator:gaca4743f0ae720c1cd65651dbcf7841cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224dabc4ad8a5292056e6514c2752da5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga224dabc4ad8a5292056e6514c2752da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_FIFO_CTRL_ADC</b>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:ga224dabc4ad8a5292056e6514c2752da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f06605a3bcf5c6f1adf2dd19accbd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6f06605a3bcf5c6f1adf2dd19accbd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_FIFO_CTRL_DAC</b>&#160;&#160;&#160;0x0014U</td></tr>
<tr class="separator:gad6f06605a3bcf5c6f1adf2dd19accbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc967227099e4711c149bf97ae5722c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bc967227099e4711c149bf97ae5722c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DELAY_CTRL</b>&#160;&#160;&#160;0x0028U</td></tr>
<tr class="separator:ga1bc967227099e4711c149bf97ae5722c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d71de01e02defad9d0f233f4bd8387"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59d71de01e02defad9d0f233f4bd8387"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_ADC_MARKER</b>&#160;&#160;&#160;0x0018U</td></tr>
<tr class="separator:ga59d71de01e02defad9d0f233f4bd8387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab866681a93b6e790ea9d84dfac8ff5d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab866681a93b6e790ea9d84dfac8ff5d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_ADC_MARKER_CNT</b>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:gab866681a93b6e790ea9d84dfac8ff5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f754fc63e8250c111c6fc612cf5511"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99f754fc63e8250c111c6fc612cf5511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DAC_MARKER_CTRL</b>&#160;&#160;&#160;0x0048U</td></tr>
<tr class="separator:ga99f754fc63e8250c111c6fc612cf5511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448bcf64aacf265e26b690734f6fd18c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga448bcf64aacf265e26b690734f6fd18c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DAC_MARKER_CNT</b>&#160;&#160;&#160;(0x92U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga448bcf64aacf265e26b690734f6fd18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890fee6bedcb5b457a7388eafbf21052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga890fee6bedcb5b457a7388eafbf21052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DAC_MARKER_LOC</b>&#160;&#160;&#160;(0x93U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga890fee6bedcb5b457a7388eafbf21052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga11e0f8900ba277a93fd6d4738d0b68ba">XRFDC_RESET_OFFSET</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile reset register.  <a href="#ga11e0f8900ba277a93fd6d4738d0b68ba"></a><br/></td></tr>
<tr class="separator:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdde5c28d587536e34f52557dc49c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5bdde5c28d587536e34f52557dc49c1a">XRFDC_RESTART_OFFSET</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga5bdde5c28d587536e34f52557dc49c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile restart register.  <a href="#ga5bdde5c28d587536e34f52557dc49c1a"></a><br/></td></tr>
<tr class="separator:ga5bdde5c28d587536e34f52557dc49c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357df0ca66868d9c3403472ecc0e32d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga357df0ca66868d9c3403472ecc0e32d8">XRFDC_RESTART_STATE_OFFSET</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga357df0ca66868d9c3403472ecc0e32d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile restart state register.  <a href="#ga357df0ca66868d9c3403472ecc0e32d8"></a><br/></td></tr>
<tr class="separator:ga357df0ca66868d9c3403472ecc0e32d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab98c4ce2e63354a1c1e4cb014540cd54">XRFDC_CURRENT_STATE_OFFSET</a>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="memdesc:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current state register.  <a href="#gab98c4ce2e63354a1c1e4cb014540cd54"></a><br/></td></tr>
<tr class="separator:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59f83533097beeadc8c38f9b2d9b476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab59f83533097beeadc8c38f9b2d9b476">XRFDC_CLOCK_DETECT_OFFSET</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gab59f83533097beeadc8c38f9b2d9b476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detect register.  <a href="#gab59f83533097beeadc8c38f9b2d9b476"></a><br/></td></tr>
<tr class="separator:gab59f83533097beeadc8c38f9b2d9b476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8951c0ea0af304909c87b7b80b9023b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab8951c0ea0af304909c87b7b80b9023b">XRFDC_STATUS_OFFSET</a>&#160;&#160;&#160;0x228U</td></tr>
<tr class="memdesc:gab8951c0ea0af304909c87b7b80b9023b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common status register.  <a href="#gab8951c0ea0af304909c87b7b80b9023b"></a><br/></td></tr>
<tr class="separator:gab8951c0ea0af304909c87b7b80b9023b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5">XRFDC_COMMON_INTR_STS</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="memdesc:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Intr Status register.  <a href="#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"></a><br/></td></tr>
<tr class="separator:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabaa1d95b73e1c8d9c1709e0d8abc1f46">XRFDC_COMMON_INTR_ENABLE</a>&#160;&#160;&#160;0x104U</td></tr>
<tr class="memdesc:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Intr enable register.  <a href="#gabaa1d95b73e1c8d9c1709e0d8abc1f46"></a><br/></td></tr>
<tr class="separator:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6e7ebb889b6ad83a14ad8c76202c2a75">XRFDC_INTR_STS</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="memdesc:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intr status register.  <a href="#ga6e7ebb889b6ad83a14ad8c76202c2a75"></a><br/></td></tr>
<tr class="separator:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1b75af0597b8e14a9d731bbbe4b33377">XRFDC_INTR_ENABLE</a>&#160;&#160;&#160;0x204U</td></tr>
<tr class="memdesc:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intr enable register.  <a href="#ga1b75af0597b8e14a9d731bbbe4b33377"></a><br/></td></tr>
<tr class="separator:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f5fa7499a0108e464662645fb79f0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37f5fa7499a0108e464662645fb79f0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CONV_INTR_STS</b>(X)&#160;&#160;&#160;(0x208U + (X * 0x08U))</td></tr>
<tr class="separator:ga37f5fa7499a0108e464662645fb79f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eecee8b7319e88c29aa07061c6c661"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80eecee8b7319e88c29aa07061c6c661"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CONV_INTR_EN</b>(X)&#160;&#160;&#160;(0x20CU + (X * 0x08U))</td></tr>
<tr class="separator:ga80eecee8b7319e88c29aa07061c6c661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2069eb4dc76c2bd4818b4064ff3f60d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2069eb4dc76c2bd4818b4064ff3f60d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CONV_CAL_STGS</b>(X)&#160;&#160;&#160;(0x234U + (X * 0x04U))</td></tr>
<tr class="separator:ga2069eb4dc76c2bd4818b4064ff3f60d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16569821dea5ff77cc62777f89194369"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16569821dea5ff77cc62777f89194369"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CAL_GCB_COEFF0_FAB</b>(X)&#160;&#160;&#160;(0x280U + (X * 0x10U))</td></tr>
<tr class="separator:ga16569821dea5ff77cc62777f89194369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e6d1688bcb6ec94534bc1f7ab343ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38e6d1688bcb6ec94534bc1f7ab343ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CAL_GCB_COEFF1_FAB</b>(X)&#160;&#160;&#160;(0x284U + (X * 0x10U))</td></tr>
<tr class="separator:ga38e6d1688bcb6ec94534bc1f7ab343ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbde085e361dd10e82172d6d899ba23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcbde085e361dd10e82172d6d899ba23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CAL_GCB_COEFF2_FAB</b>(X)&#160;&#160;&#160;(0x288U + (X * 0x10U))</td></tr>
<tr class="separator:gafcbde085e361dd10e82172d6d899ba23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4796572cc3f91df2c60d32dc296451d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4796572cc3f91df2c60d32dc296451d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CAL_GCB_COEFF3_FAB</b>(X)&#160;&#160;&#160;(0x28CU + (X * 0x10U))</td></tr>
<tr class="separator:gac4796572cc3f91df2c60d32dc296451d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606e1e2542c9ccd2219eee93c120b696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga606e1e2542c9ccd2219eee93c120b696">XRFDC_PLL_FREQ</a>&#160;&#160;&#160;0x300U</td></tr>
<tr class="memdesc:ga606e1e2542c9ccd2219eee93c120b696"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output frequency (before divider) register.  <a href="#ga606e1e2542c9ccd2219eee93c120b696"></a><br/></td></tr>
<tr class="separator:ga606e1e2542c9ccd2219eee93c120b696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c560029b8d261b859e5b035497c733f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1c560029b8d261b859e5b035497c733f">XRFDC_PLL_FS</a>&#160;&#160;&#160;0x304U</td></tr>
<tr class="memdesc:ga1c560029b8d261b859e5b035497c733f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling rate register.  <a href="#ga1c560029b8d261b859e5b035497c733f"></a><br/></td></tr>
<tr class="separator:ga1c560029b8d261b859e5b035497c733f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670e05de2e491e8d3662629895285bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga670e05de2e491e8d3662629895285bdd">XRFDC_FIFO_ENABLE</a>&#160;&#160;&#160;0x230U</td></tr>
<tr class="memdesc:ga670e05de2e491e8d3662629895285bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Enable and Disable.  <a href="#ga670e05de2e491e8d3662629895285bdd"></a><br/></td></tr>
<tr class="separator:ga670e05de2e491e8d3662629895285bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a070158185916ebaa7501ac9d29fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6e3a070158185916ebaa7501ac9d29fd">XRFDC_PLL_SDM_CFG0</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga6e3a070158185916ebaa7501ac9d29fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Configuration bits for sdm.  <a href="#ga6e3a070158185916ebaa7501ac9d29fd"></a><br/></td></tr>
<tr class="separator:ga6e3a070158185916ebaa7501ac9d29fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758834f94068939ad00179e1f03b7b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga758834f94068939ad00179e1f03b7b3a">XRFDC_PLL_SDM_SEED0</a>&#160;&#160;&#160;0x18U</td></tr>
<tr class="memdesc:ga758834f94068939ad00179e1f03b7b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Bits for sdm LSB.  <a href="#ga758834f94068939ad00179e1f03b7b3a"></a><br/></td></tr>
<tr class="separator:ga758834f94068939ad00179e1f03b7b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405ed2792dc5d1e4fe5a3b7e8569ecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga405ed2792dc5d1e4fe5a3b7e8569ecc1">XRFDC_PLL_SDM_SEED1</a>&#160;&#160;&#160;0x1CU</td></tr>
<tr class="memdesc:ga405ed2792dc5d1e4fe5a3b7e8569ecc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Bits for sdm MSB.  <a href="#ga405ed2792dc5d1e4fe5a3b7e8569ecc1"></a><br/></td></tr>
<tr class="separator:ga405ed2792dc5d1e4fe5a3b7e8569ecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga21e08740f4f2a45a4babe1a0a44eabeb">XRFDC_PLL_VREG</a>&#160;&#160;&#160;0x44U</td></tr>
<tr class="memdesc:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for voltage regulator.  <a href="#ga21e08740f4f2a45a4babe1a0a44eabeb"></a><br/></td></tr>
<tr class="separator:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga21e08740f4f2a45a4babe1a0a44eabeb">XRFDC_PLL_VREG</a>&#160;&#160;&#160;0x44U</td></tr>
<tr class="memdesc:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for voltage regulator.  <a href="#ga21e08740f4f2a45a4babe1a0a44eabeb"></a><br/></td></tr>
<tr class="separator:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b83cfd956fb25f99e122a772c22049f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9b83cfd956fb25f99e122a772c22049f">XRFDC_PLL_VCO0</a>&#160;&#160;&#160;0x54U</td></tr>
<tr class="memdesc:ga9b83cfd956fb25f99e122a772c22049f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for coltage controlled oscillator LSB.  <a href="#ga9b83cfd956fb25f99e122a772c22049f"></a><br/></td></tr>
<tr class="separator:ga9b83cfd956fb25f99e122a772c22049f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4103ee0e8477690117770e764b5ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafe4103ee0e8477690117770e764b5ede">XRFDC_PLL_VCO1</a>&#160;&#160;&#160;0x58U</td></tr>
<tr class="memdesc:gafe4103ee0e8477690117770e764b5ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for coltage controlled oscillator MSB.  <a href="#gafe4103ee0e8477690117770e764b5ede"></a><br/></td></tr>
<tr class="separator:gafe4103ee0e8477690117770e764b5ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d26d656dea0fa3ac7ccbaa2e80b8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad4d26d656dea0fa3ac7ccbaa2e80b8cf">XRFDC_PLL_CRS1</a>&#160;&#160;&#160;0x28U</td></tr>
<tr class="memdesc:gad4d26d656dea0fa3ac7ccbaa2e80b8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for coarse frequency control LSB.  <a href="#gad4d26d656dea0fa3ac7ccbaa2e80b8cf"></a><br/></td></tr>
<tr class="separator:gad4d26d656dea0fa3ac7ccbaa2e80b8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64fd35006a56aa7c109dcfcd0ebc7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga64fd35006a56aa7c109dcfcd0ebc7f40">XRFDC_PLL_CRS2</a>&#160;&#160;&#160;0x2CU</td></tr>
<tr class="memdesc:ga64fd35006a56aa7c109dcfcd0ebc7f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for coarse frequency control MSB.  <a href="#ga64fd35006a56aa7c109dcfcd0ebc7f40"></a><br/></td></tr>
<tr class="separator:ga64fd35006a56aa7c109dcfcd0ebc7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73689ba185afcdcf7811674fd436ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac73689ba185afcdcf7811674fd436ed5">XRFDC_PLL_DIVIDER0</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:gac73689ba185afcdcf7811674fd436ed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Output Divider LSB register.  <a href="#gac73689ba185afcdcf7811674fd436ed5"></a><br/></td></tr>
<tr class="separator:gac73689ba185afcdcf7811674fd436ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba73b38f13731eb9ba654b4a1d58a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2ba73b38f13731eb9ba654b4a1d58a8f">XRFDC_PLL_DIVIDER1</a>&#160;&#160;&#160;0x34U</td></tr>
<tr class="memdesc:ga2ba73b38f13731eb9ba654b4a1d58a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Output Divider MSB register.  <a href="#ga2ba73b38f13731eb9ba654b4a1d58a8f"></a><br/></td></tr>
<tr class="separator:ga2ba73b38f13731eb9ba654b4a1d58a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5c753b89ae5096036a064c7be809b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacb5c753b89ae5096036a064c7be809b0">XRFDC_PLL_SPARE0</a>&#160;&#160;&#160;0x38U</td></tr>
<tr class="memdesc:gacb5c753b89ae5096036a064c7be809b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL spare inputs LSB.  <a href="#gacb5c753b89ae5096036a064c7be809b0"></a><br/></td></tr>
<tr class="separator:gacb5c753b89ae5096036a064c7be809b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae377d265350f9ab5046a2e932ed904b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae377d265350f9ab5046a2e932ed904b3">XRFDC_PLL_SPARE1</a>&#160;&#160;&#160;0x3CU</td></tr>
<tr class="memdesc:gae377d265350f9ab5046a2e932ed904b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL spare inputs MSB.  <a href="#gae377d265350f9ab5046a2e932ed904b3"></a><br/></td></tr>
<tr class="separator:gae377d265350f9ab5046a2e932ed904b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc1e251944bdd70439c00ea2b91a4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaddc1e251944bdd70439c00ea2b91a4a1">XRFDC_PLL_REFDIV</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:gaddc1e251944bdd70439c00ea2b91a4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Reference Divider register.  <a href="#gaddc1e251944bdd70439c00ea2b91a4a1"></a><br/></td></tr>
<tr class="separator:gaddc1e251944bdd70439c00ea2b91a4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f25bb874f2dabf8cc76e163b0e56fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2f25bb874f2dabf8cc76e163b0e56fa2">XRFDC_PLL_CHARGEPUMP</a>&#160;&#160;&#160;0x48U</td></tr>
<tr class="memdesc:ga2f25bb874f2dabf8cc76e163b0e56fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for charge pumps.  <a href="#ga2f25bb874f2dabf8cc76e163b0e56fa2"></a><br/></td></tr>
<tr class="separator:ga2f25bb874f2dabf8cc76e163b0e56fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999aad3b01648188b4868dc8c7ac402f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga999aad3b01648188b4868dc8c7ac402f">XRFDC_PLL_LPF0</a>&#160;&#160;&#160;0x4CU</td></tr>
<tr class="memdesc:ga999aad3b01648188b4868dc8c7ac402f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for loop filters LSB.  <a href="#ga999aad3b01648188b4868dc8c7ac402f"></a><br/></td></tr>
<tr class="separator:ga999aad3b01648188b4868dc8c7ac402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6e2a5cf549565eba10c8025e301c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3d6e2a5cf549565eba10c8025e301c03">XRFDC_PLL_LPF1</a>&#160;&#160;&#160;0x50U</td></tr>
<tr class="memdesc:ga3d6e2a5cf549565eba10c8025e301c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for loop filters MSB.  <a href="#ga3d6e2a5cf549565eba10c8025e301c03"></a><br/></td></tr>
<tr class="separator:ga3d6e2a5cf549565eba10c8025e301c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0c3fc190c2d7a0466fcd73ff497db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacc0c3fc190c2d7a0466fcd73ff497db8">XRFDC_PLL_FPDIV</a>&#160;&#160;&#160;0x5CU</td></tr>
<tr class="memdesc:gacc0c3fc190c2d7a0466fcd73ff497db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Feedback Divider register.  <a href="#gacc0c3fc190c2d7a0466fcd73ff497db8"></a><br/></td></tr>
<tr class="separator:gacc0c3fc190c2d7a0466fcd73ff497db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42436dcd000344859cc2b3c828ee0ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga42436dcd000344859cc2b3c828ee0ebc">XRFDC_CLK_NETWORK_CTRL0</a>&#160;&#160;&#160;0x8CU</td></tr>
<tr class="memdesc:ga42436dcd000344859cc2b3c828ee0ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock network control and trim register.  <a href="#ga42436dcd000344859cc2b3c828ee0ebc"></a><br/></td></tr>
<tr class="separator:ga42436dcd000344859cc2b3c828ee0ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f8b6206a330b53ad8f5c7e626c357e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa3f8b6206a330b53ad8f5c7e626c357e">XRFDC_CLK_NETWORK_CTRL1</a>&#160;&#160;&#160;0x90U</td></tr>
<tr class="memdesc:gaa3f8b6206a330b53ad8f5c7e626c357e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi-tile sync and clock source control register.  <a href="#gaa3f8b6206a330b53ad8f5c7e626c357e"></a><br/></td></tr>
<tr class="separator:gaa3f8b6206a330b53ad8f5c7e626c357e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245743becc464428c00a9083f1ce7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga245743becc464428c00a9083f1ce7994">XRFDC_HSCOM_NETWORK_CTRL1_MASK</a>&#160;&#160;&#160;0x02FU</td></tr>
<tr class="memdesc:ga245743becc464428c00a9083f1ce7994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Network Register Mask for IntraTile.  <a href="#ga245743becc464428c00a9083f1ce7994"></a><br/></td></tr>
<tr class="separator:ga245743becc464428c00a9083f1ce7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d68c85ca57823080a838bfb9868708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga29d68c85ca57823080a838bfb9868708">XRFDC_PLL_REFDIV_MASK</a>&#160;&#160;&#160;0x0E0U</td></tr>
<tr class="memdesc:ga29d68c85ca57823080a838bfb9868708"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Reference Divider Register Mask for IntraTile.  <a href="#ga29d68c85ca57823080a838bfb9868708"></a><br/></td></tr>
<tr class="separator:ga29d68c85ca57823080a838bfb9868708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecadaaeb86da41f9c0a3257ace61a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacecadaaeb86da41f9c0a3257ace61a9f">XRFDC_PLL_DIVIDER0_ALT_MASK</a>&#160;&#160;&#160;0x800U</td></tr>
<tr class="memdesc:gacecadaaeb86da41f9c0a3257ace61a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Output Divider Register Mask for IntraTile.  <a href="#gacecadaaeb86da41f9c0a3257ace61a9f"></a><br/></td></tr>
<tr class="separator:gacecadaaeb86da41f9c0a3257ace61a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564dc93ac3c36b182492e27ebae8b179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga564dc93ac3c36b182492e27ebae8b179">XRFDC_CAL_OCB1_OFFSET_COEFF0</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="memdesc:ga564dc93ac3c36b182492e27ebae8b179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foreground offset correction block.  <a href="#ga564dc93ac3c36b182492e27ebae8b179"></a><br/></td></tr>
<tr class="separator:ga564dc93ac3c36b182492e27ebae8b179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90b4c54425164dae19d4c1325bcd191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa90b4c54425164dae19d4c1325bcd191">XRFDC_CAL_OCB1_OFFSET_COEFF1</a>&#160;&#160;&#160;0x208</td></tr>
<tr class="memdesc:gaa90b4c54425164dae19d4c1325bcd191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foreground offset correction block.  <a href="#gaa90b4c54425164dae19d4c1325bcd191"></a><br/></td></tr>
<tr class="separator:gaa90b4c54425164dae19d4c1325bcd191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a3cca638310bac179ed16469c7555d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga81a3cca638310bac179ed16469c7555d">XRFDC_CAL_OCB1_OFFSET_COEFF2</a>&#160;&#160;&#160;0x210</td></tr>
<tr class="memdesc:ga81a3cca638310bac179ed16469c7555d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foreground offset correction block.  <a href="#ga81a3cca638310bac179ed16469c7555d"></a><br/></td></tr>
<tr class="separator:ga81a3cca638310bac179ed16469c7555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d957c2eb92fcb87d3d71c0f8a34d116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7d957c2eb92fcb87d3d71c0f8a34d116">XRFDC_CAL_OCB1_OFFSET_COEFF3</a>&#160;&#160;&#160;0x218</td></tr>
<tr class="memdesc:ga7d957c2eb92fcb87d3d71c0f8a34d116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foreground offset correction block.  <a href="#ga7d957c2eb92fcb87d3d71c0f8a34d116"></a><br/></td></tr>
<tr class="separator:ga7d957c2eb92fcb87d3d71c0f8a34d116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab152252bffe268a3af58ac307bf2ce9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab152252bffe268a3af58ac307bf2ce9d">XRFDC_CAL_OCB2_OFFSET_COEFF0</a>&#160;&#160;&#160;0x204</td></tr>
<tr class="memdesc:gab152252bffe268a3af58ac307bf2ce9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background offset correction block.  <a href="#gab152252bffe268a3af58ac307bf2ce9d"></a><br/></td></tr>
<tr class="separator:gab152252bffe268a3af58ac307bf2ce9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9a5220dd4b5c5d1fba397f5b2a3126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6d9a5220dd4b5c5d1fba397f5b2a3126">XRFDC_CAL_OCB2_OFFSET_COEFF1</a>&#160;&#160;&#160;0x20C</td></tr>
<tr class="memdesc:ga6d9a5220dd4b5c5d1fba397f5b2a3126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background offset correction block.  <a href="#ga6d9a5220dd4b5c5d1fba397f5b2a3126"></a><br/></td></tr>
<tr class="separator:ga6d9a5220dd4b5c5d1fba397f5b2a3126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041352f6b5fcffbc7971d3ad879b529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac041352f6b5fcffbc7971d3ad879b529">XRFDC_CAL_OCB2_OFFSET_COEFF2</a>&#160;&#160;&#160;0x214</td></tr>
<tr class="memdesc:gac041352f6b5fcffbc7971d3ad879b529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background offset correction block.  <a href="#gac041352f6b5fcffbc7971d3ad879b529"></a><br/></td></tr>
<tr class="separator:gac041352f6b5fcffbc7971d3ad879b529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ed0775f7ac001dda5f4bb331478173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga14ed0775f7ac001dda5f4bb331478173">XRFDC_CAL_OCB2_OFFSET_COEFF3</a>&#160;&#160;&#160;0x21C</td></tr>
<tr class="memdesc:ga14ed0775f7ac001dda5f4bb331478173"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background offset correction block.  <a href="#ga14ed0775f7ac001dda5f4bb331478173"></a><br/></td></tr>
<tr class="separator:ga14ed0775f7ac001dda5f4bb331478173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac7b9952408e709e7810ff674f1bfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4ac7b9952408e709e7810ff674f1bfc1">XRFDC_CAL_GCB_OFFSET_COEFF0</a>&#160;&#160;&#160;0x220</td></tr>
<tr class="memdesc:ga4ac7b9952408e709e7810ff674f1bfc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block.  <a href="#ga4ac7b9952408e709e7810ff674f1bfc1"></a><br/></td></tr>
<tr class="separator:ga4ac7b9952408e709e7810ff674f1bfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9836fb82454250fa62b843c9ebd598e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9836fb82454250fa62b843c9ebd598e9">XRFDC_CAL_GCB_OFFSET_COEFF1</a>&#160;&#160;&#160;0x224</td></tr>
<tr class="memdesc:ga9836fb82454250fa62b843c9ebd598e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block.  <a href="#ga9836fb82454250fa62b843c9ebd598e9"></a><br/></td></tr>
<tr class="separator:ga9836fb82454250fa62b843c9ebd598e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0704e711acecd688f51fcb75e329b267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0704e711acecd688f51fcb75e329b267">XRFDC_CAL_GCB_OFFSET_COEFF2</a>&#160;&#160;&#160;0x228</td></tr>
<tr class="memdesc:ga0704e711acecd688f51fcb75e329b267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block.  <a href="#ga0704e711acecd688f51fcb75e329b267"></a><br/></td></tr>
<tr class="separator:ga0704e711acecd688f51fcb75e329b267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc904e1d24af165df602e433c407c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4cc904e1d24af165df602e433c407c5c">XRFDC_CAL_GCB_OFFSET_COEFF3</a>&#160;&#160;&#160;0x22C</td></tr>
<tr class="memdesc:ga4cc904e1d24af165df602e433c407c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block.  <a href="#ga4cc904e1d24af165df602e433c407c5c"></a><br/></td></tr>
<tr class="separator:ga4cc904e1d24af165df602e433c407c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d5c20d8f7777991626037bb85dfb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga57d5c20d8f7777991626037bb85dfb76">XRFDC_CAL_GCB_OFFSET_COEFF0_ALT</a>&#160;&#160;&#160;0x220</td></tr>
<tr class="memdesc:ga57d5c20d8f7777991626037bb85dfb76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block (below Gen 3)  <a href="#ga57d5c20d8f7777991626037bb85dfb76"></a><br/></td></tr>
<tr class="separator:ga57d5c20d8f7777991626037bb85dfb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f542a5d57f64193108d436b71c5cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga62f542a5d57f64193108d436b71c5cf6">XRFDC_CAL_GCB_OFFSET_COEFF1_ALT</a>&#160;&#160;&#160;0x228</td></tr>
<tr class="memdesc:ga62f542a5d57f64193108d436b71c5cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block (below Gen 3)  <a href="#ga62f542a5d57f64193108d436b71c5cf6"></a><br/></td></tr>
<tr class="separator:ga62f542a5d57f64193108d436b71c5cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca123ad88aca617d73096373bcb2b7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaca123ad88aca617d73096373bcb2b7f3">XRFDC_CAL_GCB_OFFSET_COEFF2_ALT</a>&#160;&#160;&#160;0x230</td></tr>
<tr class="memdesc:gaca123ad88aca617d73096373bcb2b7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block (below Gen 3)  <a href="#gaca123ad88aca617d73096373bcb2b7f3"></a><br/></td></tr>
<tr class="separator:gaca123ad88aca617d73096373bcb2b7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7263e27452931a419999a265728cfa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7263e27452931a419999a265728cfa6a">XRFDC_CAL_GCB_OFFSET_COEFF3_ALT</a>&#160;&#160;&#160;0x238</td></tr>
<tr class="memdesc:ga7263e27452931a419999a265728cfa6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block (below Gen 3)  <a href="#ga7263e27452931a419999a265728cfa6a"></a><br/></td></tr>
<tr class="separator:ga7263e27452931a419999a265728cfa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d91551f591c725e2d073af6ede61dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6d91551f591c725e2d073af6ede61dbc">XRFDC_CAL_TSCB_OFFSET_COEFF0</a>&#160;&#160;&#160;0x170</td></tr>
<tr class="memdesc:ga6d91551f591c725e2d073af6ede61dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="#ga6d91551f591c725e2d073af6ede61dbc"></a><br/></td></tr>
<tr class="separator:ga6d91551f591c725e2d073af6ede61dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b12ff66ff4ca9559ad0f873dd21b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga86b12ff66ff4ca9559ad0f873dd21b74">XRFDC_CAL_TSCB_OFFSET_COEFF1</a>&#160;&#160;&#160;0x174</td></tr>
<tr class="memdesc:ga86b12ff66ff4ca9559ad0f873dd21b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="#ga86b12ff66ff4ca9559ad0f873dd21b74"></a><br/></td></tr>
<tr class="separator:ga86b12ff66ff4ca9559ad0f873dd21b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4bb3d3e51b3e12d41b9699bfd56859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaef4bb3d3e51b3e12d41b9699bfd56859">XRFDC_CAL_TSCB_OFFSET_COEFF2</a>&#160;&#160;&#160;0x178</td></tr>
<tr class="memdesc:gaef4bb3d3e51b3e12d41b9699bfd56859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="#gaef4bb3d3e51b3e12d41b9699bfd56859"></a><br/></td></tr>
<tr class="separator:gaef4bb3d3e51b3e12d41b9699bfd56859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551f4750f28060b54e2a284db2d1540f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga551f4750f28060b54e2a284db2d1540f">XRFDC_CAL_TSCB_OFFSET_COEFF3</a>&#160;&#160;&#160;0x17C</td></tr>
<tr class="memdesc:ga551f4750f28060b54e2a284db2d1540f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="#ga551f4750f28060b54e2a284db2d1540f"></a><br/></td></tr>
<tr class="separator:ga551f4750f28060b54e2a284db2d1540f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391efc4d84029a58f1c7a454f8e934ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga391efc4d84029a58f1c7a454f8e934ef">XRFDC_CAL_TSCB_OFFSET_COEFF4</a>&#160;&#160;&#160;0x180</td></tr>
<tr class="memdesc:ga391efc4d84029a58f1c7a454f8e934ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="#ga391efc4d84029a58f1c7a454f8e934ef"></a><br/></td></tr>
<tr class="separator:ga391efc4d84029a58f1c7a454f8e934ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3d2675139cb14381d44dceec7c5301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0e3d2675139cb14381d44dceec7c5301">XRFDC_CAL_TSCB_OFFSET_COEFF5</a>&#160;&#160;&#160;0x184</td></tr>
<tr class="memdesc:ga0e3d2675139cb14381d44dceec7c5301"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="#ga0e3d2675139cb14381d44dceec7c5301"></a><br/></td></tr>
<tr class="separator:ga0e3d2675139cb14381d44dceec7c5301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f8b8cb4b6d76141ef43199ccd8366c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94f8b8cb4b6d76141ef43199ccd8366c">XRFDC_CAL_TSCB_OFFSET_COEFF6</a>&#160;&#160;&#160;0x188</td></tr>
<tr class="memdesc:ga94f8b8cb4b6d76141ef43199ccd8366c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="#ga94f8b8cb4b6d76141ef43199ccd8366c"></a><br/></td></tr>
<tr class="separator:ga94f8b8cb4b6d76141ef43199ccd8366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5031b801ad87f81033231995c9830db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5031b801ad87f81033231995c9830db4">XRFDC_CAL_TSCB_OFFSET_COEFF7</a>&#160;&#160;&#160;0x18C</td></tr>
<tr class="memdesc:ga5031b801ad87f81033231995c9830db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="#ga5031b801ad87f81033231995c9830db4"></a><br/></td></tr>
<tr class="separator:ga5031b801ad87f81033231995c9830db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c65e27ddcda033d4ec3e9cc1d94907b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5c65e27ddcda033d4ec3e9cc1d94907b">XRFDC_CAL_TSCB_OFFSET_COEFF0_ALT</a>&#160;&#160;&#160;0x168</td></tr>
<tr class="memdesc:ga5c65e27ddcda033d4ec3e9cc1d94907b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="#ga5c65e27ddcda033d4ec3e9cc1d94907b"></a><br/></td></tr>
<tr class="separator:ga5c65e27ddcda033d4ec3e9cc1d94907b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c64955ef900c2c7fb1c937a6765ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga87c64955ef900c2c7fb1c937a6765ec3">XRFDC_CAL_TSCB_OFFSET_COEFF1_ALT</a>&#160;&#160;&#160;0x16C</td></tr>
<tr class="memdesc:ga87c64955ef900c2c7fb1c937a6765ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="#ga87c64955ef900c2c7fb1c937a6765ec3"></a><br/></td></tr>
<tr class="separator:ga87c64955ef900c2c7fb1c937a6765ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5294cd6c021d2f832de2af1c7f9b5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad5294cd6c021d2f832de2af1c7f9b5ad">XRFDC_CAL_TSCB_OFFSET_COEFF2_ALT</a>&#160;&#160;&#160;0x170</td></tr>
<tr class="memdesc:gad5294cd6c021d2f832de2af1c7f9b5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="#gad5294cd6c021d2f832de2af1c7f9b5ad"></a><br/></td></tr>
<tr class="separator:gad5294cd6c021d2f832de2af1c7f9b5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52859262985ea4f5e5d01432f19edcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa52859262985ea4f5e5d01432f19edcf">XRFDC_CAL_TSCB_OFFSET_COEFF3_ALT</a>&#160;&#160;&#160;0x174</td></tr>
<tr class="memdesc:gaa52859262985ea4f5e5d01432f19edcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="#gaa52859262985ea4f5e5d01432f19edcf"></a><br/></td></tr>
<tr class="separator:gaa52859262985ea4f5e5d01432f19edcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b11771e4054976eca354ae0d3f85746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9b11771e4054976eca354ae0d3f85746">XRFDC_CAL_TSCB_OFFSET_COEFF4_ALT</a>&#160;&#160;&#160;0x178</td></tr>
<tr class="memdesc:ga9b11771e4054976eca354ae0d3f85746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="#ga9b11771e4054976eca354ae0d3f85746"></a><br/></td></tr>
<tr class="separator:ga9b11771e4054976eca354ae0d3f85746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa264d1b37a993f7d47f840dbb8c4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3fa264d1b37a993f7d47f840dbb8c4e0">XRFDC_CAL_TSCB_OFFSET_COEFF5_ALT</a>&#160;&#160;&#160;0x17C</td></tr>
<tr class="memdesc:ga3fa264d1b37a993f7d47f840dbb8c4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="#ga3fa264d1b37a993f7d47f840dbb8c4e0"></a><br/></td></tr>
<tr class="separator:ga3fa264d1b37a993f7d47f840dbb8c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da2cf0b6b9f7359bc247e6f918eccc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4da2cf0b6b9f7359bc247e6f918eccc8">XRFDC_CAL_TSCB_OFFSET_COEFF6_ALT</a>&#160;&#160;&#160;0x180</td></tr>
<tr class="memdesc:ga4da2cf0b6b9f7359bc247e6f918eccc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="#ga4da2cf0b6b9f7359bc247e6f918eccc8"></a><br/></td></tr>
<tr class="separator:ga4da2cf0b6b9f7359bc247e6f918eccc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935e30eb0d2c20eeaeb4e4b33ff58d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga935e30eb0d2c20eeaeb4e4b33ff58d06">XRFDC_CAL_TSCB_OFFSET_COEFF7_ALT</a>&#160;&#160;&#160;0x184</td></tr>
<tr class="memdesc:ga935e30eb0d2c20eeaeb4e4b33ff58d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="#ga935e30eb0d2c20eeaeb4e4b33ff58d06"></a><br/></td></tr>
<tr class="separator:ga935e30eb0d2c20eeaeb4e4b33ff58d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Calibration Coefficients - Calibration coefficients and disable registers</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp81913d3ba7dc02e62a1a35c6a56acdf9"></a>This register contains bits for calibration coefficients for ADC. </p>
</td></tr>
<tr class="memitem:ga947e6e7ff58d6762ac9f9b201929506a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga947e6e7ff58d6762ac9f9b201929506a">XRFDC_CAL_OCB_MASK</a>&#160;&#160;&#160;0xFFFFU</td></tr>
<tr class="memdesc:ga947e6e7ff58d6762ac9f9b201929506a"><td class="mdescLeft">&#160;</td><td class="mdescRight">offsets coeff mask  <a href="#ga947e6e7ff58d6762ac9f9b201929506a"></a><br/></td></tr>
<tr class="separator:ga947e6e7ff58d6762ac9f9b201929506a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59144c652e31fa6df85e3c978bc95c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga59144c652e31fa6df85e3c978bc95c51">XRFDC_CAL_GCB_MASK</a>&#160;&#160;&#160;0x0FFFU</td></tr>
<tr class="memdesc:ga59144c652e31fa6df85e3c978bc95c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">gain coeff mask  <a href="#ga59144c652e31fa6df85e3c978bc95c51"></a><br/></td></tr>
<tr class="separator:ga59144c652e31fa6df85e3c978bc95c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6721bd0d644668f0be51883f76a5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1b6721bd0d644668f0be51883f76a5f1">XRFDC_CAL_GCB_FAB_MASK</a>&#160;&#160;&#160;0xFFF0U</td></tr>
<tr class="memdesc:ga1b6721bd0d644668f0be51883f76a5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">gain coeff mask for IP Gen 2 or below  <a href="#ga1b6721bd0d644668f0be51883f76a5f1"></a><br/></td></tr>
<tr class="separator:ga1b6721bd0d644668f0be51883f76a5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61af9d4e9550a321ee5895a5714ceb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga61af9d4e9550a321ee5895a5714ceb17">XRFDC_CAL_TSCB_MASK</a>&#160;&#160;&#160;0x01FFU</td></tr>
<tr class="memdesc:ga61af9d4e9550a321ee5895a5714ceb17"><td class="mdescLeft">&#160;</td><td class="mdescRight">time skew coeff mask  <a href="#ga61af9d4e9550a321ee5895a5714ceb17"></a><br/></td></tr>
<tr class="separator:ga61af9d4e9550a321ee5895a5714ceb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54d7742818b98b043a3e61b763673d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf54d7742818b98b043a3e61b763673d5">XRFDC_CAL_GCB_FLSH_MASK</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="memdesc:gaf54d7742818b98b043a3e61b763673d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator flush mask.  <a href="#gaf54d7742818b98b043a3e61b763673d5"></a><br/></td></tr>
<tr class="separator:gaf54d7742818b98b043a3e61b763673d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4ee2db05c71ebb5a100bf23342cca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gade4ee2db05c71ebb5a100bf23342cca2">XRFDC_CAL_GCB_ACEN_MASK</a>&#160;&#160;&#160;0x0800U</td></tr>
<tr class="memdesc:gade4ee2db05c71ebb5a100bf23342cca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator enable mask.  <a href="#gade4ee2db05c71ebb5a100bf23342cca2"></a><br/></td></tr>
<tr class="separator:gade4ee2db05c71ebb5a100bf23342cca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac609a08b870473222480eaf9261f6a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac609a08b870473222480eaf9261f6a2f">XRFDC_CAL_GCB_ENFL_MASK</a>&#160;&#160;&#160;0x1800U</td></tr>
<tr class="memdesc:gac609a08b870473222480eaf9261f6a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator enable mask.  <a href="#gac609a08b870473222480eaf9261f6a2f"></a><br/></td></tr>
<tr class="separator:gac609a08b870473222480eaf9261f6a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf019b0fcb5b82865bf6dc8c0d5edde3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf019b0fcb5b82865bf6dc8c0d5edde3b">XRFDC_CAL_OCB_EN_MASK</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memdesc:gaf019b0fcb5b82865bf6dc8c0d5edde3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">offsets coeff override enable mask  <a href="#gaf019b0fcb5b82865bf6dc8c0d5edde3b"></a><br/></td></tr>
<tr class="separator:gaf019b0fcb5b82865bf6dc8c0d5edde3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dcee39b35382ba955c6ce4103d106c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga35dcee39b35382ba955c6ce4103d106c">XRFDC_CAL_GCB_EN_MASK</a>&#160;&#160;&#160;0x0080U</td></tr>
<tr class="memdesc:ga35dcee39b35382ba955c6ce4103d106c"><td class="mdescLeft">&#160;</td><td class="mdescRight">gain coeff override enable mask  <a href="#ga35dcee39b35382ba955c6ce4103d106c"></a><br/></td></tr>
<tr class="separator:ga35dcee39b35382ba955c6ce4103d106c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb5f3832024803b92d81a2a0054faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6eb5f3832024803b92d81a2a0054faaf">XRFDC_CAL_TSCB_EN_MASK</a>&#160;&#160;&#160;0x8000U</td></tr>
<tr class="memdesc:ga6eb5f3832024803b92d81a2a0054faaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">time skew coeff override enable mask  <a href="#ga6eb5f3832024803b92d81a2a0054faaf"></a><br/></td></tr>
<tr class="separator:ga6eb5f3832024803b92d81a2a0054faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa3d87470afd8668af9388e285bbf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8aa3d87470afd8668af9388e285bbf77">XRFDC_CAL_OCB_EN_SHIFT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga8aa3d87470afd8668af9388e285bbf77"><td class="mdescLeft">&#160;</td><td class="mdescRight">offsets coeff shift  <a href="#ga8aa3d87470afd8668af9388e285bbf77"></a><br/></td></tr>
<tr class="separator:ga8aa3d87470afd8668af9388e285bbf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e4dd8c936a2f3b0a72ef68f7cd92d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga23e4dd8c936a2f3b0a72ef68f7cd92d8">XRFDC_CAL_GCB_EN_SHIFT</a>&#160;&#160;&#160;7U</td></tr>
<tr class="memdesc:ga23e4dd8c936a2f3b0a72ef68f7cd92d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">gain coeff shift  <a href="#ga23e4dd8c936a2f3b0a72ef68f7cd92d8"></a><br/></td></tr>
<tr class="separator:ga23e4dd8c936a2f3b0a72ef68f7cd92d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03522a4f24e3ea6bd723afcbf1f46605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga03522a4f24e3ea6bd723afcbf1f46605">XRFDC_CAL_TSCB_EN_SHIFT</a>&#160;&#160;&#160;15U</td></tr>
<tr class="memdesc:ga03522a4f24e3ea6bd723afcbf1f46605"><td class="mdescLeft">&#160;</td><td class="mdescRight">time skew coeff shift  <a href="#ga03522a4f24e3ea6bd723afcbf1f46605"></a><br/></td></tr>
<tr class="separator:ga03522a4f24e3ea6bd723afcbf1f46605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acaaea34698108b1c3301d870413ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4acaaea34698108b1c3301d870413ad5">XRFDC_CAL_GCB_FLSH_SHIFT</a>&#160;&#160;&#160;12U</td></tr>
<tr class="memdesc:ga4acaaea34698108b1c3301d870413ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator flush shift.  <a href="#ga4acaaea34698108b1c3301d870413ad5"></a><br/></td></tr>
<tr class="separator:ga4acaaea34698108b1c3301d870413ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e7ca16d31fce9f2b00ebaa732f9cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf7e7ca16d31fce9f2b00ebaa732f9cc6">XRFDC_CAL_GCB_ACEN_SHIFT</a>&#160;&#160;&#160;11U</td></tr>
<tr class="memdesc:gaf7e7ca16d31fce9f2b00ebaa732f9cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator enable shift.  <a href="#gaf7e7ca16d31fce9f2b00ebaa732f9cc6"></a><br/></td></tr>
<tr class="separator:gaf7e7ca16d31fce9f2b00ebaa732f9cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2708c0ce505381a49735607d2d2be9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad2708c0ce505381a49735607d2d2be9a">XRFDC_CAL_SLICE_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:gad2708c0ce505381a49735607d2d2be9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coefficient shift for HSADCs.  <a href="#gad2708c0ce505381a49735607d2d2be9a"></a><br/></td></tr>
<tr class="separator:gad2708c0ce505381a49735607d2d2be9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a51e0cf53554c64f747f03a151bc4f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7a51e0cf53554c64f747f03a151bc4f3">XRFDC_CAL_FREEZE_CAL_MASK</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:ga7a51e0cf53554c64f747f03a151bc4f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze enable mask.  <a href="#ga7a51e0cf53554c64f747f03a151bc4f3"></a><br/></td></tr>
<tr class="separator:ga7a51e0cf53554c64f747f03a151bc4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d081c2b53eb6cdcfc86228f5b7496d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6d081c2b53eb6cdcfc86228f5b7496d9">XRFDC_CAL_FREEZE_STS_MASK</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="memdesc:ga6d081c2b53eb6cdcfc86228f5b7496d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze status mask.  <a href="#ga6d081c2b53eb6cdcfc86228f5b7496d9"></a><br/></td></tr>
<tr class="separator:ga6d081c2b53eb6cdcfc86228f5b7496d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ce5ffa7b364cd747a15caf535f7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5d8ce5ffa7b364cd747a15caf535f7fd">XRFDC_CAL_FREEZE_PIN_MASK</a>&#160;&#160;&#160;0x4U</td></tr>
<tr class="memdesc:ga5d8ce5ffa7b364cd747a15caf535f7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze pin disable mask.  <a href="#ga5d8ce5ffa7b364cd747a15caf535f7fd"></a><br/></td></tr>
<tr class="separator:ga5d8ce5ffa7b364cd747a15caf535f7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab534ded200ce730fc9c9a4b5a07a974f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab534ded200ce730fc9c9a4b5a07a974f">XRFDC_CAL_FREEZE_CAL_SHIFT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gab534ded200ce730fc9c9a4b5a07a974f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze enable shift.  <a href="#gab534ded200ce730fc9c9a4b5a07a974f"></a><br/></td></tr>
<tr class="separator:gab534ded200ce730fc9c9a4b5a07a974f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb372abd94ddc5e7525d138437599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadffb372abd94ddc5e7525d138437599a">XRFDC_CAL_FREEZE_STS_SHIFT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:gadffb372abd94ddc5e7525d138437599a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze status shift.  <a href="#gadffb372abd94ddc5e7525d138437599a"></a><br/></td></tr>
<tr class="separator:gadffb372abd94ddc5e7525d138437599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad617e05fdc5e2221d3633b18102d89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad617e05fdc5e2221d3633b18102d89e1">XRFDC_CAL_FREEZE_PIN_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:gad617e05fdc5e2221d3633b18102d89e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze pin disable shift.  <a href="#gad617e05fdc5e2221d3633b18102d89e1"></a><br/></td></tr>
<tr class="separator:gad617e05fdc5e2221d3633b18102d89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO Enable - FIFO enable and disable register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp47f341570fdab1473ee7ce50241b3a1a"></a>This register contains bits for FIFO enable and disable for ADC and DAC. </p>
</td></tr>
<tr class="memitem:ga45c84a78b951cf790e724a495dfa3fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga45c84a78b951cf790e724a495dfa3fa7">XRFDC_FIFO_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga45c84a78b951cf790e724a495dfa3fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO enable/disable.  <a href="#ga45c84a78b951cf790e724a495dfa3fa7"></a><br/></td></tr>
<tr class="separator:ga45c84a78b951cf790e724a495dfa3fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df7d98bd6097267167a028bf2f1c254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1df7d98bd6097267167a028bf2f1c254">XRFDC_RESTART_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga1df7d98bd6097267167a028bf2f1c254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restart bit mask.  <a href="#ga1df7d98bd6097267167a028bf2f1c254"></a><br/></td></tr>
<tr class="separator:ga1df7d98bd6097267167a028bf2f1c254"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Clock Enable - FIFO Latency, fabric, DataPath,</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb16e4d84d182f18454ee75c619dfc61a"></a>full-rate, output register</p>
<p>This register contains bits for various clock enable options of the ADC. Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga615621d488b4d98a970e055b9eeb284c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga615621d488b4d98a970e055b9eeb284c">XRFDC_CLK_EN_CAL_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga615621d488b4d98a970e055b9eeb284c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Output Register clock.  <a href="#ga615621d488b4d98a970e055b9eeb284c"></a><br/></td></tr>
<tr class="separator:ga615621d488b4d98a970e055b9eeb284c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga01ea49ee2c3e06e98e75cff9bb60b4c2">XRFDC_CLK_EN_DIG_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable full-rate clock.  <a href="#ga01ea49ee2c3e06e98e75cff9bb60b4c2"></a><br/></td></tr>
<tr class="separator:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaaf4493bd634413b5dc96bc0068f79ca1">XRFDC_CLK_EN_DP_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Data Path clock.  <a href="#gaaf4493bd634413b5dc96bc0068f79ca1"></a><br/></td></tr>
<tr class="separator:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafe1045d38bb5eeb22ab7fc7ddb31a98b">XRFDC_CLK_EN_FAB_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fabric clock.  <a href="#gafe1045d38bb5eeb22ab7fc7ddb31a98b"></a><br/></td></tr>
<tr class="separator:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5715760b5f476b4a40c0a94a36d318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2d5715760b5f476b4a40c0a94a36d318">XRFDC_DAT_CLK_EN_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga2d5715760b5f476b4a40c0a94a36d318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Path Clk enable.  <a href="#ga2d5715760b5f476b4a40c0a94a36d318"></a><br/></td></tr>
<tr class="separator:ga2d5715760b5f476b4a40c0a94a36d318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0673e753f7017c347fdfea0815a4ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf0673e753f7017c347fdfea0815a4ad6">XRFDC_CLK_EN_LM_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gaf0673e753f7017c347fdfea0815a4ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable for FIFO Latency measurement clock.  <a href="#gaf0673e753f7017c347fdfea0815a4ad6"></a><br/></td></tr>
<tr class="separator:gaf0673e753f7017c347fdfea0815a4ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Debug reset - FIFO Latency, fabric, DataPath,</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8e8b0f064a7430afea2896fdd95c0c84"></a>full-rate, output register</p>
<p>This register contains bits for various Debug reset options of the ADC. Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga501bd80a90249106e43d3c317e4a76ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga501bd80a90249106e43d3c317e4a76ff">XRFDC_DBG_RST_CAL_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga501bd80a90249106e43d3c317e4a76ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clk_cal clock domain.  <a href="#ga501bd80a90249106e43d3c317e4a76ff"></a><br/></td></tr>
<tr class="separator:ga501bd80a90249106e43d3c317e4a76ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8885919161a822d89fe82791906683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2f8885919161a822d89fe82791906683">XRFDC_DBG_RST_DP_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga2f8885919161a822d89fe82791906683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset data path clock domain.  <a href="#ga2f8885919161a822d89fe82791906683"></a><br/></td></tr>
<tr class="separator:ga2f8885919161a822d89fe82791906683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ed4c354613a287d466f0db31d84ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga98ed4c354613a287d466f0db31d84ecb">XRFDC_DBG_RST_FAB_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga98ed4c354613a287d466f0db31d84ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clock fabric clock domain.  <a href="#ga98ed4c354613a287d466f0db31d84ecb"></a><br/></td></tr>
<tr class="separator:ga98ed4c354613a287d466f0db31d84ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2dd6b9de28ffebadb0a8e90e4b698834">XRFDC_DBG_RST_DIG_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clk_dig clock domain.  <a href="#ga2dd6b9de28ffebadb0a8e90e4b698834"></a><br/></td></tr>
<tr class="separator:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f01c677b522f4ea04281e984e8b006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga47f01c677b522f4ea04281e984e8b006">XRFDC_DBG_RST_DRP_CAL_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga47f01c677b522f4ea04281e984e8b006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset subadc-drp register on clock cal.  <a href="#ga47f01c677b522f4ea04281e984e8b006"></a><br/></td></tr>
<tr class="separator:ga47f01c677b522f4ea04281e984e8b006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494a7efc6a46966372eeb30db339fe81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga494a7efc6a46966372eeb30db339fe81">XRFDC_DBG_RST_LM_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga494a7efc6a46966372eeb30db339fe81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset FIFO Latency measurement clock domain.  <a href="#ga494a7efc6a46966372eeb30db339fe81"></a><br/></td></tr>
<tr class="separator:ga494a7efc6a46966372eeb30db339fe81"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fabric rate - Fabric data rate for read and write</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp88e5423a5476b7b08478995528e1482b"></a>This register contains bits for read and write fabric data rate for ADC.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6f9c74a5cf9855427fce9f855c1d38ea">XRFDC_ADC_FAB_RATE_WR_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Write Number of Words per clock.  <a href="#ga6f9c74a5cf9855427fce9f855c1d38ea"></a><br/></td></tr>
<tr class="separator:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f35e763faba17bdb7a126c05a618f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8e4f35e763faba17bdb7a126c05a618f">XRFDC_DAC_FAB_RATE_WR_MASK</a>&#160;&#160;&#160;0x0000001FU</td></tr>
<tr class="memdesc:ga8e4f35e763faba17bdb7a126c05a618f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC FIFO Write Number of Words per clock.  <a href="#ga8e4f35e763faba17bdb7a126c05a618f"></a><br/></td></tr>
<tr class="separator:ga8e4f35e763faba17bdb7a126c05a618f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3aefeace51c9f3dae22eb9cc523697c1">XRFDC_FAB_RATE_RD_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Read Number of words per clock.  <a href="#ga3aefeace51c9f3dae22eb9cc523697c1"></a><br/></td></tr>
<tr class="separator:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3505a02363d9e4a1812d5f44038a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gace3505a02363d9e4a1812d5f44038a2d">XRFDC_FAB_RATE_RD_SHIFT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:gace3505a02363d9e4a1812d5f44038a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fabric Read shift.  <a href="#gace3505a02363d9e4a1812d5f44038a2d"></a><br/></td></tr>
<tr class="separator:gace3505a02363d9e4a1812d5f44038a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fabric Offset - FIFO de-skew</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpea346782e35f5406b8fb3a8dacbf6b4c"></a>This register contains bits of Fabric Offset.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga94eb9927c0a6f63846ac5dcee4181589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94eb9927c0a6f63846ac5dcee4181589">XRFDC_FAB_RD_PTR_OFFST_MASK</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga94eb9927c0a6f63846ac5dcee4181589"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO read pointer offset for interface de-skew.  <a href="#ga94eb9927c0a6f63846ac5dcee4181589"></a><br/></td></tr>
<tr class="separator:ga94eb9927c0a6f63846ac5dcee4181589"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fabric ISR - Interrupt status register for FIFO interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe0a48527e280d36e48da0a0319802cd8"></a>This register contains bits of margin-indicator and user-data overlap (overflow/underflow).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga416d93a62d317ddf5e6c9ba1283dc200">XRFDC_FAB_ISR_USRDAT_OVR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data written faster than read (overflow)  <a href="#ga416d93a62d317ddf5e6c9ba1283dc200"></a><br/></td></tr>
<tr class="separator:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga80f842e216f52e45dc3e0922f8f86b2d">XRFDC_FAB_ISR_USRDAT_UND_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data read faster than written (underflow)  <a href="#ga80f842e216f52e45dc3e0922f8f86b2d"></a><br/></td></tr>
<tr class="separator:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4b5ee54b1ea1930f42367766f52dcafa">XRFDC_FAB_ISR_USRDAT_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap Mask.  <a href="#ga4b5ee54b1ea1930f42367766f52dcafa"></a><br/></td></tr>
<tr class="separator:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297480579ef6286490cb37f3009c2db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga297480579ef6286490cb37f3009c2db8">XRFDC_FAB_ISR_MARGIND_OVR_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga297480579ef6286490cb37f3009c2db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (overflow)  <a href="#ga297480579ef6286490cb37f3009c2db8"></a><br/></td></tr>
<tr class="separator:ga297480579ef6286490cb37f3009c2db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fbfa7c037212f52991d588e18ff4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga38fbfa7c037212f52991d588e18ff4d2">XRFDC_FAB_ISR_MARGIND_UND_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga38fbfa7c037212f52991d588e18ff4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (underflow)  <a href="#ga38fbfa7c037212f52991d588e18ff4d2"></a><br/></td></tr>
<tr class="separator:ga38fbfa7c037212f52991d588e18ff4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Fabric IMR - Interrupt mask register for FIFO interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp347feda5e17d20dabcf38629626f0422"></a>This register contains bits of margin-indicator and user-data overlap (overflow/underflow).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1a33c6eb70e40504ed2517a43fc297b0">XRFDC_FAB_IMR_USRDAT_OVR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data written faster than read (overflow)  <a href="#ga1a33c6eb70e40504ed2517a43fc297b0"></a><br/></td></tr>
<tr class="separator:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650dfaea352a516fcc382707cc00826c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga650dfaea352a516fcc382707cc00826c">XRFDC_FAB_IMR_USRDAT_UND_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga650dfaea352a516fcc382707cc00826c"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data read faster than written (underflow)  <a href="#ga650dfaea352a516fcc382707cc00826c"></a><br/></td></tr>
<tr class="separator:ga650dfaea352a516fcc382707cc00826c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacfc0ea1d71cfb685f5b9569e3918c755">XRFDC_FAB_IMR_USRDAT_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap Mask.  <a href="#gacfc0ea1d71cfb685f5b9569e3918c755"></a><br/></td></tr>
<tr class="separator:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c72c1073d9c266babfe3670cc545bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3c72c1073d9c266babfe3670cc545bb3">XRFDC_FAB_IMR_MARGIND_OVR_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga3c72c1073d9c266babfe3670cc545bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (overflow)  <a href="#ga3c72c1073d9c266babfe3670cc545bb3"></a><br/></td></tr>
<tr class="separator:ga3c72c1073d9c266babfe3670cc545bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdb7e951d46019d647fd872f2749b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaebdb7e951d46019d647fd872f2749b48">XRFDC_FAB_IMR_MARGIND_UND_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaebdb7e951d46019d647fd872f2749b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (underflow)  <a href="#gaebdb7e951d46019d647fd872f2749b48"></a><br/></td></tr>
<tr class="separator:gaebdb7e951d46019d647fd872f2749b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Update Dynamic - Trigger a dynamic update event</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4c03fe58f203e23199793d4906ba035c"></a>This register contains bits of update event for slice, nco, qmc and coarse delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3280baae4fc36d8025ff9cb65661d2b3">XRFDC_UPDT_EVNT_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update event mask.  <a href="#ga3280baae4fc36d8025ff9cb65661d2b3"></a><br/></td></tr>
<tr class="separator:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7a435f6aa2c95eb7959c54c942acf8f7">XRFDC_UPDT_EVNT_SLICE_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a slice update event apply to _DCONFIG reg.  <a href="#ga7a435f6aa2c95eb7959c54c942acf8f7"></a><br/></td></tr>
<tr class="separator:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68255c917fc740033dffa4350ada6418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga68255c917fc740033dffa4350ada6418">XRFDC_UPDT_EVNT_NCO_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga68255c917fc740033dffa4350ada6418"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a update event apply to NCO_DCONFIG reg.  <a href="#ga68255c917fc740033dffa4350ada6418"></a><br/></td></tr>
<tr class="separator:ga68255c917fc740033dffa4350ada6418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02758b59aa7200d893ad82cc536c9e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga02758b59aa7200d893ad82cc536c9e82">XRFDC_UPDT_EVNT_QMC_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga02758b59aa7200d893ad82cc536c9e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a update event apply to QMC_DCONFIG reg.  <a href="#ga02758b59aa7200d893ad82cc536c9e82"></a><br/></td></tr>
<tr class="separator:ga02758b59aa7200d893ad82cc536c9e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39761862ad6db5e8166c48e825d0599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga39761862ad6db5e8166c48e825d0599a">XRFDC_ADC_UPDT_CRSE_DLY_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga39761862ad6db5e8166c48e825d0599a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Trigger a update event apply to Coarse delay_DCONFIG reg.  <a href="#ga39761862ad6db5e8166c48e825d0599a"></a><br/></td></tr>
<tr class="separator:ga39761862ad6db5e8166c48e825d0599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf37cda3ef6fa2358172e65fcce3f82cc">XRFDC_DAC_UPDT_CRSE_DLY_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Trigger a update event apply to Coarse delay_DCONFIG reg.  <a href="#gaf37cda3ef6fa2358172e65fcce3f82cc"></a><br/></td></tr>
<tr class="separator:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO Latency control - Config registers for FIFO Latency measurement</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb0695f3eaa2f2b2902338db7fba39f75"></a>This register contains bits of FIFO Latency ctrl for disable, restart and set fifo latency measurement.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa0ddea16d50adfe2026d42d1e3bdc808">XRFDC_FIFO_LTNCY_PRD_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set FIFO Latency measurement period.  <a href="#gaa0ddea16d50adfe2026d42d1e3bdc808"></a><br/></td></tr>
<tr class="separator:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7b7d8d83a9a7f26770dde31fb6e6d39c">XRFDC_FIFO_LTNCY_RESTRT_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restart FIFO Latency measurement.  <a href="#ga7b7d8d83a9a7f26770dde31fb6e6d39c"></a><br/></td></tr>
<tr class="separator:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6052385a44f60cf80225e4314cfd7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac6052385a44f60cf80225e4314cfd7c5">XRFDC_FIFO_LTNCY_DIS_MASK</a>&#160;&#160;&#160;0x000000010U</td></tr>
<tr class="memdesc:gac6052385a44f60cf80225e4314cfd7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO Latency measurement.  <a href="#gac6052385a44f60cf80225e4314cfd7c5"></a><br/></td></tr>
<tr class="separator:gac6052385a44f60cf80225e4314cfd7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decode ISR - ISR for Decoder Interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6584b9facf6684a06eed2ddfc08e3d46"></a>This register contains bits of subadc 0,1,2 and 3 decoder overflow and underflow range.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga9eae17c3d7faff770b567202a98e8bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9eae17c3d7faff770b567202a98e8bb3">XRFDC_DEC_ISR_SUBADC_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga9eae17c3d7faff770b567202a98e8bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc decoder Mask  <a href="#ga9eae17c3d7faff770b567202a98e8bb3"></a><br/></td></tr>
<tr class="separator:ga9eae17c3d7faff770b567202a98e8bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328563cf6a29be48272adb136cc27e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga328563cf6a29be48272adb136cc27e56">XRFDC_DEC_ISR_SUBADC0_UND_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga328563cf6a29be48272adb136cc27e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder underflow range  <a href="#ga328563cf6a29be48272adb136cc27e56"></a><br/></td></tr>
<tr class="separator:ga328563cf6a29be48272adb136cc27e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7d4743f8292bf7c71ce7c4631cbe9d74">XRFDC_DEC_ISR_SUBADC0_OVR_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder overflow range  <a href="#ga7d4743f8292bf7c71ce7c4631cbe9d74"></a><br/></td></tr>
<tr class="separator:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118db55b3bc8636851f808d7a7a488b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga118db55b3bc8636851f808d7a7a488b1">XRFDC_DEC_ISR_SUBADC1_UND_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga118db55b3bc8636851f808d7a7a488b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder underflow range  <a href="#ga118db55b3bc8636851f808d7a7a488b1"></a><br/></td></tr>
<tr class="separator:ga118db55b3bc8636851f808d7a7a488b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2c2e5d7ab148c9de12f5c3a80cb9cbd2">XRFDC_DEC_ISR_SUBADC1_OVR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder overflow range  <a href="#ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"></a><br/></td></tr>
<tr class="separator:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab136cea49ad6cbafb266521bc66d265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaab136cea49ad6cbafb266521bc66d265">XRFDC_DEC_ISR_SUBADC2_UND_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gaab136cea49ad6cbafb266521bc66d265"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder underflow range  <a href="#gaab136cea49ad6cbafb266521bc66d265"></a><br/></td></tr>
<tr class="separator:gaab136cea49ad6cbafb266521bc66d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ce057ff37b541f3018fccf1ed4178a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga02ce057ff37b541f3018fccf1ed4178a">XRFDC_DEC_ISR_SUBADC2_OVR_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga02ce057ff37b541f3018fccf1ed4178a"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder overflow range  <a href="#ga02ce057ff37b541f3018fccf1ed4178a"></a><br/></td></tr>
<tr class="separator:ga02ce057ff37b541f3018fccf1ed4178a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e652d3575448d7108d8b07790f14cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga74e652d3575448d7108d8b07790f14cd">XRFDC_DEC_ISR_SUBADC3_UND_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga74e652d3575448d7108d8b07790f14cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder underflow range  <a href="#ga74e652d3575448d7108d8b07790f14cd"></a><br/></td></tr>
<tr class="separator:ga74e652d3575448d7108d8b07790f14cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caad984b393c675dd76a096e25b532f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6caad984b393c675dd76a096e25b532f">XRFDC_DEC_ISR_SUBADC3_OVR_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga6caad984b393c675dd76a096e25b532f"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder overflow range  <a href="#ga6caad984b393c675dd76a096e25b532f"></a><br/></td></tr>
<tr class="separator:ga6caad984b393c675dd76a096e25b532f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decode IMR - IMR for Decoder Interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp85dfdb7503c166e58f08549fdea80074"></a>This register contains bits of subadc 0,1,2 and 3 decoder overflow and underflow range.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf4cd3ff3e24641b3bb00576a34a0b04d">XRFDC_DEC_IMR_SUBADC0_UND_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder underflow range  <a href="#gaf4cd3ff3e24641b3bb00576a34a0b04d"></a><br/></td></tr>
<tr class="separator:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a">XRFDC_DEC_IMR_SUBADC0_OVR_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder overflow range  <a href="#ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"></a><br/></td></tr>
<tr class="separator:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4aaf7ca54d82dabd8dcde75bb2795f32">XRFDC_DEC_IMR_SUBADC1_UND_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder underflow range  <a href="#ga4aaf7ca54d82dabd8dcde75bb2795f32"></a><br/></td></tr>
<tr class="separator:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7763d1f4d4c0c9ef7637067b0829e0ac">XRFDC_DEC_IMR_SUBADC1_OVR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder overflow range  <a href="#ga7763d1f4d4c0c9ef7637067b0829e0ac"></a><br/></td></tr>
<tr class="separator:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b867c128506a3707cb0a96da1ec92df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5b867c128506a3707cb0a96da1ec92df">XRFDC_DEC_IMR_SUBADC2_UND_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga5b867c128506a3707cb0a96da1ec92df"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder underflow range  <a href="#ga5b867c128506a3707cb0a96da1ec92df"></a><br/></td></tr>
<tr class="separator:ga5b867c128506a3707cb0a96da1ec92df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620fac8b277561df4058d572e00b082d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga620fac8b277561df4058d572e00b082d">XRFDC_DEC_IMR_SUBADC2_OVR_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga620fac8b277561df4058d572e00b082d"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder overflow range  <a href="#ga620fac8b277561df4058d572e00b082d"></a><br/></td></tr>
<tr class="separator:ga620fac8b277561df4058d572e00b082d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57507c44bb48929ebdf873af8b995a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae57507c44bb48929ebdf873af8b995a8">XRFDC_DEC_IMR_SUBADC3_UND_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gae57507c44bb48929ebdf873af8b995a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder underflow range  <a href="#gae57507c44bb48929ebdf873af8b995a8"></a><br/></td></tr>
<tr class="separator:gae57507c44bb48929ebdf873af8b995a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga938d9f03f03c6e532c85e5fe487a35ec">XRFDC_DEC_IMR_SUBADC3_OVR_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder overflow range  <a href="#ga938d9f03f03c6e532c85e5fe487a35ec"></a><br/></td></tr>
<tr class="separator:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac532c38d799b91d391258e5ce3de9d8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac532c38d799b91d391258e5ce3de9d8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_DEC_IMR_MASK</b>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="separator:gac532c38d799b91d391258e5ce3de9d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DataPath (DAC)- FIFO Latency, Image Reject Filter, Mode,</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3ca5c3966c26a239a78153f3eda665df"></a>This register contains bits for DataPath latency, Image Reject Filter and the Mode for the DAC.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga13267e1dcb9a2d818b77cfd625ddbc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga13267e1dcb9a2d818b77cfd625ddbc1f">XRFDC_DATAPATH_MODE_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga13267e1dcb9a2d818b77cfd625ddbc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DataPath Mode.  <a href="#ga13267e1dcb9a2d818b77cfd625ddbc1f"></a><br/></td></tr>
<tr class="separator:ga13267e1dcb9a2d818b77cfd625ddbc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e759e03c7ab457cde350dcbac860b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga09e759e03c7ab457cde350dcbac860b6">XRFDC_DATAPATH_IMR_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga09e759e03c7ab457cde350dcbac860b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IMR Mode.  <a href="#ga09e759e03c7ab457cde350dcbac860b6"></a><br/></td></tr>
<tr class="separator:ga09e759e03c7ab457cde350dcbac860b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9371bedeba445bf48970e67ef024494e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9371bedeba445bf48970e67ef024494e">XRFDC_DATAPATH_LATENCY_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga9371bedeba445bf48970e67ef024494e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DataPath Latency.  <a href="#ga9371bedeba445bf48970e67ef024494e"></a><br/></td></tr>
<tr class="separator:ga9371bedeba445bf48970e67ef024494e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DataPath ISR - ISR for Data Path interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpddbdb0821b312e2f1060fe7bfd4c7b27"></a>This register contains bits of QMC Gain/Phase overflow, offset overflow, Decimation I-Path and Interpolation Q-Path overflow for stages 0,1,2.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga47aba762f53a541a888b1ca87620961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga47aba762f53a541a888b1ca87620961f">XRFDC_ADC_DAT_PATH_ISR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga47aba762f53a541a888b1ca87620961f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path Overflow.  <a href="#ga47aba762f53a541a888b1ca87620961f"></a><br/></td></tr>
<tr class="separator:ga47aba762f53a541a888b1ca87620961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a450174d1e4a8064167eb226826c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa9a450174d1e4a8064167eb226826c84">XRFDC_DAC_DAT_PATH_ISR_MASK</a>&#160;&#160;&#160;0x000001FFU</td></tr>
<tr class="memdesc:gaa9a450174d1e4a8064167eb226826c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Data Path Overflow.  <a href="#gaa9a450174d1e4a8064167eb226826c84"></a><br/></td></tr>
<tr class="separator:gaa9a450174d1e4a8064167eb226826c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad92d80b5062e0cac6c42a69b92d2fdf9">XRFDC_DAT_ISR_DECI_IPATH_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation I-Path overflow for stages 0,1,2.  <a href="#gad92d80b5062e0cac6c42a69b92d2fdf9"></a><br/></td></tr>
<tr class="separator:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6cdf027d2c7a098c7b275f2ad0217a07">XRFDC_DAT_ISR_INTR_QPATH_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation Q-Path overflow for stages 0,1,2.  <a href="#ga6cdf027d2c7a098c7b275f2ad0217a07"></a><br/></td></tr>
<tr class="separator:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga959060cdc6bfccf95a8d76325b6a9d6f">XRFDC_DAT_ISR_QMC_GAIN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC Gain/Phase overflow.  <a href="#ga959060cdc6bfccf95a8d76325b6a9d6f"></a><br/></td></tr>
<tr class="separator:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41efa947ca0981edb12fb3f473ac2866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga41efa947ca0981edb12fb3f473ac2866">XRFDC_DAT_ISR_QMC_OFFST_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga41efa947ca0981edb12fb3f473ac2866"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset overflow.  <a href="#ga41efa947ca0981edb12fb3f473ac2866"></a><br/></td></tr>
<tr class="separator:ga41efa947ca0981edb12fb3f473ac2866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bf4fc9291e59595846e1689b5c93f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae2bf4fc9291e59595846e1689b5c93f5">XRFDC_DAC_DAT_ISR_INVSINC_MASK</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:gae2bf4fc9291e59595846e1689b5c93f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverse Sinc offset overflow.  <a href="#gae2bf4fc9291e59595846e1689b5c93f5"></a><br/></td></tr>
<tr class="separator:gae2bf4fc9291e59595846e1689b5c93f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DataPath IMR - IMR for Data Path interface</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp71e1f8fbb1c198e404b940d8888d412c"></a>This register contains bits of QMC Gain/Phase overflow, offset overflow, Decimation I-Path and Interpolation Q-Path overflow for stages 0,1,2.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaa40610e65de797daef844a48cb5787b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa40610e65de797daef844a48cb5787b5">XRFDC_DAT_IMR_DECI_IPATH_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaa40610e65de797daef844a48cb5787b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation I-Path overflow for stages 0,1,2.  <a href="#gaa40610e65de797daef844a48cb5787b5"></a><br/></td></tr>
<tr class="separator:gaa40610e65de797daef844a48cb5787b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36be1b1af9ed97d172b828486f5617e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga36be1b1af9ed97d172b828486f5617e1">XRFDC_DAT_IMR_INTR_QPATH_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga36be1b1af9ed97d172b828486f5617e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation Q-Path overflow for stages 0,1,2.  <a href="#ga36be1b1af9ed97d172b828486f5617e1"></a><br/></td></tr>
<tr class="separator:ga36be1b1af9ed97d172b828486f5617e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5bd87366d518baea52a7811289b74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaee5bd87366d518baea52a7811289b74e">XRFDC_DAT_IMR_QMC_GAIN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gaee5bd87366d518baea52a7811289b74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC Gain/Phase overflow.  <a href="#gaee5bd87366d518baea52a7811289b74e"></a><br/></td></tr>
<tr class="separator:gaee5bd87366d518baea52a7811289b74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga21a16db5b1ff9adf930ee8c4b1a2a695">XRFDC_DAT_IMR_QMC_OFFST_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset overflow.  <a href="#ga21a16db5b1ff9adf930ee8c4b1a2a695"></a><br/></td></tr>
<tr class="separator:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa085307ab0a26c9ae85465854bc4d3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa085307ab0a26c9ae85465854bc4d3be">XRFDC_ADC_DAT_IMR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaa085307ab0a26c9ae85465854bc4d3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DataPath mask.  <a href="#gaa085307ab0a26c9ae85465854bc4d3be"></a><br/></td></tr>
<tr class="separator:gaa085307ab0a26c9ae85465854bc4d3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65f2df5cca1c653b02d8449ea17408d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae65f2df5cca1c653b02d8449ea17408d">XRFDC_DAC_DAT_IMR_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:gae65f2df5cca1c653b02d8449ea17408d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC DataPath mask.  <a href="#gae65f2df5cca1c653b02d8449ea17408d"></a><br/></td></tr>
<tr class="separator:gae65f2df5cca1c653b02d8449ea17408d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decimation Config - Decimation control</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf03500b76d47938e52a69a2a32ef732d"></a>This register contains bits to configure the decimation in terms of the type of data.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga5370ff85740b209be6e094d4a73816a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5370ff85740b209be6e094d4a73816a7">XRFDC_DEC_CFG_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga5370ff85740b209be6e094d4a73816a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChannelA (2GSPS real data from Mixer I output)  <a href="#ga5370ff85740b209be6e094d4a73816a7"></a><br/></td></tr>
<tr class="separator:ga5370ff85740b209be6e094d4a73816a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7a73030b63d1044c3984f28c9f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab00c7a73030b63d1044c3984f28c9f3e">XRFDC_DEC_CFG_CHA_MASK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gab00c7a73030b63d1044c3984f28c9f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChannelA(I)  <a href="#gab00c7a73030b63d1044c3984f28c9f3e"></a><br/></td></tr>
<tr class="separator:gab00c7a73030b63d1044c3984f28c9f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad8615d7b0cd24bccc3dbbc9ec8535328">XRFDC_DEC_CFG_CHB_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChannelB (2GSPS real data from Mixer Q output)  <a href="#gad8615d7b0cd24bccc3dbbc9ec8535328"></a><br/></td></tr>
<tr class="separator:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8554eb910540c87a9f5d85f484ff731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae8554eb910540c87a9f5d85f484ff731">XRFDC_DEC_CFG_IQ_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gae8554eb910540c87a9f5d85f484ff731"><td class="mdescLeft">&#160;</td><td class="mdescRight">IQ-2GSPS.  <a href="#gae8554eb910540c87a9f5d85f484ff731"></a><br/></td></tr>
<tr class="separator:gae8554eb910540c87a9f5d85f484ff731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33186feb8ac7f37e8bac96106471898e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga33186feb8ac7f37e8bac96106471898e">XRFDC_DEC_CFG_4GSPS_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga33186feb8ac7f37e8bac96106471898e"><td class="mdescLeft">&#160;</td><td class="mdescRight">4GSPS may be I or Q or Real depending on high level block config  <a href="#ga33186feb8ac7f37e8bac96106471898e"></a><br/></td></tr>
<tr class="separator:ga33186feb8ac7f37e8bac96106471898e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decimation Mode - Decimation Rate</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpefddf3d234a23d01b64feb4e2d6f19a7"></a>This register contains bits to configures the decimation rate.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae5fcbb9fcf48b568fc10a78aa092b946">XRFDC_DEC_MOD_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation mode Mask.  <a href="#gae5fcbb9fcf48b568fc10a78aa092b946"></a><br/></td></tr>
<tr class="separator:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c7a6ddb59d39721393b3c7ec78ee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab4c7a6ddb59d39721393b3c7ec78ee55">XRFDC_DEC_MOD_MASK_EXT</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:gab4c7a6ddb59d39721393b3c7ec78ee55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation mode Mask.  <a href="#gab4c7a6ddb59d39721393b3c7ec78ee55"></a><br/></td></tr>
<tr class="separator:gab4c7a6ddb59d39721393b3c7ec78ee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mixer config0 - Configure I channel coarse mixer mode of operation</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa03469dfc9b873a98482aec81a324cb8"></a>This register contains bits to set the output data sequence of I channel.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga885a3e14bed9b9d08d2175d1e7b358fb">XRFDC_MIX_CFG0_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer Config0 Mask.  <a href="#ga885a3e14bed9b9d08d2175d1e7b358fb"></a><br/></td></tr>
<tr class="separator:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaecc1cdf9166daa7b8a2cd94d2f48ec2f">XRFDC_MIX_I_DAT_WRD0_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[0] of I channel.  <a href="#gaecc1cdf9166daa7b8a2cd94d2f48ec2f"></a><br/></td></tr>
<tr class="separator:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga74563974ebd9b75fc241f1cf0c7ee8a9">XRFDC_MIX_I_DAT_WRD1_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[1] of I channel.  <a href="#ga74563974ebd9b75fc241f1cf0c7ee8a9"></a><br/></td></tr>
<tr class="separator:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac299b0b2c3b83fa726a860ca4957ddf2">XRFDC_MIX_I_DAT_WRD2_MASK</a>&#160;&#160;&#160;0x000001C0U</td></tr>
<tr class="memdesc:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[2] of I channel.  <a href="#gac299b0b2c3b83fa726a860ca4957ddf2"></a><br/></td></tr>
<tr class="separator:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461becd9bfafd60d0bc79f44736d52af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga461becd9bfafd60d0bc79f44736d52af">XRFDC_MIX_I_DAT_WRD3_MASK</a>&#160;&#160;&#160;0x00000E00U</td></tr>
<tr class="memdesc:ga461becd9bfafd60d0bc79f44736d52af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[3] of I channel.  <a href="#ga461becd9bfafd60d0bc79f44736d52af"></a><br/></td></tr>
<tr class="separator:ga461becd9bfafd60d0bc79f44736d52af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mixer config1 - Configure Q channel coarse mixer mode of operation</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfa0cac00f9118cda2f1ef22370cba595"></a>This register contains bits to set the output data sequence of Q channel.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab0d9fb79a902668f0497bddda9d6f8a3">XRFDC_MIX_CFG1_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer Config0 Mask.  <a href="#gab0d9fb79a902668f0497bddda9d6f8a3"></a><br/></td></tr>
<tr class="separator:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403d8792824070fc160159e84ccc4d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga403d8792824070fc160159e84ccc4d09">XRFDC_MIX_Q_DAT_WRD0_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga403d8792824070fc160159e84ccc4d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[0] of Q channel.  <a href="#ga403d8792824070fc160159e84ccc4d09"></a><br/></td></tr>
<tr class="separator:ga403d8792824070fc160159e84ccc4d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe61d1ba064b482e7477c56786fceb06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabe61d1ba064b482e7477c56786fceb06">XRFDC_MIX_Q_DAT_WRD1_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:gabe61d1ba064b482e7477c56786fceb06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[1] of Q channel.  <a href="#gabe61d1ba064b482e7477c56786fceb06"></a><br/></td></tr>
<tr class="separator:gabe61d1ba064b482e7477c56786fceb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15668a0a7cf5b91160ec199143fa444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac15668a0a7cf5b91160ec199143fa444">XRFDC_MIX_Q_DAT_WRD2_MASK</a>&#160;&#160;&#160;0x000001C0U</td></tr>
<tr class="memdesc:gac15668a0a7cf5b91160ec199143fa444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[2] of Q channel.  <a href="#gac15668a0a7cf5b91160ec199143fa444"></a><br/></td></tr>
<tr class="separator:gac15668a0a7cf5b91160ec199143fa444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1090b461bd7632e44adbaee38ae2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gade1090b461bd7632e44adbaee38ae2af">XRFDC_MIX_Q_DAT_WRD3_MASK</a>&#160;&#160;&#160;0x00000E00U</td></tr>
<tr class="memdesc:gade1090b461bd7632e44adbaee38ae2af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[3] of Q channel.  <a href="#gade1090b461bd7632e44adbaee38ae2af"></a><br/></td></tr>
<tr class="separator:gade1090b461bd7632e44adbaee38ae2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Mixer mode - Configure mixer mode of operation</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe7c8a889c1f54e43ae2ca0bccb86bf08"></a>This register contains bits to set NCO phases, NCO output scale and fine mixer multipliers.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga9c687208b0b553239dc95d8752e0f93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9c687208b0b553239dc95d8752e0f93e">XRFDC_EN_I_IQ_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga9c687208b0b553239dc95d8752e0f93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fine mixer multipliers on IQ i/p for I output.  <a href="#ga9c687208b0b553239dc95d8752e0f93e"></a><br/></td></tr>
<tr class="separator:ga9c687208b0b553239dc95d8752e0f93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51daa90a995744e8c846c0287f6689a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga51daa90a995744e8c846c0287f6689a3">XRFDC_EN_Q_IQ_MASK</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:ga51daa90a995744e8c846c0287f6689a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fine mixer multipliers on IQ i/p for Q output.  <a href="#ga51daa90a995744e8c846c0287f6689a3"></a><br/></td></tr>
<tr class="separator:ga51daa90a995744e8c846c0287f6689a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabbbc3a97d82bec4822f938d5b1a1eec1">XRFDC_FINE_MIX_SCALE_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output scale.  <a href="#gabbbc3a97d82bec4822f938d5b1a1eec1"></a><br/></td></tr>
<tr class="separator:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b20e441a95c0016a956166d31a2158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga16b20e441a95c0016a956166d31a2158">XRFDC_SEL_I_IQ_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga16b20e441a95c0016a956166d31a2158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for I output.  <a href="#ga16b20e441a95c0016a956166d31a2158"></a><br/></td></tr>
<tr class="separator:ga16b20e441a95c0016a956166d31a2158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68a0b557045661ebb961bff84f064b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4a68a0b557045661ebb961bff84f064b">XRFDC_SEL_Q_IQ_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga4a68a0b557045661ebb961bff84f064b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for Q output.  <a href="#ga4a68a0b557045661ebb961bff84f064b"></a><br/></td></tr>
<tr class="separator:ga4a68a0b557045661ebb961bff84f064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfeb8232dfda0affd5f164fe876949f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6cfeb8232dfda0affd5f164fe876949f">XRFDC_I_IQ_COS_MINSIN</a>&#160;&#160;&#160;0x00000C00U</td></tr>
<tr class="memdesc:ga6cfeb8232dfda0affd5f164fe876949f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for I output.  <a href="#ga6cfeb8232dfda0affd5f164fe876949f"></a><br/></td></tr>
<tr class="separator:ga6cfeb8232dfda0affd5f164fe876949f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5fbe234ba7ddacab85e5419a382222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadb5fbe234ba7ddacab85e5419a382222">XRFDC_Q_IQ_SIN_COS</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:gadb5fbe234ba7ddacab85e5419a382222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for Q output.  <a href="#gadb5fbe234ba7ddacab85e5419a382222"></a><br/></td></tr>
<tr class="separator:gadb5fbe234ba7ddacab85e5419a382222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891b57ba32606d2115b56da7020fd9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga891b57ba32606d2115b56da7020fd9c5">XRFDC_MIXER_MODE_C2C_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga891b57ba32606d2115b56da7020fd9c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer mode C2C Mask.  <a href="#ga891b57ba32606d2115b56da7020fd9c5"></a><br/></td></tr>
<tr class="separator:ga891b57ba32606d2115b56da7020fd9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5324c4598dc81590ff5f0959805aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7b5324c4598dc81590ff5f0959805aee">XRFDC_MIXER_MODE_R2C_MASK</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga7b5324c4598dc81590ff5f0959805aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer mode R2C Mask.  <a href="#ga7b5324c4598dc81590ff5f0959805aee"></a><br/></td></tr>
<tr class="separator:ga7b5324c4598dc81590ff5f0959805aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90dc5a5ae826344aef51e0c6e94f0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab90dc5a5ae826344aef51e0c6e94f0e0">XRFDC_MIXER_MODE_C2R_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gab90dc5a5ae826344aef51e0c6e94f0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer mode C2R Mask.  <a href="#gab90dc5a5ae826344aef51e0c6e94f0e0"></a><br/></td></tr>
<tr class="separator:gab90dc5a5ae826344aef51e0c6e94f0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e70de7b1bc13041c7e649c37c9d153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae2e70de7b1bc13041c7e649c37c9d153">XRFDC_MIXER_MODE_OFF_MASK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gae2e70de7b1bc13041c7e649c37c9d153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer mode OFF Mask.  <a href="#gae2e70de7b1bc13041c7e649c37c9d153"></a><br/></td></tr>
<tr class="separator:gae2e70de7b1bc13041c7e649c37c9d153"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO update - NCO update mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpca3e15333af36ddbd3d0f2cd3e21fc35"></a>This register contains bits to Select event source, delay and reset delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gad74ad2d78a0026ecf5108d6dce965985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad74ad2d78a0026ecf5108d6dce965985">XRFDC_NCO_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gad74ad2d78a0026ecf5108d6dce965985"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection mask.  <a href="#gad74ad2d78a0026ecf5108d6dce965985"></a><br/></td></tr>
<tr class="separator:gad74ad2d78a0026ecf5108d6dce965985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga98d8ea06225e2e15fa4052fc9b02e770">XRFDC_NCO_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Group.  <a href="#ga98d8ea06225e2e15fa4052fc9b02e770"></a><br/></td></tr>
<tr class="separator:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a678591c3475e6644013bab8de1d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga55a678591c3475e6644013bab8de1d9c">XRFDC_NCO_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga55a678591c3475e6644013bab8de1d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is slice.  <a href="#ga55a678591c3475e6644013bab8de1d9c"></a><br/></td></tr>
<tr class="separator:ga55a678591c3475e6644013bab8de1d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9900132b14a27edae2d9689b6bcb6fd7">XRFDC_NCO_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is tile.  <a href="#ga9900132b14a27edae2d9689b6bcb6fd7"></a><br/></td></tr>
<tr class="separator:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2890a0d6d3b4af6c52db6df75a969de0">XRFDC_NCO_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Sysref.  <a href="#ga2890a0d6d3b4af6c52db6df75a969de0"></a><br/></td></tr>
<tr class="separator:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac64287ad0fa6cb5f145cfd31b921a6f1">XRFDC_NCO_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Marker.  <a href="#gac64287ad0fa6cb5f145cfd31b921a6f1"></a><br/></td></tr>
<tr class="separator:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b76ddfd68b556e19191184968edc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga42b76ddfd68b556e19191184968edc64">XRFDC_NCO_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga42b76ddfd68b556e19191184968edc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is fabric.  <a href="#ga42b76ddfd68b556e19191184968edc64"></a><br/></td></tr>
<tr class="separator:ga42b76ddfd68b556e19191184968edc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6643d84a299afbce2e378bcc30b02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7e6643d84a299afbce2e378bcc30b02d">XRFDC_NCO_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:ga7e6643d84a299afbce2e378bcc30b02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="#ga7e6643d84a299afbce2e378bcc30b02d"></a><br/></td></tr>
<tr class="separator:ga7e6643d84a299afbce2e378bcc30b02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2b06dceaf2ce19923b93d516cae937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5d2b06dceaf2ce19923b93d516cae937">XRFDC_NCO_UPDT_RST_DLY_MASK</a>&#160;&#160;&#160;0x0000D000U</td></tr>
<tr class="memdesc:ga5d2b06dceaf2ce19923b93d516cae937"><td class="mdescLeft">&#160;</td><td class="mdescRight">optional delay on the NCO phase reset delay  <a href="#ga5d2b06dceaf2ce19923b93d516cae937"></a><br/></td></tr>
<tr class="separator:ga5d2b06dceaf2ce19923b93d516cae937"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Phase Reset - NCO Slice Phase Reset</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3b5578b9e9801ac43884a0c44b2b8ff7"></a>This register contains bits to reset the nco phase of the current slice phase accumulator.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga65c3d6803aaf91bc403614b78fd8742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga65c3d6803aaf91bc403614b78fd8742f">XRFDC_NCO_PHASE_RST_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga65c3d6803aaf91bc403614b78fd8742f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset NCO Phase of current slice.  <a href="#ga65c3d6803aaf91bc403614b78fd8742f"></a><br/></td></tr>
<tr class="separator:ga65c3d6803aaf91bc403614b78fd8742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DAC interpolation data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9953ea03dc34fce92950d3c0884aec26"></a>This register contains bits for DAC interpolation data type </p>
</td></tr>
<tr class="memitem:ga3c759fe5c55126808f5d02e6d66fd1fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3c759fe5c55126808f5d02e6d66fd1fe">XRFDC_DAC_INTERP_DATA_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga3c759fe5c55126808f5d02e6d66fd1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data type mask.  <a href="#ga3c759fe5c55126808f5d02e6d66fd1fe"></a><br/></td></tr>
<tr class="separator:ga3c759fe5c55126808f5d02e6d66fd1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Freq Word[47:32] - NCO Phase increment(nco freq 48-bit)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp77eb8ab143bdf0094baa99d16f6de4e6"></a>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gafc580daf242966b54276a73925eb9f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafc580daf242966b54276a73925eb9f41">XRFDC_NCO_FQWD_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gafc580daf242966b54276a73925eb9f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[47:32].  <a href="#gafc580daf242966b54276a73925eb9f41"></a><br/></td></tr>
<tr class="separator:gafc580daf242966b54276a73925eb9f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf794621d971e07a4965492adfb5116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6cf794621d971e07a4965492adfb5116">XRFDC_NCO_FQWD_UPP_SHIFT</a>&#160;&#160;&#160;32U</td></tr>
<tr class="memdesc:ga6cf794621d971e07a4965492adfb5116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freq Word upper shift.  <a href="#ga6cf794621d971e07a4965492adfb5116"></a><br/></td></tr>
<tr class="separator:ga6cf794621d971e07a4965492adfb5116"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Freq Word[31:16] - NCO Phase increment(nco freq 48-bit)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc67439a6976a9f720d22b6702a22129d"></a>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga837c6d61b88a53aee708e95491eeb8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga837c6d61b88a53aee708e95491eeb8fe">XRFDC_NCO_FQWD_MID_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga837c6d61b88a53aee708e95491eeb8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[31:16].  <a href="#ga837c6d61b88a53aee708e95491eeb8fe"></a><br/></td></tr>
<tr class="separator:ga837c6d61b88a53aee708e95491eeb8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc041f02657febd798b944b98f982e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacc041f02657febd798b944b98f982e6c">XRFDC_NCO_FQWD_MID_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:gacc041f02657febd798b944b98f982e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freq Word Mid shift.  <a href="#gacc041f02657febd798b944b98f982e6c"></a><br/></td></tr>
<tr class="separator:gacc041f02657febd798b944b98f982e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Freq Word[15:0] - NCO Phase increment(nco freq 48-bit)</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0079e0cec1e32bedce747efe411912d5"></a>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga8209772bd4995cf6a82be46cc9e2830b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8209772bd4995cf6a82be46cc9e2830b">XRFDC_NCO_FQWD_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8209772bd4995cf6a82be46cc9e2830b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[15:0].  <a href="#ga8209772bd4995cf6a82be46cc9e2830b"></a><br/></td></tr>
<tr class="separator:ga8209772bd4995cf6a82be46cc9e2830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d738e52ab11916329617478f96876d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga83d738e52ab11916329617478f96876d">XRFDC_NCO_FQWD_MASK</a>&#160;&#160;&#160;0x0000FFFFFFFFFFFFU</td></tr>
<tr class="memdesc:ga83d738e52ab11916329617478f96876d"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Freq offset[48:0].  <a href="#ga83d738e52ab11916329617478f96876d"></a><br/></td></tr>
<tr class="separator:ga83d738e52ab11916329617478f96876d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Phase Offset[17:16] - NCO Phase offset</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp52688bec267a99229d649612f7e9639e"></a>This register contains bits to set NCO Phase offset(18-bit offset added to the phase accumulator).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga511eb14fc9d93eb331304c1bb6f2fb8f">XRFDC_NCO_PHASE_UPP_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[17:16].  <a href="#ga511eb14fc9d93eb331304c1bb6f2fb8f"></a><br/></td></tr>
<tr class="separator:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d1176a1527f504d142a46d13933714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga82d1176a1527f504d142a46d13933714">XRFDC_NCO_PHASE_UPP_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga82d1176a1527f504d142a46d13933714"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO phase upper shift.  <a href="#ga82d1176a1527f504d142a46d13933714"></a><br/></td></tr>
<tr class="separator:ga82d1176a1527f504d142a46d13933714"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Phase Offset[15:0] - NCO Phase offset</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd98068650548bc3bcf2444efa9d59126"></a>This register contains bits to set NCO Phase offset(18-bit offset added to the phase accumulator).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga91eaf8035d77f447fc850dac646a70d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga91eaf8035d77f447fc850dac646a70d6">XRFDC_NCO_PHASE_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga91eaf8035d77f447fc850dac646a70d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[15:0].  <a href="#ga91eaf8035d77f447fc850dac646a70d6"></a><br/></td></tr>
<tr class="separator:ga91eaf8035d77f447fc850dac646a70d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae836b18a6c12fa69635005be31b80647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae836b18a6c12fa69635005be31b80647">XRFDC_NCO_PHASE_MASK</a>&#160;&#160;&#160;0x0003FFFFU</td></tr>
<tr class="memdesc:gae836b18a6c12fa69635005be31b80647"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[17:0].  <a href="#gae836b18a6c12fa69635005be31b80647"></a><br/></td></tr>
<tr class="separator:gae836b18a6c12fa69635005be31b80647"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
NCO Phase mode - NCO Control setting mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf5fa3fa952a162a3d1ccf3f299a25c06"></a>This register contains bits to set NCO mode of operation.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gac08a562c8f68737ccb5d89576d144ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac08a562c8f68737ccb5d89576d144ab5">XRFDC_NCO_PHASE_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gac08a562c8f68737ccb5d89576d144ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO mode of operation mask.  <a href="#gac08a562c8f68737ccb5d89576d144ab5"></a><br/></td></tr>
<tr class="separator:gac08a562c8f68737ccb5d89576d144ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf0034981ebc0ed6110175178578234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacbf0034981ebc0ed6110175178578234">XRFDC_NCO_PHASE_MOD_4PHASE</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gacbf0034981ebc0ed6110175178578234"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output 4 successive phase.  <a href="#gacbf0034981ebc0ed6110175178578234"></a><br/></td></tr>
<tr class="separator:gacbf0034981ebc0ed6110175178578234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67ff65090cbb823086d18c220c0b1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab67ff65090cbb823086d18c220c0b1e4">XRFDC_NCO_PHASE_MOD_EVEN</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gab67ff65090cbb823086d18c220c0b1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output even phase.  <a href="#gab67ff65090cbb823086d18c220c0b1e4"></a><br/></td></tr>
<tr class="separator:gab67ff65090cbb823086d18c220c0b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94aae7714e373d3484d9a44a9accdd21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94aae7714e373d3484d9a44a9accdd21">XRFDC_NCO_PHASE_MODE_ODD</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga94aae7714e373d3484d9a44a9accdd21"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output odd phase.  <a href="#ga94aae7714e373d3484d9a44a9accdd21"></a><br/></td></tr>
<tr class="separator:ga94aae7714e373d3484d9a44a9accdd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC update - QMC update mode</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8c7a01fe116ff25894509677d864a820"></a>This register contains bits to Select event source and delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9">XRFDC_QMC_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection mask.  <a href="#gac5bfb9bb3f007c86cf52e2d935d9b0f9"></a><br/></td></tr>
<tr class="separator:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga40f9a0ec45792b9fd087c42b15d680cf">XRFDC_QMC_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is group.  <a href="#ga40f9a0ec45792b9fd087c42b15d680cf"></a><br/></td></tr>
<tr class="separator:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e174f0794efddc89198edd71375cc20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7e174f0794efddc89198edd71375cc20">XRFDC_QMC_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7e174f0794efddc89198edd71375cc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is slice.  <a href="#ga7e174f0794efddc89198edd71375cc20"></a><br/></td></tr>
<tr class="separator:ga7e174f0794efddc89198edd71375cc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c28277d76d7a273fe23b4aa56886e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad4c28277d76d7a273fe23b4aa56886e1">XRFDC_QMC_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gad4c28277d76d7a273fe23b4aa56886e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is tile.  <a href="#gad4c28277d76d7a273fe23b4aa56886e1"></a><br/></td></tr>
<tr class="separator:gad4c28277d76d7a273fe23b4aa56886e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45441dca57609804914d6aefbd281563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga45441dca57609804914d6aefbd281563">XRFDC_QMC_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga45441dca57609804914d6aefbd281563"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is Sysref.  <a href="#ga45441dca57609804914d6aefbd281563"></a><br/></td></tr>
<tr class="separator:ga45441dca57609804914d6aefbd281563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94660f0b0c3aa2c5a0eae59bd55bbc75">XRFDC_QMC_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is Marker.  <a href="#ga94660f0b0c3aa2c5a0eae59bd55bbc75"></a><br/></td></tr>
<tr class="separator:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4acd23abf7d3e5ad1e8d57583835293e">XRFDC_QMC_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is fabric.  <a href="#ga4acd23abf7d3e5ad1e8d57583835293e"></a><br/></td></tr>
<tr class="separator:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa0e7f511db29c6b6b6298cea7706d3cd">XRFDC_QMC_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="#gaa0e7f511db29c6b6b6298cea7706d3cd"></a><br/></td></tr>
<tr class="separator:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC Config - QMC Config register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp07b3c3fa8c0049b01fc576f6bbb9a067"></a>This register contains bits to enable QMC gain and QMC Phase correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gabe7004e6cf9b489e33a91d6c260c2668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabe7004e6cf9b489e33a91d6c260c2668">XRFDC_QMC_CFG_EN_GAIN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gabe7004e6cf9b489e33a91d6c260c2668"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable QMC gain correction mask  <a href="#gabe7004e6cf9b489e33a91d6c260c2668"></a><br/></td></tr>
<tr class="separator:gabe7004e6cf9b489e33a91d6c260c2668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga594d5be058e8d9d0c8c66dbd61096c0c">XRFDC_QMC_CFG_EN_PHASE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable QMC Phase correction mask  <a href="#ga594d5be058e8d9d0c8c66dbd61096c0c"></a><br/></td></tr>
<tr class="separator:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5eb86950c6cc5a41f9a18d22d199d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7c5eb86950c6cc5a41f9a18d22d199d5">XRFDC_QMC_CFG_PHASE_SHIFT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:ga7c5eb86950c6cc5a41f9a18d22d199d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC config phase shift.  <a href="#ga7c5eb86950c6cc5a41f9a18d22d199d5"></a><br/></td></tr>
<tr class="separator:ga7c5eb86950c6cc5a41f9a18d22d199d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC Offset - QMC offset correction</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3590946b29b729ab10d9d862f171ccdf"></a>This register contains bits to set QMC offset correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga071793b0bb699ee99defa1954b7a6d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga071793b0bb699ee99defa1954b7a6d00">XRFDC_QMC_OFFST_CRCTN_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga071793b0bb699ee99defa1954b7a6d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset correction factor.  <a href="#ga071793b0bb699ee99defa1954b7a6d00"></a><br/></td></tr>
<tr class="separator:ga071793b0bb699ee99defa1954b7a6d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC Gain - QMC Gain correction</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3bd294e1f3973014f271b8e881fb54e7"></a>This register contains bits to set QMC gain correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3c4647593fad2b0af4b0aeb4f79b3561">XRFDC_QMC_GAIN_CRCTN_MASK</a>&#160;&#160;&#160;0x00003FFFU</td></tr>
<tr class="memdesc:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC gain correction factor.  <a href="#ga3c4647593fad2b0af4b0aeb4f79b3561"></a><br/></td></tr>
<tr class="separator:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
QMC Phase - QMC Phase correction</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa977d3c1223c116b2c8839305bee6585"></a>This register contains bits to set QMC phase correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1f180b34a8de21344c0a903dcfa23c7d">XRFDC_QMC_PHASE_CRCTN_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC phase correction factor.  <a href="#ga1f180b34a8de21344c0a903dcfa23c7d"></a><br/></td></tr>
<tr class="separator:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Coarse Delay Update - Coarse delay update mode.</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpecbed4cfee85d60ce8bb5937f5a77657"></a>This register contains bits to Select event source and delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga30eb14bf2f6e7df6bca5ea95eff3f57b">XRFDC_CRSEDLY_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection mask.  <a href="#ga30eb14bf2f6e7df6bca5ea95eff3f57b"></a><br/></td></tr>
<tr class="separator:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeed9a17cf318f8bf209b4779a8a1370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadeed9a17cf318f8bf209b4779a8a1370">XRFDC_CRSEDLY_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gadeed9a17cf318f8bf209b4779a8a1370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is group.  <a href="#gadeed9a17cf318f8bf209b4779a8a1370"></a><br/></td></tr>
<tr class="separator:gadeed9a17cf318f8bf209b4779a8a1370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15476d65ea5280dca690d4eeb754b413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga15476d65ea5280dca690d4eeb754b413">XRFDC_CRSEDLY_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga15476d65ea5280dca690d4eeb754b413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is slice.  <a href="#ga15476d65ea5280dca690d4eeb754b413"></a><br/></td></tr>
<tr class="separator:ga15476d65ea5280dca690d4eeb754b413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6869e004b973c280fbfb5fac7047b9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6869e004b973c280fbfb5fac7047b9e3">XRFDC_CRSEDLY_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga6869e004b973c280fbfb5fac7047b9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is tile.  <a href="#ga6869e004b973c280fbfb5fac7047b9e3"></a><br/></td></tr>
<tr class="separator:ga6869e004b973c280fbfb5fac7047b9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2171529912a2e514910ad80d6ea42f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2171529912a2e514910ad80d6ea42f32">XRFDC_CRSEDLY_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2171529912a2e514910ad80d6ea42f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is sysref.  <a href="#ga2171529912a2e514910ad80d6ea42f32"></a><br/></td></tr>
<tr class="separator:ga2171529912a2e514910ad80d6ea42f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga65ed15a5ee6c55a5dfbe8b744aebfd52">XRFDC_CRSEDLY_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is Marker.  <a href="#ga65ed15a5ee6c55a5dfbe8b744aebfd52"></a><br/></td></tr>
<tr class="separator:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga969c48a40fa8601f89b2cd7db85cd9e7">XRFDC_CRSEDLY_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is fabric.  <a href="#ga969c48a40fa8601f89b2cd7db85cd9e7"></a><br/></td></tr>
<tr class="separator:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f26a7fa419fea64aef82c154964bc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7f26a7fa419fea64aef82c154964bc8f">XRFDC_CRSEDLY_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:ga7f26a7fa419fea64aef82c154964bc8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="#ga7f26a7fa419fea64aef82c154964bc8f"></a><br/></td></tr>
<tr class="separator:ga7f26a7fa419fea64aef82c154964bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Coarse delay Config - Coarse delay select</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb590b2f86faaa0daa20feaadcaaf928e"></a>This register contains bits to select coarse delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaeac24dc718cb4a01d6471e7f18491e3c">XRFDC_CRSE_DLY_CFG_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay select.  <a href="#gaeac24dc718cb4a01d6471e7f18491e3c"></a><br/></td></tr>
<tr class="separator:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7858e858395377fe3f269964d644f711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7858e858395377fe3f269964d644f711">XRFDC_CRSE_DLY_CFG_MASK_EXT</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga7858e858395377fe3f269964d644f711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended coarse delay select.  <a href="#ga7858e858395377fe3f269964d644f711"></a><br/></td></tr>
<tr class="separator:ga7858e858395377fe3f269964d644f711"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Data Scaling Config - Data Scaling enable</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf64a773296586552f5a23168e9d19331"></a>This register contains bits to enable data scaling.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga952f94581d63d8a8ef8394419a4e2950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga952f94581d63d8a8ef8394419a4e2950">XRFDC_DAT_SCALE_CFG_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga952f94581d63d8a8ef8394419a4e2950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable data scaling.  <a href="#ga952f94581d63d8a8ef8394419a4e2950"></a><br/></td></tr>
<tr class="separator:ga952f94581d63d8a8ef8394419a4e2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952f94581d63d8a8ef8394419a4e2950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga952f94581d63d8a8ef8394419a4e2950">XRFDC_DAT_SCALE_CFG_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga952f94581d63d8a8ef8394419a4e2950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable data scaling.  <a href="#ga952f94581d63d8a8ef8394419a4e2950"></a><br/></td></tr>
<tr class="separator:ga952f94581d63d8a8ef8394419a4e2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Switch Matrix Config</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp569edb8e64816e1954d791d9f86a656f"></a>This register contains bits to control crossbar switch that select data to mixer block.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga65ab7f10e67b3eab887dce8198cc8806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga65ab7f10e67b3eab887dce8198cc8806">XRFDC_SWITCH_MTRX_MASK</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga65ab7f10e67b3eab887dce8198cc8806"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch matrix mask.  <a href="#ga65ab7f10e67b3eab887dce8198cc8806"></a><br/></td></tr>
<tr class="separator:ga65ab7f10e67b3eab887dce8198cc8806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5cf885da2bb4a064d97cbb8584d4e7ee">XRFDC_SEL_CB_TO_MIX1_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to mixer block mux1.  <a href="#ga5cf885da2bb4a064d97cbb8584d4e7ee"></a><br/></td></tr>
<tr class="separator:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga66e3ff3790dcdc377d7c3d006839d9c7">XRFDC_SEL_CB_TO_MIX0_MASK</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to mixer block mux0.  <a href="#ga66e3ff3790dcdc377d7c3d006839d9c7"></a><br/></td></tr>
<tr class="separator:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac8d738ffbe6e827dc9359fad5fdab79a">XRFDC_SEL_CB_TO_QMC_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to QMC.  <a href="#gac8d738ffbe6e827dc9359fad5fdab79a"></a><br/></td></tr>
<tr class="separator:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3d96f330a569976d1c77a967c1f185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaee3d96f330a569976d1c77a967c1f185">XRFDC_SEL_CB_TO_DECI_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaee3d96f330a569976d1c77a967c1f185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to decimation filter.  <a href="#gaee3d96f330a569976d1c77a967c1f185"></a><br/></td></tr>
<tr class="separator:gaee3d96f330a569976d1c77a967c1f185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8f9dad4b6c97472a5ba429592c67d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadf8f9dad4b6c97472a5ba429592c67d1">XRFDC_SEL_CB_TO_MIX0_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:gadf8f9dad4b6c97472a5ba429592c67d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crossbar Mixer0 shift.  <a href="#gadf8f9dad4b6c97472a5ba429592c67d1"></a><br/></td></tr>
<tr class="separator:gadf8f9dad4b6c97472a5ba429592c67d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Config</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp842df52d322eed4d94c2f4b6dbe76ff2"></a>This register contains bits to select mode, clear mode and to clear sticky bit.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2c4631be6cebecd9af303c3f6bd8c338">XRFDC_TRSHD0_EN_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Threshold0 block.  <a href="#ga2c4631be6cebecd9af303c3f6bd8c338"></a><br/></td></tr>
<tr class="separator:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga02af84ef0928e09e3ed9d9f2639409c8">XRFDC_TRSHD0_CLR_MOD_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode.  <a href="#ga02af84ef0928e09e3ed9d9f2639409c8"></a><br/></td></tr>
<tr class="separator:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0d14cc79a3a529a1d2de6a1c9f8061e4">XRFDC_TRSHD0_STIKY_CLR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear sticky bit.  <a href="#ga0d14cc79a3a529a1d2de6a1c9f8061e4"></a><br/></td></tr>
<tr class="separator:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Average[31:16]</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcaf0a32754c937a36f35f9294d648bfc"></a>This register contains bits to select Threshold0 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab3ecc88b27a7ee0b7ca37007c3e761e7">XRFDC_TRSHD0_AVG_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Averaging[31:16].  <a href="#gab3ecc88b27a7ee0b7ca37007c3e761e7"></a><br/></td></tr>
<tr class="separator:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241937dd7399a4dab70bc7457dc58941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga241937dd7399a4dab70bc7457dc58941">XRFDC_TRSHD0_AVG_UPP_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga241937dd7399a4dab70bc7457dc58941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 Avg upper shift.  <a href="#ga241937dd7399a4dab70bc7457dc58941"></a><br/></td></tr>
<tr class="separator:ga241937dd7399a4dab70bc7457dc58941"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Average[15:0]</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp834c8a830b5fdc97c109380810aadc18"></a>This register contains bits to select Threshold0 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4900a9b8a5160c5c3ca37082eb9e03ba">XRFDC_TRSHD0_AVG_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Averaging[15:0].  <a href="#ga4900a9b8a5160c5c3ca37082eb9e03ba"></a><br/></td></tr>
<tr class="separator:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Under threshold</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp97e554a2dfac41d012097d56808dc36f"></a>This register contains bits to select Threshold0 under threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacf3bfb2c38fdd53bd2e6d016656a034a">XRFDC_TRSHD0_UNDER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Threshold[14:0].  <a href="#gacf3bfb2c38fdd53bd2e6d016656a034a"></a><br/></td></tr>
<tr class="separator:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold0 Over threshold</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2037bf75ed372e8b77ea28554a77bbea"></a>This register contains bits to select Threshold0 over threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga1063718156e42b25517c7d0f7da69ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1063718156e42b25517c7d0f7da69ce2">XRFDC_TRSHD0_OVER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga1063718156e42b25517c7d0f7da69ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Threshold[14:0].  <a href="#ga1063718156e42b25517c7d0f7da69ce2"></a><br/></td></tr>
<tr class="separator:ga1063718156e42b25517c7d0f7da69ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Config</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe21f089a9f117f871a7c4a161fd6fe4a"></a>This register contains bits to select mode, clear mode and to clear sticky bit.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga25fb89e74517cfec924ea6ee1d9ed306">XRFDC_TRSHD1_EN_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Threshold1 block.  <a href="#ga25fb89e74517cfec924ea6ee1d9ed306"></a><br/></td></tr>
<tr class="separator:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff6bb032998c703e8a098e469e9074f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaaff6bb032998c703e8a098e469e9074f">XRFDC_TRSHD1_CLR_MOD_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gaaff6bb032998c703e8a098e469e9074f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode.  <a href="#gaaff6bb032998c703e8a098e469e9074f"></a><br/></td></tr>
<tr class="separator:gaaff6bb032998c703e8a098e469e9074f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga62fbe53a9ebbeb9703ec90e92d97dbfc">XRFDC_TRSHD1_STIKY_CLR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear sticky bit.  <a href="#ga62fbe53a9ebbeb9703ec90e92d97dbfc"></a><br/></td></tr>
<tr class="separator:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Average[31:16]</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeaa6aec61fd8fbe2d876637566ad02bf"></a>This register contains bits to select Threshold1 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga413088467612fed50166cecb96be66a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga413088467612fed50166cecb96be66a7">XRFDC_TRSHD1_AVG_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga413088467612fed50166cecb96be66a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Averaging[31:16].  <a href="#ga413088467612fed50166cecb96be66a7"></a><br/></td></tr>
<tr class="separator:ga413088467612fed50166cecb96be66a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ebba9852b1f6c40a7cf69c63e96a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga02ebba9852b1f6c40a7cf69c63e96a35">XRFDC_TRSHD1_AVG_UPP_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga02ebba9852b1f6c40a7cf69c63e96a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 Avg upper shift.  <a href="#ga02ebba9852b1f6c40a7cf69c63e96a35"></a><br/></td></tr>
<tr class="separator:ga02ebba9852b1f6c40a7cf69c63e96a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Average[15:0]</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfd2f4f8ebf0cc49d602fe3a47500c5c9"></a>This register contains bits to select Threshold1 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gadb17e7832717e6bf590ee5d0bc684cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadb17e7832717e6bf590ee5d0bc684cef">XRFDC_TRSHD1_AVG_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gadb17e7832717e6bf590ee5d0bc684cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Averaging[15:0].  <a href="#gadb17e7832717e6bf590ee5d0bc684cef"></a><br/></td></tr>
<tr class="separator:gadb17e7832717e6bf590ee5d0bc684cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Under threshold</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8ec6ab99e925dfdfdf2c324b00b83f2b"></a>This register contains bits to select Threshold1 under threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga4874aa2b9526717f14e9d993c67444d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4874aa2b9526717f14e9d993c67444d4">XRFDC_TRSHD1_UNDER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga4874aa2b9526717f14e9d993c67444d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Threshold[14:0].  <a href="#ga4874aa2b9526717f14e9d993c67444d4"></a><br/></td></tr>
<tr class="separator:ga4874aa2b9526717f14e9d993c67444d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Threshold1 Over threshold</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpccb57a032779e795881ac5d6aca64e13"></a>This register contains bits to select Threshold1 over threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7cbdbadacec444d7a2bd6d8b1ac2859c">XRFDC_TRSHD1_OVER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Threshold[14:0].  <a href="#ga7cbdbadacec444d7a2bd6d8b1ac2859c"></a><br/></td></tr>
<tr class="separator:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FrontEnd Data Control</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7effa7981d1c2887067a1e1ef4d9bbe6"></a>This register contains bits to select raw data and cal coefficient to be streamed to memory.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga259ecedf1030c018d39aef3235c053a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga259ecedf1030c018d39aef3235c053a5">XRFDC_FEND_DAT_CTRL_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga259ecedf1030c018d39aef3235c053a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">raw data and cal coefficient to be streamed to memory  <a href="#ga259ecedf1030c018d39aef3235c053a5"></a><br/></td></tr>
<tr class="separator:ga259ecedf1030c018d39aef3235c053a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Digital Correction Block control0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp24edfdc6da4f1fd9783fd79dc7b7a13d"></a>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gac073efa8b4739003f0910c5546cf7305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac073efa8b4739003f0910c5546cf7305">XRFDC_TI_DCB_CTRL0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gac073efa8b4739003f0910c5546cf7305"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="#gac073efa8b4739003f0910c5546cf7305"></a><br/></td></tr>
<tr class="separator:gac073efa8b4739003f0910c5546cf7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510d6ffa4877550fb0ad7ce3f23e1a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga510d6ffa4877550fb0ad7ce3f23e1a25">XRFDC_TI_DCB_MODE_MASK</a>&#160;&#160;&#160;0x00007800U</td></tr>
<tr class="memdesc:ga510d6ffa4877550fb0ad7ce3f23e1a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB Mode mask.  <a href="#ga510d6ffa4877550fb0ad7ce3f23e1a25"></a><br/></td></tr>
<tr class="separator:ga510d6ffa4877550fb0ad7ce3f23e1a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Digital Correction Block control1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp60decff2592adda035274edb080cebdf"></a>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga8d272b772514881dac0b5e0c772dd33b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8d272b772514881dac0b5e0c772dd33b">XRFDC_TI_DCB_CTRL1_MASK</a>&#160;&#160;&#160;0x00001FFFU</td></tr>
<tr class="memdesc:ga8d272b772514881dac0b5e0c772dd33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="#ga8d272b772514881dac0b5e0c772dd33b"></a><br/></td></tr>
<tr class="separator:ga8d272b772514881dac0b5e0c772dd33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Digital Correction Block control2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp524bd96db1846679dd2a888a194325a4"></a>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gab8e9f458a1676d3a018b5506dff31df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab8e9f458a1676d3a018b5506dff31df4">XRFDC_TI_DCB_CTRL2_MASK</a>&#160;&#160;&#160;0x00001FFFU</td></tr>
<tr class="memdesc:gab8e9f458a1676d3a018b5506dff31df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="#gab8e9f458a1676d3a018b5506dff31df4"></a><br/></td></tr>
<tr class="separator:gab8e9f458a1676d3a018b5506dff31df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3552486fc806cb22792da31ddd02f80b"></a>This register contains bits for Time skew correction control bits0(enables, mode, multiplier factors, debug).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga946eb312e6d84a9ed576e0e2980037d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga946eb312e6d84a9ed576e0e2980037d2">XRFDC_TI_TISK_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga946eb312e6d84a9ed576e0e2980037d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Enable.  <a href="#ga946eb312e6d84a9ed576e0e2980037d2"></a><br/></td></tr>
<tr class="separator:ga946eb312e6d84a9ed576e0e2980037d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8602ee795e3a38ba34a1dba58aab26cc">XRFDC_TI_TISK_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode (2G/4G)  <a href="#ga8602ee795e3a38ba34a1dba58aab26cc"></a><br/></td></tr>
<tr class="separator:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6f18444e5a5b7beb24c183eec21fa4a1">XRFDC_TI_TISK_ZONE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies Nyquist zone.  <a href="#ga6f18444e5a5b7beb24c183eec21fa4a1"></a><br/></td></tr>
<tr class="separator:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6880e62a7e5360c4e16961da334633ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6880e62a7e5360c4e16961da334633ab">XRFDC_TI_TISK_CHOP_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga6880e62a7e5360c4e16961da334633ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable chopping mode  <a href="#ga6880e62a7e5360c4e16961da334633ab"></a><br/></td></tr>
<tr class="separator:ga6880e62a7e5360c4e16961da334633ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7e7fa6da95937c2b51f3a17a4edbe6f1">XRFDC_TI_TISK_MU_CM_MASK</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="memdesc:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_cm multiplying common mode path.  <a href="#ga7e7fa6da95937c2b51f3a17a4edbe6f1"></a><br/></td></tr>
<tr class="separator:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga51a5d19c0447099a66b0fe519fd35e5a">XRFDC_TI_TISK_MU_DF_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_df multiplying differential path.  <a href="#ga51a5d19c0447099a66b0fe519fd35e5a"></a><br/></td></tr>
<tr class="separator:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425c82907d5dad2bd8a4277d69961b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga425c82907d5dad2bd8a4277d69961b06">XRFDC_TI_TISK_DBG_CTRL_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga425c82907d5dad2bd8a4277d69961b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug control.  <a href="#ga425c82907d5dad2bd8a4277d69961b06"></a><br/></td></tr>
<tr class="separator:ga425c82907d5dad2bd8a4277d69961b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga851a2cca9a3a4a481c435e7dcdb99574">XRFDC_TI_TISK_DBG_UPDT_RT_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug update rate.  <a href="#ga851a2cca9a3a4a481c435e7dcdb99574"></a><br/></td></tr>
<tr class="separator:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11561db898aeddfb4d09b28481ab9489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga11561db898aeddfb4d09b28481ab9489">XRFDC_TI_TISK_DITH_DLY_MASK</a>&#160;&#160;&#160;0x0000E000U</td></tr>
<tr class="memdesc:ga11561db898aeddfb4d09b28481ab9489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay on dither path to match data path.  <a href="#ga11561db898aeddfb4d09b28481ab9489"></a><br/></td></tr>
<tr class="separator:ga11561db898aeddfb4d09b28481ab9489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a63ed1351521a98f82d0e2fe0d13c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0a63ed1351521a98f82d0e2fe0d13c8d">XRFDC_TISK_ZONE_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:ga0a63ed1351521a98f82d0e2fe0d13c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nyquist zone shift.  <a href="#ga0a63ed1351521a98f82d0e2fe0d13c8d"></a><br/></td></tr>
<tr class="separator:ga0a63ed1351521a98f82d0e2fe0d13c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049214f5c698bf1267a9911a96c1cf5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga049214f5c698bf1267a9911a96c1cf5e">XRFDC_TISK_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga049214f5c698bf1267a9911a96c1cf5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Enable.  <a href="#ga049214f5c698bf1267a9911a96c1cf5e"></a><br/></td></tr>
<tr class="separator:ga049214f5c698bf1267a9911a96c1cf5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2a01360cbe0bea0d4556e16eccbd0a5f">XRFDC_TISK_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode (2G/4G)  <a href="#ga2a01360cbe0bea0d4556e16eccbd0a5f"></a><br/></td></tr>
<tr class="separator:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2aa0dbadcdf5f87eb91ac2f3ad285c35">XRFDC_TISK_ZONE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies Nyquist zone.  <a href="#ga2aa0dbadcdf5f87eb91ac2f3ad285c35"></a><br/></td></tr>
<tr class="separator:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0d02d583376c345a301dc9c290e714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9d0d02d583376c345a301dc9c290e714">XRFDC_TISK_CHOP_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga9d0d02d583376c345a301dc9c290e714"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable chopping mode  <a href="#ga9d0d02d583376c345a301dc9c290e714"></a><br/></td></tr>
<tr class="separator:ga9d0d02d583376c345a301dc9c290e714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8a19a5ce21326882cfb5ef0b252bfd49">XRFDC_TISK_MU_CM_MASK</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="memdesc:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_cm multiplying common mode path.  <a href="#ga8a19a5ce21326882cfb5ef0b252bfd49"></a><br/></td></tr>
<tr class="separator:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0d6a34ef14b86ff6720805c14eb8d471">XRFDC_TISK_MU_DF_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_df multiplying differential path.  <a href="#ga0d6a34ef14b86ff6720805c14eb8d471"></a><br/></td></tr>
<tr class="separator:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9b118ea940ba32280a2d6cf9ee175f6c">XRFDC_TISK_DBG_CTRL_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug control.  <a href="#ga9b118ea940ba32280a2d6cf9ee175f6c"></a><br/></td></tr>
<tr class="separator:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0c7b303ee91ff885f222f545c48515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9a0c7b303ee91ff885f222f545c48515">XRFDC_TISK_DBG_UPDT_RT_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga9a0c7b303ee91ff885f222f545c48515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug update rate.  <a href="#ga9a0c7b303ee91ff885f222f545c48515"></a><br/></td></tr>
<tr class="separator:ga9a0c7b303ee91ff885f222f545c48515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9c9959175cd8dc78ccff8cbe1a60d55c">XRFDC_TISK_DITH_DLY_MASK</a>&#160;&#160;&#160;0x0000E000U</td></tr>
<tr class="memdesc:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay on dither path to match data path.  <a href="#ga9c9959175cd8dc78ccff8cbe1a60d55c"></a><br/></td></tr>
<tr class="separator:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DAC MC Config0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8f636d6c052c3ce49d11b19d95baccef"></a>This register contains bits for enable/disable shadow logic , Nyquist zone selction, enable full speed clock, Programmable delay. </p>
</td></tr>
<tr class="memitem:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga41579834b8f26afbb9fe452c5ecb45f7">XRFDC_MC_CFG0_MIX_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Mixing mode.  <a href="#ga41579834b8f26afbb9fe452c5ecb45f7"></a><br/></td></tr>
<tr class="separator:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad736e60ea162390707addd95791bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8ad736e60ea162390707addd95791bc0">XRFDC_MC_CFG0_MIX_MODE_SHIFT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:ga8ad736e60ea162390707addd95791bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mix mode shift.  <a href="#ga8ad736e60ea162390707addd95791bc0"></a><br/></td></tr>
<tr class="separator:ga8ad736e60ea162390707addd95791bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp563c6d8807698b9348d5670bb83e48b7"></a>This register contains bits for Time skew correction control bits1 (Deadzone Parameters).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gad03efeb4afcbf2992ae5bee663b0a799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad03efeb4afcbf2992ae5bee663b0a799">XRFDC_TISK_DZ_MIN_VAL_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gad03efeb4afcbf2992ae5bee663b0a799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deadzone min.  <a href="#gad03efeb4afcbf2992ae5bee663b0a799"></a><br/></td></tr>
<tr class="separator:gad03efeb4afcbf2992ae5bee663b0a799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c0f163276112dca7ad77ad33ea0737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga46c0f163276112dca7ad77ad33ea0737">XRFDC_TISK_DZ_MAX_VAL_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:ga46c0f163276112dca7ad77ad33ea0737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deadzone max.  <a href="#ga46c0f163276112dca7ad77ad33ea0737"></a><br/></td></tr>
<tr class="separator:ga46c0f163276112dca7ad77ad33ea0737"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp76f95b9eb79e4fcd2a65fdc980b3114b"></a>This register contains bits for Time skew correction control bits2 (Filter parameters).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gad3eaa69892000f0d3083fb90dafb6254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad3eaa69892000f0d3083fb90dafb6254">XRFDC_TISK_MU0_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:gad3eaa69892000f0d3083fb90dafb6254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter0 multiplying factor.  <a href="#gad3eaa69892000f0d3083fb90dafb6254"></a><br/></td></tr>
<tr class="separator:gad3eaa69892000f0d3083fb90dafb6254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e22d750c5bb173daef63d56da347c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94e22d750c5bb173daef63d56da347c7">XRFDC_TISK_BYPASS0_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga94e22d750c5bb173daef63d56da347c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ByPass filter0.  <a href="#ga94e22d750c5bb173daef63d56da347c7"></a><br/></td></tr>
<tr class="separator:ga94e22d750c5bb173daef63d56da347c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01c753ce78e3cf2c8eea72702e76451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf01c753ce78e3cf2c8eea72702e76451">XRFDC_TISK_MU1_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:gaf01c753ce78e3cf2c8eea72702e76451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter1 multiplying factor.  <a href="#gaf01c753ce78e3cf2c8eea72702e76451"></a><br/></td></tr>
<tr class="separator:gaf01c753ce78e3cf2c8eea72702e76451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0829e77bafb097946bab6b92e38d626a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0829e77bafb097946bab6b92e38d626a">XRFDC_TISK_BYPASS1_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga0829e77bafb097946bab6b92e38d626a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter1 multiplying factor.  <a href="#ga0829e77bafb097946bab6b92e38d626a"></a><br/></td></tr>
<tr class="separator:ga0829e77bafb097946bab6b92e38d626a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control3</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2ac2f36e88ebade9f1ee2b8bc39b4da7"></a>This register contains bits for Time skew control settling time following code update.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabef847945f442b1cf0f3d63c0d1c33d0">XRFDC_TISK_SETTLE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Settling time following code update.  <a href="#gabef847945f442b1cf0f3d63c0d1c33d0"></a><br/></td></tr>
<tr class="separator:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew control4</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9d68a1e14b163e650057427a2f013c64"></a>This register contains bits for Time skew control setting time following code update.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gae6dead744e5b81175ca7cb8ee3ba80d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6dead744e5b81175ca7cb8ee3ba80d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_TISK_CAL_PRI_MASK</b>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gae6dead744e5b81175ca7cb8ee3ba80d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_TISK_DITH_INV_MASK</b>&#160;&#160;&#160;0x00000FF0U</td></tr>
<tr class="separator:ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DAC0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6b045098377fa300fcfe8aa513430724"></a>This register contains bits for Time skew DAC cal code of subadc ch0.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaab914937d473906d4ea259f5ff0abf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaab914937d473906d4ea259f5ff0abf39">XRFDC_TISK_DAC0_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaab914937d473906d4ea259f5ff0abf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch0 front end switch0.  <a href="#gaab914937d473906d4ea259f5ff0abf39"></a><br/></td></tr>
<tr class="separator:gaab914937d473906d4ea259f5ff0abf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf292ffc81464ad33333d533cc18f9d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf292ffc81464ad33333d533cc18f9d37">XRFDC_TISK_DAC0_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaf292ffc81464ad33333d533cc18f9d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#gaf292ffc81464ad33333d533cc18f9d37"></a><br/></td></tr>
<tr class="separator:gaf292ffc81464ad33333d533cc18f9d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DAC1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe0d7763c5066ec4686c981fd3bbd752d"></a>This register contains bits for Time skew DAC cal code of subadc ch1.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga47f4bd06551df3aa7d0f029c97a8b3be">XRFDC_TISK_DAC1_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch1 front end switch0.  <a href="#ga47f4bd06551df3aa7d0f029c97a8b3be"></a><br/></td></tr>
<tr class="separator:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6550e1ac20e14ea920f8153944b2fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae6550e1ac20e14ea920f8153944b2fcd">XRFDC_TISK_DAC1_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gae6550e1ac20e14ea920f8153944b2fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#gae6550e1ac20e14ea920f8153944b2fcd"></a><br/></td></tr>
<tr class="separator:gae6550e1ac20e14ea920f8153944b2fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DAC2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe2d7df15a9eb80761b5ef5eb30032fd8"></a>This register contains bits for Time skew DAC cal code of subadc ch2.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga48a11bae2d84dfb2295ed6a36867265c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga48a11bae2d84dfb2295ed6a36867265c">XRFDC_TISK_DAC2_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga48a11bae2d84dfb2295ed6a36867265c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch2 front end switch0.  <a href="#ga48a11bae2d84dfb2295ed6a36867265c"></a><br/></td></tr>
<tr class="separator:ga48a11bae2d84dfb2295ed6a36867265c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7deb1b799a85477dddd294bb39741f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7deb1b799a85477dddd294bb39741f90">XRFDC_TISK_DAC2_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga7deb1b799a85477dddd294bb39741f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga7deb1b799a85477dddd294bb39741f90"></a><br/></td></tr>
<tr class="separator:ga7deb1b799a85477dddd294bb39741f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DAC3</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc845ce53924452e6ddb16dd42c5d892b"></a>This register contains bits for Time skew DAC cal code of subadc ch3.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2b600795b05dc1a3cfab6e0bab77ff73">XRFDC_TISK_DAC3_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch3 front end switch0.  <a href="#ga2b600795b05dc1a3cfab6e0bab77ff73"></a><br/></td></tr>
<tr class="separator:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213a91213fd35035976e065195733f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga213a91213fd35035976e065195733f42">XRFDC_TISK_DAC3_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga213a91213fd35035976e065195733f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga213a91213fd35035976e065195733f42"></a><br/></td></tr>
<tr class="separator:ga213a91213fd35035976e065195733f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DACP0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc2944f51c8a99795d9e63df92bff9157"></a>This register contains bits for Time skew DAC cal code of subadc ch0.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga29b3b2837c679cfa97af0eb025e8346e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga29b3b2837c679cfa97af0eb025e8346e">XRFDC_TISK_DACP0_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga29b3b2837c679cfa97af0eb025e8346e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch0 front end switch1.  <a href="#ga29b3b2837c679cfa97af0eb025e8346e"></a><br/></td></tr>
<tr class="separator:ga29b3b2837c679cfa97af0eb025e8346e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga40022dd3c91e5cba28e3322ab33b75ab">XRFDC_TISK_DACP0_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga40022dd3c91e5cba28e3322ab33b75ab"></a><br/></td></tr>
<tr class="separator:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DACP1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp62141e3cbd486868ba0fbda51aaa1e4f"></a>This register contains bits for Time skew DAC cal code of subadc ch1.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga37db0c07bb0ece9ef52e9338de3f870a">XRFDC_TISK_DACP1_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch1 front end switch1.  <a href="#ga37db0c07bb0ece9ef52e9338de3f870a"></a><br/></td></tr>
<tr class="separator:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d202dc250b81219d28e92627c05042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga03d202dc250b81219d28e92627c05042">XRFDC_TISK_DACP1_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga03d202dc250b81219d28e92627c05042"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga03d202dc250b81219d28e92627c05042"></a><br/></td></tr>
<tr class="separator:ga03d202dc250b81219d28e92627c05042"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DACP2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf0fc8f87cf8393e6a29029a10982215b"></a>This register contains bits for Time skew DAC cal code of subadc ch2.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf2c8d2e1141425bcd00d6762ef63d2a0">XRFDC_TISK_DACP2_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch2 front end switch1.  <a href="#gaf2c8d2e1141425bcd00d6762ef63d2a0"></a><br/></td></tr>
<tr class="separator:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c78e64e8ad4ad79c978094967342ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5c78e64e8ad4ad79c978094967342ee9">XRFDC_TISK_DACP2_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga5c78e64e8ad4ad79c978094967342ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#ga5c78e64e8ad4ad79c978094967342ee9"></a><br/></td></tr>
<tr class="separator:ga5c78e64e8ad4ad79c978094967342ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI Time Skew DACP3</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp75229544e638034996acd1b202ac880e"></a>This register contains bits for Time skew DAC cal code of subadc ch3.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf41c2e8bb1730dfc33817cc001cdb416">XRFDC_TISK_DACP3_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch3 front end switch1.  <a href="#gaf41c2e8bb1730dfc33817cc001cdb416"></a><br/></td></tr>
<tr class="separator:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae18854cb77722b9e92d43ddaac77f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaae18854cb77722b9e92d43ddaac77f65">XRFDC_TISK_DACP3_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaae18854cb77722b9e92d43ddaac77f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="#gaae18854cb77722b9e92d43ddaac77f65"></a><br/></td></tr>
<tr class="separator:gaae18854cb77722b9e92d43ddaac77f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC0 address</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4e651e28e8914502d4b2edc481202054"></a>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga012fadbcbb766ec2add444ac0eaa456b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga012fadbcbb766ec2add444ac0eaa456b">XRFDC_SUBDRP_ADC0_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga012fadbcbb766ec2add444ac0eaa456b"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp0 address  <a href="#ga012fadbcbb766ec2add444ac0eaa456b"></a><br/></td></tr>
<tr class="separator:ga012fadbcbb766ec2add444ac0eaa456b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC0 Data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfbf062f602e27c80f4b55cd98fc55cab"></a>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga301d2b13220acaf2bdcb62b7c9aa362c">XRFDC_SUBDRP_ADC0_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp0 data for read or write transaction  <a href="#ga301d2b13220acaf2bdcb62b7c9aa362c"></a><br/></td></tr>
<tr class="separator:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC1 address</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp95eb7dfc9d9715fe2cefcb280f418e86"></a>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga74fd465c9fbf4f3785bfdbd535f3bf37">XRFDC_SUBDRP_ADC1_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp1 address  <a href="#ga74fd465c9fbf4f3785bfdbd535f3bf37"></a><br/></td></tr>
<tr class="separator:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC1 Data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2d45c605c8922ef83990c5c523df56b7"></a>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gac3f2da59d0804fecce382d0fa34e00ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac3f2da59d0804fecce382d0fa34e00ec">XRFDC_SUBDRP_ADC1_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gac3f2da59d0804fecce382d0fa34e00ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp1 data for read or write transaction  <a href="#gac3f2da59d0804fecce382d0fa34e00ec"></a><br/></td></tr>
<tr class="separator:gac3f2da59d0804fecce382d0fa34e00ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC2 address</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfc90bb01edecb1f031d685121e0a85bf"></a>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga670847a150bb7f03a3f9bed349550539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga670847a150bb7f03a3f9bed349550539">XRFDC_SUBDRP_ADC2_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga670847a150bb7f03a3f9bed349550539"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp2 address  <a href="#ga670847a150bb7f03a3f9bed349550539"></a><br/></td></tr>
<tr class="separator:ga670847a150bb7f03a3f9bed349550539"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC2 Data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3342cc9a1e76843592d65eb8b41a3060"></a>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5e8e723966c418df2dcce6ea3fd4452e">XRFDC_SUBDRP_ADC2_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp2 data for read or write transaction  <a href="#ga5e8e723966c418df2dcce6ea3fd4452e"></a><br/></td></tr>
<tr class="separator:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC3 address</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp40a9d5cf34bbf0bf7a42f21589b24bd8"></a>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaebdd74258ec8c93bc90c8d0bf5b9d021">XRFDC_SUBDRP_ADC3_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp3 address  <a href="#gaebdd74258ec8c93bc90c8d0bf5b9d021"></a><br/></td></tr>
<tr class="separator:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
SubDRP ADC3 Data</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5a2d1afc8f8c1b69627e2a8cc4698927"></a>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga1469b0f8e7e2629e8b581178aae263c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1469b0f8e7e2629e8b581178aae263c8">XRFDC_SUBDRP_ADC3_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga1469b0f8e7e2629e8b581178aae263c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp3 data for read or write transaction  <a href="#ga1469b0f8e7e2629e8b581178aae263c8"></a><br/></td></tr>
<tr class="separator:ga1469b0f8e7e2629e8b581178aae263c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX MC PWRDWN</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb6c330c33333a4c15465615889fd78e7"></a>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga3757eea7968bf725b0b8472192a04a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3757eea7968bf725b0b8472192a04a4a">XRFDC_RX_MC_PWRDWN_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga3757eea7968bf725b0b8472192a04a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC power down.  <a href="#ga3757eea7968bf725b0b8472192a04a4a"></a><br/></td></tr>
<tr class="separator:ga3757eea7968bf725b0b8472192a04a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX MC Config0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp137809c533052d950e5da317a118187d"></a>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gafbf06da8fe294d384ffd2efd99da2243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafbf06da8fe294d384ffd2efd99da2243">XRFDC_RX_MC_CFG0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gafbf06da8fe294d384ffd2efd99da2243"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC config0.  <a href="#gafbf06da8fe294d384ffd2efd99da2243"></a><br/></td></tr>
<tr class="separator:gafbf06da8fe294d384ffd2efd99da2243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de28176dd2971866c8929e8f9e712c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7de28176dd2971866c8929e8f9e712c6">XRFDC_RX_MC_CFG0_CM_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga7de28176dd2971866c8929e8f9e712c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coupling mode mask.  <a href="#ga7de28176dd2971866c8929e8f9e712c6"></a><br/></td></tr>
<tr class="separator:ga7de28176dd2971866c8929e8f9e712c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80883b0a5fe9ca4aeb216f49c1a283b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga80883b0a5fe9ca4aeb216f49c1a283b2">XRFDC_RX_MC_CFG0_IM3_DITH_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga80883b0a5fe9ca4aeb216f49c1a283b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IM3 Dither Enable mode mask.  <a href="#ga80883b0a5fe9ca4aeb216f49c1a283b2"></a><br/></td></tr>
<tr class="separator:ga80883b0a5fe9ca4aeb216f49c1a283b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fe6b193044b79c052f9ca142cfbdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf6fe6b193044b79c052f9ca142cfbdef">XRFDC_RX_MC_CFG0_IM3_DITH_SHIFT</a>&#160;&#160;&#160;5U</td></tr>
<tr class="memdesc:gaf6fe6b193044b79c052f9ca142cfbdef"><td class="mdescLeft">&#160;</td><td class="mdescRight">IM3 Dither Enable mode shift.  <a href="#gaf6fe6b193044b79c052f9ca142cfbdef"></a><br/></td></tr>
<tr class="separator:gaf6fe6b193044b79c052f9ca142cfbdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX MC Config1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp509259bdf1d2506adf0f7d8928f03c6e"></a>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9cdfbadfe68a2c4c3dd7a72d93623c4c">XRFDC_RX_MC_CFG1_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC Config1.  <a href="#ga9cdfbadfe68a2c4c3dd7a72d93623c4c"></a><br/></td></tr>
<tr class="separator:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX MC Config2</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe5801b0fb7722147c4e861c949228742"></a>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga8949944a2e236dc0e7afb671997c4800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8949944a2e236dc0e7afb671997c4800">XRFDC_RX_MC_CFG2_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8949944a2e236dc0e7afb671997c4800"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC Config2.  <a href="#ga8949944a2e236dc0e7afb671997c4800"></a><br/></td></tr>
<tr class="separator:ga8949944a2e236dc0e7afb671997c4800"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX Pair MC Config0</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3f19d8917dd6f97f89d18273688c22d0"></a>This register contains the RX Pair (RX0 and RX1 or RX2 and RX3)static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb">XRFDC_RX_PR_MC_CFG0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Pair MC Config0.  <a href="#gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"></a><br/></td></tr>
<tr class="separator:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RX Pair MC Config1</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp116e98f75055251775e9158959dc6327"></a>This register contains the RX Pair (RX0 and RX1 or RX2 and RX3)static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gabac7cf77b24d57c4af0337e180d4e456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabac7cf77b24d57c4af0337e180d4e456">XRFDC_RX_PR_MC_CFG1_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gabac7cf77b24d57c4af0337e180d4e456"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Pair MC Config1.  <a href="#gabac7cf77b24d57c4af0337e180d4e456"></a><br/></td></tr>
<tr class="separator:gabac7cf77b24d57c4af0337e180d4e456"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status0 BG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp50ea97f1ce218dabc4934d6cfa55c0f9"></a>This register contains the subadc ch0 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4a7e0cdf402970dd7f481eff3de9fff6">XRFDC_TI_DCB_STS0_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status0 BG.  <a href="#ga4a7e0cdf402970dd7f481eff3de9fff6"></a><br/></td></tr>
<tr class="separator:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status0 FG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp026d263acd3777710abe0f64b37f5ae3"></a>This register contains the subadc ch0 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga59063656af39679671c806b07ca46174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga59063656af39679671c806b07ca46174">XRFDC_TI_DCB_STS0_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga59063656af39679671c806b07ca46174"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status0 FG.  <a href="#ga59063656af39679671c806b07ca46174"></a><br/></td></tr>
<tr class="separator:ga59063656af39679671c806b07ca46174"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status1 BG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3fa347ad6b18abb09888164c57fa393a"></a>This register contains the subadc ch1 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga2fce7525519fce52ae13b76f481f97a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2fce7525519fce52ae13b76f481f97a7">XRFDC_TI_DCB_STS1_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga2fce7525519fce52ae13b76f481f97a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status1 BG.  <a href="#ga2fce7525519fce52ae13b76f481f97a7"></a><br/></td></tr>
<tr class="separator:ga2fce7525519fce52ae13b76f481f97a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status1 FG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc3b49bebc49d165d79e22cb862fb8a91"></a>This register contains the subadc ch1 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf3dbc3bbb03d9739076c12e80f2fa34f">XRFDC_TI_DCB_STS1_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status1 FG.  <a href="#gaf3dbc3bbb03d9739076c12e80f2fa34f"></a><br/></td></tr>
<tr class="separator:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status2 BG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa305495ccb415073d3d31a1f318971c4"></a>This register contains the subadc ch2 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaa395ce988844aed41583b3fae3d69a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa395ce988844aed41583b3fae3d69a15">XRFDC_TI_DCB_STS2_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaa395ce988844aed41583b3fae3d69a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status2 BG.  <a href="#gaa395ce988844aed41583b3fae3d69a15"></a><br/></td></tr>
<tr class="separator:gaa395ce988844aed41583b3fae3d69a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status2 FG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf3d61a70aee9617c8937e0925e97117d"></a>This register contains the subadc ch2 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa712d67664cf1861fb6c2d2f77b4e492">XRFDC_TI_DCB_STS2_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status2 FG.  <a href="#gaa712d67664cf1861fb6c2d2f77b4e492"></a><br/></td></tr>
<tr class="separator:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status3 BG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc5d2086a505f0ed279da77a41692c986"></a>This register contains the subadc ch3 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga8d447d94259702787da6d10e69ad3153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8d447d94259702787da6d10e69ad3153">XRFDC_TI_DCB_STS3_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8d447d94259702787da6d10e69ad3153"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status3 BG.  <a href="#ga8d447d94259702787da6d10e69ad3153"></a><br/></td></tr>
<tr class="separator:ga8d447d94259702787da6d10e69ad3153"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status3 FG</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1d2f6a37c62ddd38d15193410fa9939f"></a>This register contains the subadc ch3 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga044e1364844a6229858c4bf78c7e2e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga044e1364844a6229858c4bf78c7e2e56">XRFDC_TI_DCB_STS3_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga044e1364844a6229858c4bf78c7e2e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status3 FG.  <a href="#ga044e1364844a6229858c4bf78c7e2e56"></a><br/></td></tr>
<tr class="separator:ga044e1364844a6229858c4bf78c7e2e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status4 MSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp724f03fbf8142a20dcbfb6c1cdbab58a"></a>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaf5e6181b155be7c06573d0fa835abdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf5e6181b155be7c06573d0fa835abdb0">XRFDC_TI_DCB_STS4_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf5e6181b155be7c06573d0fa835abdb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc0 msb bits(subadc chan0)  <a href="#gaf5e6181b155be7c06573d0fa835abdb0"></a><br/></td></tr>
<tr class="separator:gaf5e6181b155be7c06573d0fa835abdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status4 LSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6df9e2506aa3027409e90138465c4068"></a>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga04789c6ca6a64be7dfcdcdc7e5a77a04">XRFDC_TI_DCB_STS4_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc0 lsb bits(subadc chan0)  <a href="#ga04789c6ca6a64be7dfcdcdc7e5a77a04"></a><br/></td></tr>
<tr class="separator:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status5 MSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbc3e38c0bdf24b64ccfdb7e36e58fb76"></a>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:gaccfdf05cce89d0137d52febdc7875260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaccfdf05cce89d0137d52febdc7875260">XRFDC_TI_DCB_STS5_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaccfdf05cce89d0137d52febdc7875260"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc1 msb bits(subadc chan1)  <a href="#gaccfdf05cce89d0137d52febdc7875260"></a><br/></td></tr>
<tr class="separator:gaccfdf05cce89d0137d52febdc7875260"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status5 LSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3857975d2774b6b8dada53679ca57ac9"></a>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga05b0358cdb732b17e01f78d40a5cc39f">XRFDC_TI_DCB_STS5_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc1 lsb bits(subadc chan1)  <a href="#ga05b0358cdb732b17e01f78d40a5cc39f"></a><br/></td></tr>
<tr class="separator:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status6 MSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8e7b9809527a2d1d43eda1223fffb4ce"></a>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7d3da2aaff966ba6d3e64a3cbd518b0a">XRFDC_TI_DCB_STS6_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc2 msb bits(subadc chan2)  <a href="#ga7d3da2aaff966ba6d3e64a3cbd518b0a"></a><br/></td></tr>
<tr class="separator:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status6 LSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa003d14ec589c868d1ef163b09c0737e"></a>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga91b0f6cf2f111f3c3e4ef3491ca2017a">XRFDC_TI_DCB_STS6_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc2 lsb bits(subadc chan2)  <a href="#ga91b0f6cf2f111f3c3e4ef3491ca2017a"></a><br/></td></tr>
<tr class="separator:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status7 MSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf2ea7d2a3a17b07d47e10117bd3fc137"></a>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga009f0258bfe52af132e15cd2dd18f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga009f0258bfe52af132e15cd2dd18f31c">XRFDC_TI_DCB_STS7_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga009f0258bfe52af132e15cd2dd18f31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc3 msb bits(subadc chan3)  <a href="#ga009f0258bfe52af132e15cd2dd18f31c"></a><br/></td></tr>
<tr class="separator:ga009f0258bfe52af132e15cd2dd18f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
TI DCB Status7 LSB</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4a21b33650369b61673eb5251a18b41d"></a>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga00c3645e4f6e59635a3974b98a4a8910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga00c3645e4f6e59635a3974b98a4a8910">XRFDC_TI_DCB_STS7_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga00c3645e4f6e59635a3974b98a4a8910"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc3 lsb bits(subadc chan3)  <a href="#ga00c3645e4f6e59635a3974b98a4a8910"></a><br/></td></tr>
<tr class="separator:ga00c3645e4f6e59635a3974b98a4a8910"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PLL_REFDIV</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc62e9ca370a33bec0d12ceaa1013092c"></a>This register contains the bits for Reference Clock Divider </p>
</td></tr>
<tr class="memitem:ga9679c97dee358843048ffc120557b5c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9679c97dee358843048ffc120557b5c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_REFCLK_DIV_MASK</b>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="separator:ga9679c97dee358843048ffc120557b5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed25b746e934ee51b87a576731ffe04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9ed25b746e934ee51b87a576731ffe04">XRFDC_REFCLK_DIV_1_MASK</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga9ed25b746e934ee51b87a576731ffe04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Div1.  <a href="#ga9ed25b746e934ee51b87a576731ffe04"></a><br/></td></tr>
<tr class="separator:ga9ed25b746e934ee51b87a576731ffe04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac505119d79bfa1c67510e54ae0c7dd3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac505119d79bfa1c67510e54ae0c7dd3a">XRFDC_REFCLK_DIV_2_MASK</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="memdesc:gac505119d79bfa1c67510e54ae0c7dd3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Div2.  <a href="#gac505119d79bfa1c67510e54ae0c7dd3a"></a><br/></td></tr>
<tr class="separator:gac505119d79bfa1c67510e54ae0c7dd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e90507e8bed1423d63f8f8f18b4f409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7e90507e8bed1423d63f8f8f18b4f409">XRFDC_REFCLK_DIV_3_MASK</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:ga7e90507e8bed1423d63f8f8f18b4f409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Div3.  <a href="#ga7e90507e8bed1423d63f8f8f18b4f409"></a><br/></td></tr>
<tr class="separator:ga7e90507e8bed1423d63f8f8f18b4f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5e0527469e5de3dec0e2f95d19a452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9a5e0527469e5de3dec0e2f95d19a452">XRFDC_REFCLK_DIV_4_MASK</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="memdesc:ga9a5e0527469e5de3dec0e2f95d19a452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Div4.  <a href="#ga9a5e0527469e5de3dec0e2f95d19a452"></a><br/></td></tr>
<tr class="separator:ga9a5e0527469e5de3dec0e2f95d19a452"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
FIFO Latency</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpea559f9e3d942bff0b505a4c4c77962a"></a>This register contains bits for result, key and done flag.</p>
<p>Read/Write apart from the reserved bits. </p>
</td></tr>
<tr class="memitem:ga91b310627f6be2f611776018aeb4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga91b310627f6be2f611776018aeb4be6f">XRFDC_FIFO_LTNCY_RES_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga91b310627f6be2f611776018aeb4be6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement result.  <a href="#ga91b310627f6be2f611776018aeb4be6f"></a><br/></td></tr>
<tr class="separator:ga91b310627f6be2f611776018aeb4be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494d6ce3625323eae8e66511b8c99e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga494d6ce3625323eae8e66511b8c99e3c">XRFDC_FIFO_LTNCY_KEY_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:ga494d6ce3625323eae8e66511b8c99e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement result identification key.  <a href="#ga494d6ce3625323eae8e66511b8c99e3c"></a><br/></td></tr>
<tr class="separator:ga494d6ce3625323eae8e66511b8c99e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98711ba31cf3063c00f2c59474a51a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf98711ba31cf3063c00f2c59474a51a0">XRFDC_FIFO_LTNCY_DONE_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaf98711ba31cf3063c00f2c59474a51a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement done flag.  <a href="#gaf98711ba31cf3063c00f2c59474a51a0"></a><br/></td></tr>
<tr class="separator:gaf98711ba31cf3063c00f2c59474a51a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Decoder Control</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp853872ee427ae9a89e5b9aa375abe8ca"></a>This register contains Unary Decoder/Randomizer settings to use. </p>
</td></tr>
<tr class="memitem:ga4943231bb1c45629dd4d300f9b0d8814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4943231bb1c45629dd4d300f9b0d8814">XRFDC_DEC_CTRL_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga4943231bb1c45629dd4d300f9b0d8814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder mode.  <a href="#ga4943231bb1c45629dd4d300f9b0d8814"></a><br/></td></tr>
<tr class="separator:ga4943231bb1c45629dd4d300f9b0d8814"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
HSCOM Power state mask</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp064ebfab449a042ce7c9e5bbf46180e2"></a>This register contains HSCOM_PWR to check powerup_state. </p>
</td></tr>
<tr class="memitem:gae433658d7812df938d1c778427bac9ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae433658d7812df938d1c778427bac9ac">XRFDC_HSCOM_PWR_STATE_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gae433658d7812df938d1c778427bac9ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">powerup state mask  <a href="#gae433658d7812df938d1c778427bac9ac"></a><br/></td></tr>
<tr class="separator:gae433658d7812df938d1c778427bac9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interpolation Control</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdc0f529771c741fef9dbc8489207d1fe"></a>This register contains Interpolation filter modes. </p>
</td></tr>
<tr class="memitem:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2666ef5dd0f3aa8dc1fb8110030b1873">XRFDC_INTERP_MODE_MASK</a>&#160;&#160;&#160;0x00000077U</td></tr>
<tr class="memdesc:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp filter mask.  <a href="#ga2666ef5dd0f3aa8dc1fb8110030b1873"></a><br/></td></tr>
<tr class="separator:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff27d5d05da2bb877985d5f4f23aaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2ff27d5d05da2bb877985d5f4f23aaf2">XRFDC_INTERP_MODE_I_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga2ff27d5d05da2bb877985d5f4f23aaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp filter I.  <a href="#ga2ff27d5d05da2bb877985d5f4f23aaf2"></a><br/></td></tr>
<tr class="separator:ga2ff27d5d05da2bb877985d5f4f23aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81ed15ff245d9830a7e35bca520cf59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa81ed15ff245d9830a7e35bca520cf59">XRFDC_INTERP_MODE_Q_SHIFT</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:gaa81ed15ff245d9830a7e35bca520cf59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp mode Q shift.  <a href="#gaa81ed15ff245d9830a7e35bca520cf59"></a><br/></td></tr>
<tr class="separator:gaa81ed15ff245d9830a7e35bca520cf59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb95c91e5245e2dae6b1a50dc4d773fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadb95c91e5245e2dae6b1a50dc4d773fc">XRFDC_INTERP_MODE_MASK_EXT</a>&#160;&#160;&#160;0x00003F3FU</td></tr>
<tr class="memdesc:gadb95c91e5245e2dae6b1a50dc4d773fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp filter mask.  <a href="#gadb95c91e5245e2dae6b1a50dc4d773fc"></a><br/></td></tr>
<tr class="separator:gadb95c91e5245e2dae6b1a50dc4d773fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e9bed4914d5b35ffed701dde3f0871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga67e9bed4914d5b35ffed701dde3f0871">XRFDC_INTERP_MODE_I_MASK_EXT</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga67e9bed4914d5b35ffed701dde3f0871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp filter I.  <a href="#ga67e9bed4914d5b35ffed701dde3f0871"></a><br/></td></tr>
<tr class="separator:ga67e9bed4914d5b35ffed701dde3f0871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9202860f0ef0efce9bacf9df483ce3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9202860f0ef0efce9bacf9df483ce3c0">XRFDC_INTERP_MODE_Q_SHIFT_EXT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:ga9202860f0ef0efce9bacf9df483ce3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp mode Q shift.  <a href="#ga9202860f0ef0efce9bacf9df483ce3c0"></a><br/></td></tr>
<tr class="separator:ga9202860f0ef0efce9bacf9df483ce3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Tile Reset</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd85f030b7dfd44e72c3a747d03d2df37"></a>This register contains Tile reset bit. </p>
</td></tr>
<tr class="memitem:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7441efc7f45b5fb0f6e80ae442d28e90">XRFDC_TILE_RESET_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile reset mask.  <a href="#ga7441efc7f45b5fb0f6e80ae442d28e90"></a><br/></td></tr>
<tr class="separator:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp34a6ed3107422ce46ab6bd1b89b084bd"></a>This register contains common status bits. </p>
</td></tr>
<tr class="memitem:ga63859c46a8dfa58718901c92a6f60120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga63859c46a8dfa58718901c92a6f60120">XRFDC_PWR_UP_STAT_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga63859c46a8dfa58718901c92a6f60120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Up state mask.  <a href="#ga63859c46a8dfa58718901c92a6f60120"></a><br/></td></tr>
<tr class="separator:ga63859c46a8dfa58718901c92a6f60120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecb7f81e47e0daf39ca3077b860292c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaeecb7f81e47e0daf39ca3077b860292c">XRFDC_PWR_UP_STAT_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:gaeecb7f81e47e0daf39ca3077b860292c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PowerUp status shift.  <a href="#gaeecb7f81e47e0daf39ca3077b860292c"></a><br/></td></tr>
<tr class="separator:gaeecb7f81e47e0daf39ca3077b860292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0a6fbbcb2c3a787b858d360305c199e0">XRFDC_PLL_LOCKED_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Locked mask.  <a href="#ga0a6fbbcb2c3a787b858d360305c199e0"></a><br/></td></tr>
<tr class="separator:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0e065e20b51688b0a99b9534752cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadb0e065e20b51688b0a99b9534752cec">XRFDC_PLL_LOCKED_SHIFT</a>&#160;&#160;&#160;3U</td></tr>
<tr class="memdesc:gadb0e065e20b51688b0a99b9534752cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL locked shift.  <a href="#gadb0e065e20b51688b0a99b9534752cec"></a><br/></td></tr>
<tr class="separator:gadb0e065e20b51688b0a99b9534752cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Restart State register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf71cc1b9ee74e06a1c51a5b165041e97"></a>This register contains Start and End state bits. </p>
</td></tr>
<tr class="memitem:gad6c44d9b8b53f010b163b90ed955bdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad6c44d9b8b53f010b163b90ed955bdce">XRFDC_PWR_STATE_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gad6c44d9b8b53f010b163b90ed955bdce"><td class="mdescLeft">&#160;</td><td class="mdescRight">State mask.  <a href="#gad6c44d9b8b53f010b163b90ed955bdce"></a><br/></td></tr>
<tr class="separator:gad6c44d9b8b53f010b163b90ed955bdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4b3e27a89d7f6b5a1e97bf13489b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaee4b3e27a89d7f6b5a1e97bf13489b24">XRFDC_RSR_START_SHIFT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:gaee4b3e27a89d7f6b5a1e97bf13489b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start state shift.  <a href="#gaee4b3e27a89d7f6b5a1e97bf13489b24"></a><br/></td></tr>
<tr class="separator:gaee4b3e27a89d7f6b5a1e97bf13489b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Clock Detect register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb1196b8be6dbb5ea2b0897c97df2793e"></a>This register contains Start and End state bits. </p>
</td></tr>
<tr class="memitem:ga6f17a55cd1ee6539c046f8062e691600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6f17a55cd1ee6539c046f8062e691600">XRFDC_CLOCK_DETECT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga6f17a55cd1ee6539c046f8062e691600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detect mask.  <a href="#ga6f17a55cd1ee6539c046f8062e691600"></a><br/></td></tr>
<tr class="separator:ga6f17a55cd1ee6539c046f8062e691600"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Common interrupt enable register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf87410ea976af52eedba7e1405c0784f"></a>This register contains bits to enable interrupt for ADC and DAC tiles. </p>
</td></tr>
<tr class="memitem:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga317da2c63928b37f9bb42b4d495d8cb7">XRFDC_EN_INTR_DAC_TILE0_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile0 interrupt enable mask.  <a href="#ga317da2c63928b37f9bb42b4d495d8cb7"></a><br/></td></tr>
<tr class="separator:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0c0d6ec0c0b66319aaed16e5d96e3d2e">XRFDC_EN_INTR_DAC_TILE1_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile1 interrupt enable mask.  <a href="#ga0c0d6ec0c0b66319aaed16e5d96e3d2e"></a><br/></td></tr>
<tr class="separator:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacbee37ae1d1fcc53480fe4723cd7ae7a">XRFDC_EN_INTR_DAC_TILE2_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile2 interrupt enable mask.  <a href="#gacbee37ae1d1fcc53480fe4723cd7ae7a"></a><br/></td></tr>
<tr class="separator:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84efae256203302b458cc24f7c387a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga84efae256203302b458cc24f7c387a41">XRFDC_EN_INTR_DAC_TILE3_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga84efae256203302b458cc24f7c387a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile3 interrupt enable mask.  <a href="#ga84efae256203302b458cc24f7c387a41"></a><br/></td></tr>
<tr class="separator:ga84efae256203302b458cc24f7c387a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa32febc88de50e27876951fcef08404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafa32febc88de50e27876951fcef08404">XRFDC_EN_INTR_ADC_TILE0_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gafa32febc88de50e27876951fcef08404"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile0 interrupt enable mask.  <a href="#gafa32febc88de50e27876951fcef08404"></a><br/></td></tr>
<tr class="separator:gafa32febc88de50e27876951fcef08404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf4b9481fed6e5a553b55c19d6d7497f5">XRFDC_EN_INTR_ADC_TILE1_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile1 interrupt enable mask.  <a href="#gaf4b9481fed6e5a553b55c19d6d7497f5"></a><br/></td></tr>
<tr class="separator:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e5540f9f534537423b630e4e54918b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga01e5540f9f534537423b630e4e54918b">XRFDC_EN_INTR_ADC_TILE2_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga01e5540f9f534537423b630e4e54918b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile2 interrupt enable mask.  <a href="#ga01e5540f9f534537423b630e4e54918b"></a><br/></td></tr>
<tr class="separator:ga01e5540f9f534537423b630e4e54918b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae958fe3be726be4e084826249f95bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae958fe3be726be4e084826249f95bd11">XRFDC_EN_INTR_ADC_TILE3_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gae958fe3be726be4e084826249f95bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile3 interrupt enable mask.  <a href="#gae958fe3be726be4e084826249f95bd11"></a><br/></td></tr>
<tr class="separator:gae958fe3be726be4e084826249f95bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
interrupt enable register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd17342f1479f83889d809f691324d13"></a>This register contains bits to enable interrupt for blocks. </p>
</td></tr>
<tr class="memitem:ga014682b6b373b82fc4b595eee8b10046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga014682b6b373b82fc4b595eee8b10046">XRFDC_EN_INTR_SLICE_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga014682b6b373b82fc4b595eee8b10046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slice intr mask.  <a href="#ga014682b6b373b82fc4b595eee8b10046"></a><br/></td></tr>
<tr class="separator:ga014682b6b373b82fc4b595eee8b10046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb35fb75872df53259cc08c082ecf1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafb35fb75872df53259cc08c082ecf1ce">XRFDC_EN_INTR_SLICE0_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gafb35fb75872df53259cc08c082ecf1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice0 interrupt enable mask  <a href="#gafb35fb75872df53259cc08c082ecf1ce"></a><br/></td></tr>
<tr class="separator:gafb35fb75872df53259cc08c082ecf1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga91727e7dcd3e9b7ec2360600b05009dc">XRFDC_EN_INTR_SLICE1_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice1 interrupt enable mask  <a href="#ga91727e7dcd3e9b7ec2360600b05009dc"></a><br/></td></tr>
<tr class="separator:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga52515a42c8cdc8216a4328a83c87b5f1">XRFDC_EN_INTR_SLICE2_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice2 interrupt enable mask  <a href="#ga52515a42c8cdc8216a4328a83c87b5f1"></a><br/></td></tr>
<tr class="separator:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2043a5cd71b7082076699190fbbdea2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2043a5cd71b7082076699190fbbdea2c">XRFDC_EN_INTR_SLICE3_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2043a5cd71b7082076699190fbbdea2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice3 interrupt enable mask  <a href="#ga2043a5cd71b7082076699190fbbdea2c"></a><br/></td></tr>
<tr class="separator:ga2043a5cd71b7082076699190fbbdea2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Converter(X) interrupt register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4dedd0f3c82610cd6cba9dc235c43972"></a>This register contains bits to enable different interrupts for block X. </p>
</td></tr>
<tr class="memitem:ga2d07d4776fa647b308501796e1b6ba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2d07d4776fa647b308501796e1b6ba80">XRFDC_INTR_OVR_RANGE_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2d07d4776fa647b308501796e1b6ba80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Range interrupt mask.  <a href="#ga2d07d4776fa647b308501796e1b6ba80"></a><br/></td></tr>
<tr class="separator:ga2d07d4776fa647b308501796e1b6ba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad0ba9594288ba5b34dad38ad5b99ed9e">XRFDC_INTR_OVR_VOLTAGE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Voltage interrupt mask.  <a href="#gad0ba9594288ba5b34dad38ad5b99ed9e"></a><br/></td></tr>
<tr class="separator:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fc5e3d37ec8e5afe801381e5c8dc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga11fc5e3d37ec8e5afe801381e5c8dc31">XRFDC_INTR_FIFO_OVR_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga11fc5e3d37ec8e5afe801381e5c8dc31"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO OF mask.  <a href="#ga11fc5e3d37ec8e5afe801381e5c8dc31"></a><br/></td></tr>
<tr class="separator:ga11fc5e3d37ec8e5afe801381e5c8dc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ee848501150f1e57d69433a8539fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafc3ee848501150f1e57d69433a8539fe">XRFDC_INTR_DAT_OVR_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:gafc3ee848501150f1e57d69433a8539fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data OF mask.  <a href="#gafc3ee848501150f1e57d69433a8539fe"></a><br/></td></tr>
<tr class="separator:gafc3ee848501150f1e57d69433a8539fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a8fea9a80873a6b18e284f8ec69f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga65a8fea9a80873a6b18e284f8ec69f73">XRFDC_INTR_CMODE_OVR_MASK</a>&#160;&#160;&#160;0x00040000U</td></tr>
<tr class="memdesc:ga65a8fea9a80873a6b18e284f8ec69f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common mode OV mask.  <a href="#ga65a8fea9a80873a6b18e284f8ec69f73"></a><br/></td></tr>
<tr class="separator:ga65a8fea9a80873a6b18e284f8ec69f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a79b085f96196cd79d2601b97d4b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad1a79b085f96196cd79d2601b97d4b0a">XRFDC_INTR_CMODE_UNDR_MASK</a>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="memdesc:gad1a79b085f96196cd79d2601b97d4b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common mode UV mask.  <a href="#gad1a79b085f96196cd79d2601b97d4b0a"></a><br/></td></tr>
<tr class="separator:gad1a79b085f96196cd79d2601b97d4b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Multiband config register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpae435b8f2b32a6dd152b543c386d544b"></a>This register contains bits to configure multiband. </p>
</td></tr>
<tr class="memitem:gad882c86da84fb558d95d22eb1ce70a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad882c86da84fb558d95d22eb1ce70a2e">XRFDC_EN_MB_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gad882c86da84fb558d95d22eb1ce70a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">multi-band adder mask  <a href="#gad882c86da84fb558d95d22eb1ce70a2e"></a><br/></td></tr>
<tr class="separator:gad882c86da84fb558d95d22eb1ce70a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1722e3bf33c973c43900edbe274c93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d1722e3bf33c973c43900edbe274c93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_EN_MB_SHIFT</b>&#160;&#160;&#160;3U			/** &lt;Enable Multiband shift */</td></tr>
<tr class="separator:ga9d1722e3bf33c973c43900edbe274c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b7af93bba2a8e99e3ea66cc2c8c191"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13b7af93bba2a8e99e3ea66cc2c8c191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_ALT_BOND_MASK</b>&#160;&#160;&#160;0x0100		/** &lt;Alt bondout mask */</td></tr>
<tr class="separator:ga13b7af93bba2a8e99e3ea66cc2c8c191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6de2511920d77668edbb5a38798930"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd6de2511920d77668edbb5a38798930"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_ALT_BOND_SHIFT</b>&#160;&#160;&#160;8U			/** &lt;Alt bondout shift */</td></tr>
<tr class="separator:gacd6de2511920d77668edbb5a38798930"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Invsinc control register</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp139b7b8cd35a28fb194b9d4101e74dae"></a>This register contains bits to configure Invsinc. </p>
</td></tr>
<tr class="memitem:gaad0e92bc8e42dfaca20bddc7dd1d53b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaad0e92bc8e42dfaca20bddc7dd1d53b8">XRFDC_EN_INVSINC_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaad0e92bc8e42dfaca20bddc7dd1d53b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">invsinc enable mask  <a href="#gaad0e92bc8e42dfaca20bddc7dd1d53b8"></a><br/></td></tr>
<tr class="separator:gaad0e92bc8e42dfaca20bddc7dd1d53b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7956bcab0cdc8a5b307b77d86e7c02ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7956bcab0cdc8a5b307b77d86e7c02ce">XRFDC_MODE_INVSINC_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga7956bcab0cdc8a5b307b77d86e7c02ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">invsinc mode mask  <a href="#ga7956bcab0cdc8a5b307b77d86e7c02ce"></a><br/></td></tr>
<tr class="separator:ga7956bcab0cdc8a5b307b77d86e7c02ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaf58758e5a7e4d0cdcbef777c033202b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC0_SUBDRP_ADDR_OFFSET&#160;&#160;&#160;0x198U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc0, sub-drp address of target Register </p>

</div>
</div>
<a class="anchor" id="gacf9d29ac3311c4a2a673f8afc773610f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC0_SUBDRP_DAT_OFFSET&#160;&#160;&#160;0x19CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc0, sub-drp data of target Register </p>

</div>
</div>
<a class="anchor" id="gad2f8277f13b756250b604fd42453d1d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC1_SUBDRP_ADDR_OFFSET&#160;&#160;&#160;0x1A0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc1, sub-drp address of target Register </p>

</div>
</div>
<a class="anchor" id="gaed2f1d6d6a61add79f48a6434a26a5f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC1_SUBDRP_DAT_OFFSET&#160;&#160;&#160;0x1A4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc1, sub-drp data of target Register </p>

</div>
</div>
<a class="anchor" id="gae776186e5723ee23daf435b30da7ef0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC2_SUBDRP_ADDR_OFFSET&#160;&#160;&#160;0x1A8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc2, sub-drp address of target Register </p>

</div>
</div>
<a class="anchor" id="gaed1425b39e2b6a47c40e32ac337db699"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC2_SUBDRP_DAT_OFFSET&#160;&#160;&#160;0x1ACU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc2, sub-drp data of target Register </p>

</div>
</div>
<a class="anchor" id="gafd0735c2bbd0854179362bd70c355658"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC3_SUBDRP_ADDR_OFFSET&#160;&#160;&#160;0x1B0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc3, sub-drp address of target Register </p>

</div>
</div>
<a class="anchor" id="ga7035f446284f27a9faf2c0ea1c3e9a71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC3_SUBDRP_DAT_OFFSET&#160;&#160;&#160;0x1B4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc3, sub-drp data of target Register </p>

</div>
</div>
<a class="anchor" id="gae335d227c3e199508e6b0452ba3f6296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_CRSE_DLY_CFG_OFFSET&#160;&#160;&#160;0x0E0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Coarse delay Config Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4d2d3b2f00ceb30d72b3ab1ece00be82">XRFdc_GetCoarseDelaySettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8133892750e33d55d1f17ed50eee2314"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_CRSE_DLY_UPDT_OFFSET&#160;&#160;&#160;0x0DCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Coarse Delay Update Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4d2d3b2f00ceb30d72b3ab1ece00be82">XRFdc_GetCoarseDelaySettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ee1b46f3d577063eb34450e58046ae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAC_MC_CFG0_OFFSET&#160;&#160;&#160;0x1C4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC Static configuration bits for ADC/DAC analog Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gae00a323c43fe30c6ccc7cdde28b612f5">XRFdc_GetDither()</a>, and <a class="el" href="group__rfdc__v6__0.html#gad6be9864ab48f0d17d713c2b9a9cab8e">XRFdc_SetDither()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fc76441cb561c9b1a5cfe45c19a3ea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAC_MC_CFG1_OFFSET&#160;&#160;&#160;0x1C8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC Static configuration bits for ADC/DAC analog Register. </p>

</div>
</div>
<a class="anchor" id="ga7ee17f4d76b2f205d1498847f4e0cfa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAC_MC_CFG2_OFFSET&#160;&#160;&#160;0x1CCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC Static configuration bits for ADC/DAC analog Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga5e8fd98f1aee41330fe156a68dfdebf1">XRFdc_GetOutputCurr()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa085307ab0a26c9ae85465854bc4d3be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAT_IMR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DataPath mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga47aba762f53a541a888b1ca87620961f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAT_PATH_ISR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Data Path Overflow. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gadcc2fbf2c2eb8fa22a74c70694bf87b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DAT_SCAL_CFG_OFFSET&#160;&#160;&#160;0x0E4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Data Scaling Config Register. </p>

</div>
</div>
<a class="anchor" id="gadc8b1508d65831d7ecfc17ada17d8e21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DEBUG_RST_OFFSET&#160;&#160;&#160;0x004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Debug Reset Register. </p>

</div>
</div>
<a class="anchor" id="gab9e237efa681e56c07512e2abf42e49b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DEC_IMR_OFFSET&#160;&#160;&#160;0x034U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Decoder interface IMR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga13cace3e47a78c717a4f2d70916adf4e">XRFdc_IntrDisable()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5dca150079590927aacc387663dfc9c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DEC_ISR_OFFSET&#160;&#160;&#160;0x030U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Decoder interface ISR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>, and <a class="el" href="group__rfdc__v6__0.html#gafb4999411f07e2bbccde3c466d8ba0da">XRFdc_IntrClr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga99982520ba7d95d1a934a07fc07b3943"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DECI_CONFIG_OFFSET&#160;&#160;&#160;0x040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Decimation Config Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga64a4b2a33ef1991d89952587bf6f58b1">XRFdc_SetDecimationFactor()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a862371dfeb8508daf6da3338becbdb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_DECI_MODE_OFFSET&#160;&#160;&#160;0x044U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Decimation mode Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga1299f0dcedca852a5a37e7bb1aa4d646">XRFdc_GetDecimationFactor()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga64a4b2a33ef1991d89952587bf6f58b1">XRFdc_SetDecimationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f9c74a5cf9855427fce9f855c1d38ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FAB_RATE_WR_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC FIFO Write Number of Words per clock. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadaa2f4b760675b45f61877798c9f2f19">XRFdc_GetFabWrVldWords()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga64a4b2a33ef1991d89952587bf6f58b1">XRFdc_SetDecimationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga49a9f3a64f3fa49b9b88b6ef4e87def1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_DBG_OFFSET&#160;&#160;&#160;0x018U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Fabric Debug Register. </p>

</div>
</div>
<a class="anchor" id="gaae8d0fd30082364e9c6e1492d9861356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_IMR_OFFSET&#160;&#160;&#160;0x014U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Fabric IMR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga13cace3e47a78c717a4f2d70916adf4e">XRFdc_IntrDisable()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga812676621b88662c3fa99a69131d8bf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_ISR_OFFSET&#160;&#160;&#160;0x010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Fabric ISR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>, and <a class="el" href="group__rfdc__v6__0.html#gafb4999411f07e2bbccde3c466d8ba0da">XRFdc_IntrClr()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc7664790ca254ad00577f7a968e2280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_OFFSET&#160;&#160;&#160;0x00CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Fabric Register. </p>

</div>
</div>
<a class="anchor" id="ga22d11bb8767ab5d566fbd01f8e4e0f96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FABRIC_RATE_OFFSET&#160;&#160;&#160;0x008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Fabric Rate Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gad7ee625c32df59eccc5b10eda1db9d83">XRFdc_GetFabRdVldWords()</a>, <a class="el" href="group__rfdc__v6__0.html#gadaa2f4b760675b45f61877798c9f2f19">XRFdc_GetFabWrVldWords()</a>, <a class="el" href="group__rfdc__v6__0.html#ga64a4b2a33ef1991d89952587bf6f58b1">XRFdc_SetDecimationFactor()</a>, <a class="el" href="group__rfdc__v6__0.html#gaad20bc6d1e5cbb724d6d7e66449a2926">XRFdc_SetFabRdVldWords()</a>, <a class="el" href="group__rfdc__v6__0.html#ga3783d543f295be039303d715ce7f9195">XRFdc_SetFabWrVldWords()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga34a11c34bb81c3124539cf8b7d54da5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FEND_DAT_CRL_OFFSET&#160;&#160;&#160;0x140U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Front end Data Control Register. </p>

</div>
</div>
<a class="anchor" id="ga1007bbbd1a42619b1e77246d6ee5e524"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FIFO_LTNC_CRL_OFFSET&#160;&#160;&#160;0x020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC FIFO Latency Control Register. </p>

</div>
</div>
<a class="anchor" id="gad639e19f23a2fcf293866343cb0a14b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FIFO_LTNCY_LB_OFFSET&#160;&#160;&#160;0x280U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC FIFO Latency measurement LSB Register. </p>

</div>
</div>
<a class="anchor" id="ga97aee097a4dcc23d5b2cf292247a92d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_FIFO_LTNCY_MB_OFFSET&#160;&#160;&#160;0x284U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC FIFO Latency measurement MSB Register. </p>

</div>
</div>
<a class="anchor" id="ga0bbc470522469695707753b75a33e82d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_MXR_CFG0_OFFSET&#160;&#160;&#160;0x080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC I channel mixer config Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b75961d384cede50cca4d0fae50c623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_MXR_CFG1_OFFSET&#160;&#160;&#160;0x084U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Q channel mixer config Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1127c44e2f1c220a40704269365edf18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_NCO_FQWD_LOW_OFFSET&#160;&#160;&#160;0x09CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC NCO Frequency Word[15:0] Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1844134f5177f1ccec8eb9b11ab05e33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_NCO_FQWD_MID_OFFSET&#160;&#160;&#160;0x098U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC NCO Frequency Word[31:16] Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga63604df4de7c15ca615a3556499b2260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_NCO_FQWD_UPP_OFFSET&#160;&#160;&#160;0x094U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC NCO Frequency Word[47:32] Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gabf73e35ca19fb6ac80abbfcb30437674"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_NCO_PHASE_MOD_OFFSET&#160;&#160;&#160;0x0A8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC NCO Phase Mode Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ba67f71fca4764e31413f3f3a3833ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_RX_MC_PWRDWN_OFFSET&#160;&#160;&#160;0x1C0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Static configuration bits for ADC(RX) analog Register. </p>

</div>
</div>
<a class="anchor" id="ga84b7b15491770ceaf1a587bb0b4e7d76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_RXPR_MC_CFG0_OFFSET&#160;&#160;&#160;0x1D0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC RX Pair static Configuration Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4413c219f6bffc87d0790e0e86d20780">XRFdc_GetLinkCoupling()</a>.</p>

</div>
</div>
<a class="anchor" id="ga48f47e8bc1b303ca30865495626d070e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_RXPR_MC_CFG1_OFFSET&#160;&#160;&#160;0x1D4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC RX Pair static Configuration Register. </p>

</div>
</div>
<a class="anchor" id="ga6bf5f2749b975c1438cf616ace8d9cf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_CTRL_OFFSET&#160;&#160;&#160;0x114</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Signal Detector Control. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa67ab2c03336c3a227c7544970a1d542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_MAGN_OFFSET&#160;&#160;&#160;0x130</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Signal Detector Magintude. </p>

</div>
</div>
<a class="anchor" id="ga2a71eba2a62cc09614ae99f28f978839"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_THRESHOLD0_CNT_OFF_OFFSET&#160;&#160;&#160;0x120</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Signal Detector Theshold 0 off Counter. </p>

</div>
</div>
<a class="anchor" id="ga6f41376ae3dfa8ecb3f7e941ec47b9b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_THRESHOLD0_CNT_ON_OFFSET&#160;&#160;&#160;0x11C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Signal Detector Theshold 0 on Counter. </p>

</div>
</div>
<a class="anchor" id="ga981f11ef001e7db951a5a8689b35a834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_THRESHOLD0_LEVEL_OFFSET&#160;&#160;&#160;0x118</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Signal Detector Theshold 0. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="ga965e95b59475ec138ad6c03c6745a347"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_THRESHOLD1_CNT_OFF_OFFSET&#160;&#160;&#160;0x12C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Signal Detector Theshold 1 off Counter. </p>

</div>
</div>
<a class="anchor" id="ga486998d1ff78df9d1de279e5062709c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_THRESHOLD1_CNT_ON_OFFSET&#160;&#160;&#160;0x128</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Signal Detector Theshold 1 on Counter. </p>

</div>
</div>
<a class="anchor" id="ga13bff8062c7b6a6b667c7b28ae7c05d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_THRESHOLD1_LEVEL_OFFSET&#160;&#160;&#160;0x124</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Signal Detector Theshold 1. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4594c23883f6356a94c447a638288575"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SWITCH_MATRX_OFFSET&#160;&#160;&#160;0x0E8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Switch Matrix Config Register. </p>

</div>
</div>
<a class="anchor" id="gacaa9a2ac591c8000d815f63e881d00f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCB_CRL0_OFFSET&#160;&#160;&#160;0x144U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time Interleaved digital correction block gain control0 Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaab11b20e3aadaf71a627350a447e6f98">XRFdc_GetCalibrationMode()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gac98e45d6a55cf51119a9f0a3cd93e348"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCB_CRL1_OFFSET&#160;&#160;&#160;0x148U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time Interleaved digital correction block gain control1 Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga833f68798597f327180f9a55725ced8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCB_CRL2_OFFSET&#160;&#160;&#160;0x14CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time Interleaved digital correction block gain control2 Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gabb2e0265fbc3b6dbe3218eb87cb34de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCB_CRL3_OFFSET&#160;&#160;&#160;0x150U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time Interleaved digital correction block gain control3 Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa9b9cd24665a2a7f0c4c10358968e616"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS0_BG_OFFSET&#160;&#160;&#160;0x200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status0 BG Register. </p>

</div>
</div>
<a class="anchor" id="gae8960c84f9cb08826475301a3aa8321b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS0_FG_OFFSET&#160;&#160;&#160;0x204U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status0 FG Register. </p>

</div>
</div>
<a class="anchor" id="ga3591a0a28304e5c255b0b579424c72f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS1_BG_OFFSET&#160;&#160;&#160;0x208U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status1 BG Register. </p>

</div>
</div>
<a class="anchor" id="gae1494617f5af8c1e1640639d46b7356d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS1_FG_OFFSET&#160;&#160;&#160;0x20CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status1 FG Register. </p>

</div>
</div>
<a class="anchor" id="ga87c370ecdd9018569eaec4122978543a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS2_BG_OFFSET&#160;&#160;&#160;0x210U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status2 BG Register. </p>

</div>
</div>
<a class="anchor" id="ga95679cb1d9980374f8d1ca9715ad4e79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS2_FG_OFFSET&#160;&#160;&#160;0x214U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status2 FG Register. </p>

</div>
</div>
<a class="anchor" id="ga0d0f75c08ebb278f12d58237fae8f268"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS3_BG_OFFSET&#160;&#160;&#160;0x218U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status3 BG Register. </p>

</div>
</div>
<a class="anchor" id="ga22e0c5475801baa8ab27e2585efe73a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS3_FG_OFFSET&#160;&#160;&#160;0x21CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status3 FG Register. </p>

</div>
</div>
<a class="anchor" id="gae41a399d2c1545340dbf878e7dd46d6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS4_LB_OFFSET&#160;&#160;&#160;0x224U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status4 LSB Register. </p>

</div>
</div>
<a class="anchor" id="ga0683daf3842e55947f2590409c7689c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS4_MB_OFFSET&#160;&#160;&#160;0x220U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status4 MSB Register. </p>

</div>
</div>
<a class="anchor" id="gaeb32c778cebfd78ef44d6a12e0450795"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS5_LB_OFFSET&#160;&#160;&#160;0x22CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status5 LSB Register. </p>

</div>
</div>
<a class="anchor" id="gaf789871a8733c7ea34d8982863ded76b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS5_MB_OFFSET&#160;&#160;&#160;0x228U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status5 MSB Register. </p>

</div>
</div>
<a class="anchor" id="ga5e95d6c8b0296aaf4e6c52915f900d1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS6_LB_OFFSET&#160;&#160;&#160;0x234U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status6 LSB Register. </p>

</div>
</div>
<a class="anchor" id="ga336b625d54c7e8b1f62d6e6bf84f2400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS6_MB_OFFSET&#160;&#160;&#160;0x230U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status6 MSB Register. </p>

</div>
</div>
<a class="anchor" id="ga72749b4926ec17562b963c5cda563329"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS7_LB_OFFSET&#160;&#160;&#160;0x23CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status7 LSB Register. </p>

</div>
</div>
<a class="anchor" id="ga21c0ca01de997d435f2b2f5f25c0905a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_DCBSTS7_MB_OFFSET&#160;&#160;&#160;0x238U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC DCB Status7 MSB Register. </p>

</div>
</div>
<a class="anchor" id="ga92a974ea3a027dab8edf9a752317f182"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL0_OFFSET&#160;&#160;&#160;0x154U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew correction control bits0 Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a58a307c4ad73f6da874f4ff88f786a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL1_OFFSET&#160;&#160;&#160;0x158U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew correction control bits1 Register. </p>

</div>
</div>
<a class="anchor" id="ga83a421b462df8000e86125f3251bfbe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL2_OFFSET&#160;&#160;&#160;0x15CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew correction control bits2 Register. </p>

</div>
</div>
<a class="anchor" id="ga0dc9c1df0ec6589af4829817a8591a74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL3_OFFSET&#160;&#160;&#160;0x160U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew correction control bits3 Register. </p>

</div>
</div>
<a class="anchor" id="gad24b75c24ec043f409e8219abab7b262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_CRL4_OFFSET&#160;&#160;&#160;0x164U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew correction control bits4 Register. </p>

</div>
</div>
<a class="anchor" id="gabf3e5b06abc8d03f292ca3d902234fe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DAC0_OFFSET&#160;&#160;&#160;0x168U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew DAC cal code of subadc ch0 Register. </p>

</div>
</div>
<a class="anchor" id="ga831959bfe4c483d08cb77623f1f13edd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DAC1_OFFSET&#160;&#160;&#160;0x16CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew DAC cal code of subadc ch1 Register. </p>

</div>
</div>
<a class="anchor" id="ga6148f6116c9e220d2751b771326798a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DAC2_OFFSET&#160;&#160;&#160;0x170U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew DAC cal code of subadc ch2 Register. </p>

</div>
</div>
<a class="anchor" id="ga951a4a7cf568a41b10e143d8da78ec21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DAC3_OFFSET&#160;&#160;&#160;0x174U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew DAC cal code of subadc ch3 Register. </p>

</div>
</div>
<a class="anchor" id="ga20348181af19eb3ac2ac6d49dc06834c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DACP0_OFFSET&#160;&#160;&#160;0x178U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew DAC cal code of subadc ch0 Register. </p>

</div>
</div>
<a class="anchor" id="ga85877361f037c79c8c2f71bb49e8188b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DACP1_OFFSET&#160;&#160;&#160;0x17CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew DAC cal code of subadc ch1 Register. </p>

</div>
</div>
<a class="anchor" id="gaf74869e0ed59ad127a80d1794309a731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DACP2_OFFSET&#160;&#160;&#160;0x180U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew DAC cal code of subadc ch2 Register. </p>

</div>
</div>
<a class="anchor" id="ga368bfc98cb9a6108f075a83f55e29cb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TI_TISK_DACP3_OFFSET&#160;&#160;&#160;0x184U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Time skew DAC cal code of subadc ch3 Register. </p>

</div>
</div>
<a class="anchor" id="ga1fb61cf86024132b24efbde6924c1024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_AVG_LO_OFFSET&#160;&#160;&#160;0x0F4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold0 Average[15:0] Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gafc3782c386a46e229271fce06ebe2b94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_AVG_UP_OFFSET&#160;&#160;&#160;0x0F0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold0 Average[31:16] Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga618e1be96c3d091ed26b9186c5da8d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_CFG_OFFSET&#160;&#160;&#160;0x0ECU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold0 Config Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#gac3fb87248f09b356e8fdb3836658eb27">XRFdc_SetThresholdClrMode()</a>, <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga69a7ae63cf7acb97d3a3cf591f8a37b4">XRFdc_ThresholdStickyClear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d852a948038475db38f73493268e1a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_OVER_OFFSET&#160;&#160;&#160;0x0FCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold0 Over Threshold Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gaceb9bd0439d92cceac590d9ea9b1c1bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD0_UNDER_OFFSET&#160;&#160;&#160;0x0F8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold0 Under Threshold Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f44d7132eab56d77b666b95ebaa5974"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_AVG_LO_OFFSET&#160;&#160;&#160;0x108U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold1 Average[15:0] Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gab2ab09d8237ffb91f5c064a5fe5c9c79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_AVG_UP_OFFSET&#160;&#160;&#160;0x104U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold1 Average[31:16] Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gad9c1f8e41d63cbb570c6ca8e4dd2602d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_CFG_OFFSET&#160;&#160;&#160;0x100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold1 Config Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#gac3fb87248f09b356e8fdb3836658eb27">XRFdc_SetThresholdClrMode()</a>, <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga69a7ae63cf7acb97d3a3cf591f8a37b4">XRFdc_ThresholdStickyClear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3085d89c7943e580f3457da407e202f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_OVER_OFFSET&#160;&#160;&#160;0x110U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold1 Over Threshold Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c94834dee093323be3e7cf0bd66a409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_TRSHD1_UNDER_OFFSET&#160;&#160;&#160;0x10CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Threshold1 Under Threshold Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga122ceb1d0f0a5759d11e1c3b092b1de4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_UPDATE_DYN_OFFSET&#160;&#160;&#160;0x01CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Update Dynamic Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ga39761862ad6db5e8166c48e825d0599a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_UPDT_CRSE_DLY_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Trigger a update event apply to Coarse delay_DCONFIG reg. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a51e0cf53554c64f747f03a151bc4f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_FREEZE_CAL_MASK&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration freeze enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gae6e2aadc0f82e6a454d06e5e324974e5">XRFdc_GetCalFreeze()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaee1e547d4a3e8316e1d5a0bc723dae72">XRFdc_SetCalFreeze()</a>.</p>

</div>
</div>
<a class="anchor" id="gab534ded200ce730fc9c9a4b5a07a974f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_FREEZE_CAL_SHIFT&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration freeze enable shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gae6e2aadc0f82e6a454d06e5e324974e5">XRFdc_GetCalFreeze()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaee1e547d4a3e8316e1d5a0bc723dae72">XRFdc_SetCalFreeze()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d8ce5ffa7b364cd747a15caf535f7fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_FREEZE_PIN_MASK&#160;&#160;&#160;0x4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration freeze pin disable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gae6e2aadc0f82e6a454d06e5e324974e5">XRFdc_GetCalFreeze()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaee1e547d4a3e8316e1d5a0bc723dae72">XRFdc_SetCalFreeze()</a>.</p>

</div>
</div>
<a class="anchor" id="gad617e05fdc5e2221d3633b18102d89e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_FREEZE_PIN_SHIFT&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration freeze pin disable shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gae6e2aadc0f82e6a454d06e5e324974e5">XRFdc_GetCalFreeze()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaee1e547d4a3e8316e1d5a0bc723dae72">XRFdc_SetCalFreeze()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d081c2b53eb6cdcfc86228f5b7496d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_FREEZE_STS_MASK&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration freeze status mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gae6e2aadc0f82e6a454d06e5e324974e5">XRFdc_GetCalFreeze()</a>.</p>

</div>
</div>
<a class="anchor" id="gadffb372abd94ddc5e7525d138437599a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_FREEZE_STS_SHIFT&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calibration freeze status shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gae6e2aadc0f82e6a454d06e5e324974e5">XRFdc_GetCalFreeze()</a>.</p>

</div>
</div>
<a class="anchor" id="gade4ee2db05c71ebb5a100bf23342cca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_ACEN_MASK&#160;&#160;&#160;0x0800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GCB accumulator enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf7e7ca16d31fce9f2b00ebaa732f9cc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_ACEN_SHIFT&#160;&#160;&#160;11U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GCB accumulator enable shift. </p>

</div>
</div>
<a class="anchor" id="ga35dcee39b35382ba955c6ce4103d106c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_EN_MASK&#160;&#160;&#160;0x0080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gain coeff override enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga23e4dd8c936a2f3b0a72ef68f7cd92d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_EN_SHIFT&#160;&#160;&#160;7U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gain coeff shift </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gac609a08b870473222480eaf9261f6a2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_ENFL_MASK&#160;&#160;&#160;0x1800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GCB accumulator enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b6721bd0d644668f0be51883f76a5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_FAB_MASK&#160;&#160;&#160;0xFFF0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gain coeff mask for IP Gen 2 or below </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf54d7742818b98b043a3e61b763673d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_FLSH_MASK&#160;&#160;&#160;0x1000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GCB accumulator flush mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4acaaea34698108b1c3301d870413ad5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_FLSH_SHIFT&#160;&#160;&#160;12U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GCB accumulator flush shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga59144c652e31fa6df85e3c978bc95c51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_MASK&#160;&#160;&#160;0x0FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>gain coeff mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4ac7b9952408e709e7810ff674f1bfc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_OFFSET_COEFF0&#160;&#160;&#160;0x220</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background gain correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga57d5c20d8f7777991626037bb85dfb76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_OFFSET_COEFF0_ALT&#160;&#160;&#160;0x220</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background gain correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9836fb82454250fa62b843c9ebd598e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_OFFSET_COEFF1&#160;&#160;&#160;0x224</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background gain correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga62f542a5d57f64193108d436b71c5cf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_OFFSET_COEFF1_ALT&#160;&#160;&#160;0x228</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background gain correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0704e711acecd688f51fcb75e329b267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_OFFSET_COEFF2&#160;&#160;&#160;0x228</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background gain correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gaca123ad88aca617d73096373bcb2b7f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_OFFSET_COEFF2_ALT&#160;&#160;&#160;0x230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background gain correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cc904e1d24af165df602e433c407c5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_OFFSET_COEFF3&#160;&#160;&#160;0x22C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background gain correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7263e27452931a419999a265728cfa6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_GCB_OFFSET_COEFF3_ALT&#160;&#160;&#160;0x238</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background gain correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga564dc93ac3c36b182492e27ebae8b179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB1_OFFSET_COEFF0&#160;&#160;&#160;0x200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Foreground offset correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa90b4c54425164dae19d4c1325bcd191"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB1_OFFSET_COEFF1&#160;&#160;&#160;0x208</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Foreground offset correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga81a3cca638310bac179ed16469c7555d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB1_OFFSET_COEFF2&#160;&#160;&#160;0x210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Foreground offset correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d957c2eb92fcb87d3d71c0f8a34d116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB1_OFFSET_COEFF3&#160;&#160;&#160;0x218</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Foreground offset correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gab152252bffe268a3af58ac307bf2ce9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB2_OFFSET_COEFF0&#160;&#160;&#160;0x204</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background offset correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d9a5220dd4b5c5d1fba397f5b2a3126"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB2_OFFSET_COEFF1&#160;&#160;&#160;0x20C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background offset correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gac041352f6b5fcffbc7971d3ad879b529"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB2_OFFSET_COEFF2&#160;&#160;&#160;0x214</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background offset correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga14ed0775f7ac001dda5f4bb331478173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB2_OFFSET_COEFF3&#160;&#160;&#160;0x21C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background offset correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf019b0fcb5b82865bf6dc8c0d5edde3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB_EN_MASK&#160;&#160;&#160;0x0001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offsets coeff override enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8aa3d87470afd8668af9388e285bbf77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB_EN_SHIFT&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offsets coeff shift </p>

</div>
</div>
<a class="anchor" id="ga947e6e7ff58d6762ac9f9b201929506a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_OCB_MASK&#160;&#160;&#160;0xFFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>offsets coeff mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gad2708c0ce505381a49735607d2d2be9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_SLICE_SHIFT&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coefficient shift for HSADCs. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6eb5f3832024803b92d81a2a0054faaf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_EN_MASK&#160;&#160;&#160;0x8000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>time skew coeff override enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga03522a4f24e3ea6bd723afcbf1f46605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_EN_SHIFT&#160;&#160;&#160;15U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>time skew coeff shift </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga61af9d4e9550a321ee5895a5714ceb17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_MASK&#160;&#160;&#160;0x01FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>time skew coeff mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d91551f591c725e2d073af6ede61dbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF0&#160;&#160;&#160;0x170</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c65e27ddcda033d4ec3e9cc1d94907b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF0_ALT&#160;&#160;&#160;0x168</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga86b12ff66ff4ca9559ad0f873dd21b74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF1&#160;&#160;&#160;0x174</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga87c64955ef900c2c7fb1c937a6765ec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF1_ALT&#160;&#160;&#160;0x16C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gaef4bb3d3e51b3e12d41b9699bfd56859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF2&#160;&#160;&#160;0x178</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gad5294cd6c021d2f832de2af1c7f9b5ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF2_ALT&#160;&#160;&#160;0x170</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga551f4750f28060b54e2a284db2d1540f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF3&#160;&#160;&#160;0x17C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa52859262985ea4f5e5d01432f19edcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF3_ALT&#160;&#160;&#160;0x174</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga391efc4d84029a58f1c7a454f8e934ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF4&#160;&#160;&#160;0x180</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b11771e4054976eca354ae0d3f85746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF4_ALT&#160;&#160;&#160;0x178</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e3d2675139cb14381d44dceec7c5301"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF5&#160;&#160;&#160;0x184</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fa264d1b37a993f7d47f840dbb8c4e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF5_ALT&#160;&#160;&#160;0x17C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga94f8b8cb4b6d76141ef43199ccd8366c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF6&#160;&#160;&#160;0x188</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4da2cf0b6b9f7359bc247e6f918eccc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF6_ALT&#160;&#160;&#160;0x180</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5031b801ad87f81033231995c9830db4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF7&#160;&#160;&#160;0x18C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga935e30eb0d2c20eeaeb4e4b33ff58d06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CAL_TSCB_OFFSET_COEFF7_ALT&#160;&#160;&#160;0x184</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Background time skew correction block (below Gen 3) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadd43c4d3f675553864148accac53099f">XRFdc_DisableCoefficientsOverride()</a>, <a class="el" href="group__rfdc__v6__0.html#ga67047aa102b426a42f263b151fbed1a8">XRFdc_GetCalCoefficients()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaef0dfffbf09a96651458e7132321316c">XRFdc_SetCalCoefficients()</a>.</p>

</div>
</div>
<a class="anchor" id="ga615621d488b4d98a970e055b9eeb284c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_CAL_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Output Register clock. </p>

</div>
</div>
<a class="anchor" id="ga01ea49ee2c3e06e98e75cff9bb60b4c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_DIG_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable full-rate clock. </p>

</div>
</div>
<a class="anchor" id="gaaf4493bd634413b5dc96bc0068f79ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_DP_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Data Path clock. </p>

</div>
</div>
<a class="anchor" id="gafe1045d38bb5eeb22ab7fc7ddb31a98b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_FAB_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable fabric clock. </p>

</div>
</div>
<a class="anchor" id="gaf0673e753f7017c347fdfea0815a4ad6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_LM_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable for FIFO Latency measurement clock. </p>

</div>
</div>
<a class="anchor" id="gad414fcd2907e700f3fb0c67b0ec982f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_EN_OFFSET&#160;&#160;&#160;0x000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Clock Enable Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga89b677cb830fd202087220a23b609067">XRFdc_GetBlockStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga42436dcd000344859cc2b3c828ee0ebc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_NETWORK_CTRL0&#160;&#160;&#160;0x8CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock network control and trim register. </p>

</div>
</div>
<a class="anchor" id="gaa3f8b6206a330b53ad8f5c7e626c357e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_NETWORK_CTRL1&#160;&#160;&#160;0x90U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multi-tile sync and clock source control register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadbda21c40278f6c95ce2a02f0d52c49c">XRFdc_GetClockSource()</a>, and <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f17a55cd1ee6539c046f8062e691600"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLOCK_DETECT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock detect mask. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1">XRFdc_SetClkDistribution()</a>.</p>

</div>
</div>
<a class="anchor" id="gab59f83533097beeadc8c38f9b2d9b476"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLOCK_DETECT_OFFSET&#160;&#160;&#160;0x80U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock detect register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1">XRFdc_SetClkDistribution()</a>.</p>

</div>
</div>
<a class="anchor" id="gabaa1d95b73e1c8d9c1709e0d8abc1f46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_COMMON_INTR_ENABLE&#160;&#160;&#160;0x104U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common Intr enable register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_COMMON_INTR_STS&#160;&#160;&#160;0x100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common Intr Status register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeac24dc718cb4a01d6471e7f18491e3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSE_DLY_CFG_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay select. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7858e858395377fe3f269964d644f711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSE_DLY_CFG_MASK_EXT&#160;&#160;&#160;0x0000003FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Extended coarse delay select. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f26a7fa419fea64aef82c154964bc8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_DLY_MASK&#160;&#160;&#160;0x00001FF8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>delay in clk_dp cycles in application of event after arrival </p>

</div>
</div>
<a class="anchor" id="ga969c48a40fa8601f89b2cd7db85cd9e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_FABRIC&#160;&#160;&#160;0x00000005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay event source selection is fabric. </p>

</div>
</div>
<a class="anchor" id="gadeed9a17cf318f8bf209b4779a8a1370"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_GRP&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay event source selection is group. </p>

</div>
</div>
<a class="anchor" id="ga65ed15a5ee6c55a5dfbe8b744aebfd52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_MARKER&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay event source selection is Marker. </p>

</div>
</div>
<a class="anchor" id="ga30eb14bf2f6e7df6bca5ea95eff3f57b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay event source selection mask. </p>

</div>
</div>
<a class="anchor" id="ga15476d65ea5280dca690d4eeb754b413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_SLICE&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay event source selection is slice. </p>

</div>
</div>
<a class="anchor" id="ga2171529912a2e514910ad80d6ea42f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_SYSREF&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay event source selection is sysref. </p>

</div>
</div>
<a class="anchor" id="ga6869e004b973c280fbfb5fac7047b9e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CRSEDLY_UPDT_MODE_TILE&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay event source selection is tile. </p>

</div>
</div>
<a class="anchor" id="gab98c4ce2e63354a1c1e4cb014540cd54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CURRENT_STATE_OFFSET&#160;&#160;&#160;0x0CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current state register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga03c20d025edfa68bd5149f3eeb0c5a16">XRFdc_GetIPStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gae784e08ee24ab9bba6fe122bd1b00119"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_CRSE_DLY_CFG_OFFSET&#160;&#160;&#160;0x0DCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Coarse delay Config Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4d2d3b2f00ceb30d72b3ab1ece00be82">XRFdc_GetCoarseDelaySettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gaff8002a03630bc9b752b4b34187404af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_CRSE_DLY_UPDT_OFFSET&#160;&#160;&#160;0x0E0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Coarse Delay Update Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4d2d3b2f00ceb30d72b3ab1ece00be82">XRFdc_GetCoarseDelaySettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="gae65f2df5cca1c653b02d8449ea17408d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DAT_IMR_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC DataPath mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="gae2bf4fc9291e59595846e1689b5c93f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DAT_ISR_INVSINC_MASK&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Inverse Sinc offset overflow. </p>

</div>
</div>
<a class="anchor" id="gaa9a450174d1e4a8064167eb226826c84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DAT_PATH_ISR_MASK&#160;&#160;&#160;0x000001FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Data Path Overflow. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4cf5ab6c54a67d3797ca786b4c14be22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DATAPATH_OFFSET&#160;&#160;&#160;0x034U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Decoder interface IMR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gad0ee4a76a0f85109a41af7ef74f351f3">XRFdc_GetDataPathMode()</a>, <a class="el" href="group__rfdc__v6__0.html#gaeff6d2ebe289bfd6169e3c8944cdae34">XRFdc_GetIMRPassMode()</a>, <a class="el" href="group__rfdc__v6__0.html#ga32b26582f802cbabc390adcf56f064f6">XRFdc_SetDataPathMode()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaa6645c553a75a5c6321035a3df183692">XRFdc_SetIMRPassMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DECODER_CLK_OFFSET&#160;&#160;&#160;0x184U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decoder Clock enable. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0bab13a0a879dfc442e47cdb38ab327f">XRFdc_SetDecoderMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e226a0a8cb536930a8755160afef0b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_DECODER_CTRL_OFFSET&#160;&#160;&#160;0x180U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Unary Decoder/ Randomizer settings. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4500f06757536e8ffb71de32e7df9b9c">XRFdc_GetDecoderMode()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga0bab13a0a879dfc442e47cdb38ab327f">XRFdc_SetDecoderMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e4f35e763faba17bdb7a126c05a618f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_FAB_RATE_WR_MASK&#160;&#160;&#160;0x0000001FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC FIFO Write Number of Words per clock. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gadaa2f4b760675b45f61877798c9f2f19">XRFdc_GetFabWrVldWords()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3783d543f295be039303d715ce7f9195">XRFdc_SetFabWrVldWords()</a>.</p>

</div>
</div>
<a class="anchor" id="gadec02b825d78a1a837c763b963784f4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_FABRIC_IMR_OFFSET&#160;&#160;&#160;0x018U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Fabric IMR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga13cace3e47a78c717a4f2d70916adf4e">XRFdc_IntrDisable()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga710b4810bc6d4f845a743d52d337b824"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_FABRIC_ISR_OFFSET&#160;&#160;&#160;0x014U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Fabric ISR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>, and <a class="el" href="group__rfdc__v6__0.html#gafb4999411f07e2bbccde3c466d8ba0da">XRFdc_IntrClr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga500c30f98d7b3b461ea75a0d03a17e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_INTERP_CTRL_OFFSET&#160;&#160;&#160;0x040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Interpolation Control Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga24bd6bd466b879bbccb7795cc7bce579">XRFdc_GetInterpolationFactor()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c759fe5c55126808f5d02e6d66fd1fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_INTERP_DATA_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data type mask. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gafe01e9fab71fc942e2e76c8384186000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_INVSINC_OFFSET&#160;&#160;&#160;0x0C0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invsinc control. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gacf81adf625a86bbec8a01089b732f090">XRFdc_GetInvSincFIR()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga78e05abc52a947dafdaecb11a41f7fe4">XRFdc_SetInvSincFIR()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9291cdab5a8ff89253c5e4dbbd5771db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_ITERP_DATA_OFFSET&#160;&#160;&#160;0x044U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC interpolation data. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga738d73a6d313704be82dc2908c289056"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_MB_CFG_OFFSET&#160;&#160;&#160;0x0C4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiband config. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gad7e3cba3e05ff50ddfe105a36f81fb80">XRFdc_MultiBand()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ad46a818c4133624a1cdcc45400d932"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_MC_CFG0_OFFSET&#160;&#160;&#160;0x1C4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static Configuration data for DAC Analog. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>.</p>

</div>
</div>
<a class="anchor" id="ga254695ad1dfc8e8feae3086f391852f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_MC_CFG3_OFFSET&#160;&#160;&#160;0x1D0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Static configuration bits for DAC analog Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga5e8fd98f1aee41330fe156a68dfdebf1">XRFdc_GetOutputCurr()</a>.</p>

</div>
</div>
<a class="anchor" id="gabbf203eff6b1c80ae2eab5524e736622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_UPDATE_DYN_OFFSET&#160;&#160;&#160;0x020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Update Dynamic Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf37cda3ef6fa2358172e65fcce3f82cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAC_UPDT_CRSE_DLY_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Trigger a update event apply to Coarse delay_DCONFIG reg. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d5715760b5f476b4a40c0a94a36d318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_CLK_EN_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Path Clk enable. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga89b677cb830fd202087220a23b609067">XRFdc_GetBlockStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa40610e65de797daef844a48cb5787b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_IMR_DECI_IPATH_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decimation I-Path overflow for stages 0,1,2. </p>

</div>
</div>
<a class="anchor" id="ga36be1b1af9ed97d172b828486f5617e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_IMR_INTR_QPATH_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interpolation Q-Path overflow for stages 0,1,2. </p>

</div>
</div>
<a class="anchor" id="gaee5bd87366d518baea52a7811289b74e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_IMR_QMC_GAIN_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC Gain/Phase overflow. </p>

</div>
</div>
<a class="anchor" id="ga21a16db5b1ff9adf930ee8c4b1a2a695"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_IMR_QMC_OFFST_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC offset overflow. </p>

</div>
</div>
<a class="anchor" id="gad92d80b5062e0cac6c42a69b92d2fdf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_ISR_DECI_IPATH_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decimation I-Path overflow for stages 0,1,2. </p>

</div>
</div>
<a class="anchor" id="ga6cdf027d2c7a098c7b275f2ad0217a07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_ISR_INTR_QPATH_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interpolation Q-Path overflow for stages 0,1,2. </p>

</div>
</div>
<a class="anchor" id="ga959060cdc6bfccf95a8d76325b6a9d6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_ISR_QMC_GAIN_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC Gain/Phase overflow. </p>

</div>
</div>
<a class="anchor" id="ga41efa947ca0981edb12fb3f473ac2866"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_ISR_QMC_OFFST_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC offset overflow. </p>

</div>
</div>
<a class="anchor" id="ga952f94581d63d8a8ef8394419a4e2950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_SCALE_CFG_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable data scaling. </p>

</div>
</div>
<a class="anchor" id="ga952f94581d63d8a8ef8394419a4e2950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DAT_SCALE_CFG_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable data scaling. </p>

</div>
</div>
<a class="anchor" id="ga09e759e03c7ab457cde350dcbac860b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DATAPATH_IMR_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IMR Mode. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaeff6d2ebe289bfd6169e3c8944cdae34">XRFdc_GetIMRPassMode()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaa6645c553a75a5c6321035a3df183692">XRFdc_SetIMRPassMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9371bedeba445bf48970e67ef024494e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DATAPATH_LATENCY_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DataPath Latency. </p>

</div>
</div>
<a class="anchor" id="ga13267e1dcb9a2d818b77cfd625ddbc1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DATAPATH_MODE_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DataPath Mode. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gad0ee4a76a0f85109a41af7ef74f351f3">XRFdc_GetDataPathMode()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga32b26582f802cbabc390adcf56f064f6">XRFdc_SetDataPathMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf44fa273f4e1ae98251eb2c788ecb82b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DATPATH_IMR_OFFSET&#160;&#160;&#160;0x03CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Data Path IMR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga13cace3e47a78c717a4f2d70916adf4e">XRFdc_IntrDisable()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga177754ef4dacef7d7b62b82b7067093f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DATPATH_ISR_OFFSET&#160;&#160;&#160;0x038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Data Path ISR Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>, and <a class="el" href="group__rfdc__v6__0.html#gafb4999411f07e2bbccde3c466d8ba0da">XRFdc_IntrClr()</a>.</p>

</div>
</div>
<a class="anchor" id="ga501bd80a90249106e43d3c317e4a76ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_CAL_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset clk_cal clock domain. </p>

</div>
</div>
<a class="anchor" id="ga2dd6b9de28ffebadb0a8e90e4b698834"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_DIG_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset clk_dig clock domain. </p>

</div>
</div>
<a class="anchor" id="ga2f8885919161a822d89fe82791906683"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_DP_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset data path clock domain. </p>

</div>
</div>
<a class="anchor" id="ga47f01c677b522f4ea04281e984e8b006"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_DRP_CAL_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset subadc-drp register on clock cal. </p>

</div>
</div>
<a class="anchor" id="ga98ed4c354613a287d466f0db31d84ecb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_FAB_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset clock fabric clock domain. </p>

</div>
</div>
<a class="anchor" id="ga494a7efc6a46966372eeb30db339fe81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DBG_RST_LM_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset FIFO Latency measurement clock domain. </p>

</div>
</div>
<a class="anchor" id="ga33186feb8ac7f37e8bac96106471898e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_4GSPS_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4GSPS may be I or Q or Real depending on high level block config </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gab00c7a73030b63d1044c3984f28c9f3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_CHA_MASK&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ChannelA(I) </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gad8615d7b0cd24bccc3dbbc9ec8535328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_CHB_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ChannelB (2GSPS real data from Mixer Q output) </p>

</div>
</div>
<a class="anchor" id="gae8554eb910540c87a9f5d85f484ff731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_IQ_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IQ-2GSPS. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5370ff85740b209be6e094d4a73816a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CFG_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ChannelA (2GSPS real data from Mixer I output) </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga64a4b2a33ef1991d89952587bf6f58b1">XRFdc_SetDecimationFactor()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4943231bb1c45629dd4d300f9b0d8814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_CTRL_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decoder mode. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4500f06757536e8ffb71de32e7df9b9c">XRFdc_GetDecoderMode()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga0bab13a0a879dfc442e47cdb38ab327f">XRFdc_SetDecoderMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC0_OVR_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc0 decoder overflow range </p>

</div>
</div>
<a class="anchor" id="gaf4cd3ff3e24641b3bb00576a34a0b04d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC0_UND_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc0 decoder underflow range </p>

</div>
</div>
<a class="anchor" id="ga7763d1f4d4c0c9ef7637067b0829e0ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC1_OVR_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc1 decoder overflow range </p>

</div>
</div>
<a class="anchor" id="ga4aaf7ca54d82dabd8dcde75bb2795f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC1_UND_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc1 decoder underflow range </p>

</div>
</div>
<a class="anchor" id="ga620fac8b277561df4058d572e00b082d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC2_OVR_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc2 decoder overflow range </p>

</div>
</div>
<a class="anchor" id="ga5b867c128506a3707cb0a96da1ec92df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC2_UND_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc2 decoder underflow range </p>

</div>
</div>
<a class="anchor" id="ga938d9f03f03c6e532c85e5fe487a35ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC3_OVR_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc3 decoder overflow range </p>

</div>
</div>
<a class="anchor" id="gae57507c44bb48929ebdf873af8b995a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_IMR_SUBADC3_UND_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc3 decoder underflow range </p>

</div>
</div>
<a class="anchor" id="ga7d4743f8292bf7c71ce7c4631cbe9d74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC0_OVR_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc0 decoder overflow range </p>

</div>
</div>
<a class="anchor" id="ga328563cf6a29be48272adb136cc27e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC0_UND_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc0 decoder underflow range </p>

</div>
</div>
<a class="anchor" id="ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC1_OVR_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc1 decoder overflow range </p>

</div>
</div>
<a class="anchor" id="ga118db55b3bc8636851f808d7a7a488b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC1_UND_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc1 decoder underflow range </p>

</div>
</div>
<a class="anchor" id="ga02ce057ff37b541f3018fccf1ed4178a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC2_OVR_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc2 decoder overflow range </p>

</div>
</div>
<a class="anchor" id="gaab136cea49ad6cbafb266521bc66d265"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC2_UND_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc2 decoder underflow range </p>

</div>
</div>
<a class="anchor" id="ga6caad984b393c675dd76a096e25b532f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC3_OVR_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc3 decoder overflow range </p>

</div>
</div>
<a class="anchor" id="ga74e652d3575448d7108d8b07790f14cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC3_UND_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc3 decoder underflow range </p>

</div>
</div>
<a class="anchor" id="ga9eae17c3d7faff770b567202a98e8bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_ISR_SUBADC_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>subadc decoder Mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gae5fcbb9fcf48b568fc10a78aa092b946"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decimation mode Mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga1299f0dcedca852a5a37e7bb1aa4d646">XRFdc_GetDecimationFactor()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga64a4b2a33ef1991d89952587bf6f58b1">XRFdc_SetDecimationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="gab4c7a6ddb59d39721393b3c7ec78ee55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DEC_MOD_MASK_EXT&#160;&#160;&#160;0x0000003FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decimation mode Mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga1299f0dcedca852a5a37e7bb1aa4d646">XRFdc_GetDecimationFactor()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga64a4b2a33ef1991d89952587bf6f58b1">XRFdc_SetDecimationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c687208b0b553239dc95d8752e0f93e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_I_IQ_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable fine mixer multipliers on IQ i/p for I output. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gafa32febc88de50e27876951fcef08404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_ADC_TILE0_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Tile0 interrupt enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4b9481fed6e5a553b55c19d6d7497f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_ADC_TILE1_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Tile1 interrupt enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga01e5540f9f534537423b630e4e54918b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_ADC_TILE2_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Tile2 interrupt enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gae958fe3be726be4e084826249f95bd11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_ADC_TILE3_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Tile3 interrupt enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga317da2c63928b37f9bb42b4d495d8cb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_DAC_TILE0_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Tile0 interrupt enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c0d6ec0c0b66319aaed16e5d96e3d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_DAC_TILE1_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Tile1 interrupt enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gacbee37ae1d1fcc53480fe4723cd7ae7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_DAC_TILE2_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Tile2 interrupt enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga84efae256203302b458cc24f7c387a41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_DAC_TILE3_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC Tile3 interrupt enable mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gafb35fb75872df53259cc08c082ecf1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE0_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>slice0 interrupt enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga91727e7dcd3e9b7ec2360600b05009dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE1_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>slice1 interrupt enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga52515a42c8cdc8216a4328a83c87b5f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE2_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>slice2 interrupt enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2043a5cd71b7082076699190fbbdea2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE3_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>slice3 interrupt enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga014682b6b373b82fc4b595eee8b10046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INTR_SLICE_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slice intr mask. </p>

</div>
</div>
<a class="anchor" id="gaad0e92bc8e42dfaca20bddc7dd1d53b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_INVSINC_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invsinc enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gacf81adf625a86bbec8a01089b732f090">XRFdc_GetInvSincFIR()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga78e05abc52a947dafdaecb11a41f7fe4">XRFdc_SetInvSincFIR()</a>.</p>

</div>
</div>
<a class="anchor" id="gad882c86da84fb558d95d22eb1ce70a2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_MB_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>multi-band adder mask </p>

</div>
</div>
<a class="anchor" id="ga51daa90a995744e8c846c0287f6689a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_EN_Q_IQ_MASK&#160;&#160;&#160;0x0000000CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable fine mixer multipliers on IQ i/p for Q output. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c72c1073d9c266babfe3670cc545bb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_MARGIND_OVR_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Marginal-indicator overlap (overflow) </p>

</div>
</div>
<a class="anchor" id="gaebdb7e951d46019d647fd872f2749b48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_MARGIND_UND_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Marginal-indicator overlap (underflow) </p>

</div>
</div>
<a class="anchor" id="gacfc0ea1d71cfb685f5b9569e3918c755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_USRDAT_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-data overlap Mask. </p>

</div>
</div>
<a class="anchor" id="ga1a33c6eb70e40504ed2517a43fc297b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_USRDAT_OVR_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-data overlap- data written faster than read (overflow) </p>

</div>
</div>
<a class="anchor" id="ga650dfaea352a516fcc382707cc00826c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_IMR_USRDAT_UND_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-data overlap- data read faster than written (underflow) </p>

</div>
</div>
<a class="anchor" id="ga297480579ef6286490cb37f3009c2db8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_MARGIND_OVR_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Marginal-indicator overlap (overflow) </p>

</div>
</div>
<a class="anchor" id="ga38fbfa7c037212f52991d588e18ff4d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_MARGIND_UND_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Marginal-indicator overlap (underflow) </p>

</div>
</div>
<a class="anchor" id="ga4b5ee54b1ea1930f42367766f52dcafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_USRDAT_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-data overlap Mask. </p>

</div>
</div>
<a class="anchor" id="ga416d93a62d317ddf5e6c9ba1283dc200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_USRDAT_OVR_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-data overlap- data written faster than read (overflow) </p>

</div>
</div>
<a class="anchor" id="ga80f842e216f52e45dc3e0922f8f86b2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_ISR_USRDAT_UND_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-data overlap- data read faster than written (underflow) </p>

</div>
</div>
<a class="anchor" id="ga3aefeace51c9f3dae22eb9cc523697c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_RATE_RD_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Read Number of words per clock. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gad7ee625c32df59eccc5b10eda1db9d83">XRFdc_GetFabRdVldWords()</a>, <a class="el" href="group__rfdc__v6__0.html#gaad20bc6d1e5cbb724d6d7e66449a2926">XRFdc_SetFabRdVldWords()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="gace3505a02363d9e4a1812d5f44038a2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_RATE_RD_SHIFT&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fabric Read shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gad7ee625c32df59eccc5b10eda1db9d83">XRFdc_GetFabRdVldWords()</a>, <a class="el" href="group__rfdc__v6__0.html#gaad20bc6d1e5cbb724d6d7e66449a2926">XRFdc_SetFabRdVldWords()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga94eb9927c0a6f63846ac5dcee4181589"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_RD_PTR_OFFST_MASK&#160;&#160;&#160;0x0000003FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO read pointer offset for interface de-skew. </p>

</div>
</div>
<a class="anchor" id="ga259ecedf1030c018d39aef3235c053a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FEND_DAT_CTRL_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>raw data and cal coefficient to be streamed to memory </p>

</div>
</div>
<a class="anchor" id="ga45c84a78b951cf790e724a495dfa3fa7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO enable/disable. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga6897359cf72bc16c807a4b9e76f1a261">XRFdc_GetFIFOStatus()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3dde59b87cf8a0b4cd7fdd0fd30c3046">XRFdc_SetupFIFO()</a>.</p>

</div>
</div>
<a class="anchor" id="ga670e05de2e491e8d3662629895285bdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_ENABLE&#160;&#160;&#160;0x230U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Enable and Disable. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga6897359cf72bc16c807a4b9e76f1a261">XRFdc_GetFIFOStatus()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3dde59b87cf8a0b4cd7fdd0fd30c3046">XRFdc_SetupFIFO()</a>.</p>

</div>
</div>
<a class="anchor" id="gac6052385a44f60cf80225e4314cfd7c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_DIS_MASK&#160;&#160;&#160;0x000000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFO Latency measurement. </p>

</div>
</div>
<a class="anchor" id="gaf98711ba31cf3063c00f2c59474a51a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_DONE_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Latency measurement done flag. </p>

</div>
</div>
<a class="anchor" id="ga494d6ce3625323eae8e66511b8c99e3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_KEY_MASK&#160;&#160;&#160;0x00004000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Latency measurement result identification key. </p>

</div>
</div>
<a class="anchor" id="gaa0ddea16d50adfe2026d42d1e3bdc808"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_PRD_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set FIFO Latency measurement period. </p>

</div>
</div>
<a class="anchor" id="ga91b310627f6be2f611776018aeb4be6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_RES_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Latency measurement result. </p>

</div>
</div>
<a class="anchor" id="ga7b7d8d83a9a7f26770dde31fb6e6d39c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FIFO_LTNCY_RESTRT_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Restart FIFO Latency measurement. </p>

</div>
</div>
<a class="anchor" id="gabbbc3a97d82bec4822f938d5b1a1eec1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FINE_MIX_SCALE_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO output scale. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga13a79e7c792cd12ec17b708411f078db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_CLK_DIV_OFFSET&#160;&#160;&#160;0xB0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fabric clk out divider. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaee66e0a82e88de2ca82db20b0aa869dd">XRFdc_GetFabClkOutDiv()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaafa1267b323817e09a614c38de78947">XRFdc_SetFabClkOutDiv()</a>.</p>

</div>
</div>
<a class="anchor" id="gae912b6d3a4ed2f38e98b532ac4400f54"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_CLK_DSTR_MASK&#160;&#160;&#160;0xC788U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Distribution Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga378a2d5a17b1eeac656ccccdb20d0a0a">XRFdc_GetClkDistribution()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1">XRFdc_SetClkDistribution()</a>.</p>

</div>
</div>
<a class="anchor" id="ga832bf9156241ed1634d2c591d128bb02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_CLK_DSTR_MASK_ALT&#160;&#160;&#160;0x1870U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Distribution Register for Intratile. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga372af5c040222f82f0444ffce935cade"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_CLK_DSTR_OFFSET&#160;&#160;&#160;0x088U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Distribution Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga378a2d5a17b1eeac656ccccdb20d0a0a">XRFdc_GetClkDistribution()</a>, <a class="el" href="group__xrfdc__v6__0.html#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1">XRFdc_SetClkDistribution()</a>, and <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga245743becc464428c00a9083f1ce7994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_NETWORK_CTRL1_MASK&#160;&#160;&#160;0x02FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Network Register Mask for IntraTile. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8228c0e5440a1835d0ec58b4c9544615"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_PWR_OFFSET&#160;&#160;&#160;0x094</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control register during power-up sequence. </p>

</div>
</div>
<a class="anchor" id="gae433658d7812df938d1c778427bac9ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_PWR_STATE_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>powerup state mask </p>

</div>
</div>
<a class="anchor" id="gaf435fb23268bd664f1708e79aae3141a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_PWR_STATE_OFFSET&#160;&#160;&#160;0xB4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check powerup state. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga89f025f88acd17f1226901735df769d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_HSCOM_UPDT_DYN_OFFSET&#160;&#160;&#160;0x0B8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger the update dynamic event. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cfeb8232dfda0affd5f164fe876949f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_I_IQ_COS_MINSIN&#160;&#160;&#160;0x00000C00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select NCO phases for I output. </p>

</div>
</div>
<a class="anchor" id="ga2ff27d5d05da2bb877985d5f4f23aaf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTERP_MODE_I_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interp filter I. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga24bd6bd466b879bbccb7795cc7bce579">XRFdc_GetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga67e9bed4914d5b35ffed701dde3f0871"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTERP_MODE_I_MASK_EXT&#160;&#160;&#160;0x0000003FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interp filter I. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga24bd6bd466b879bbccb7795cc7bce579">XRFdc_GetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2666ef5dd0f3aa8dc1fb8110030b1873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTERP_MODE_MASK&#160;&#160;&#160;0x00000077U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interp filter mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="gadb95c91e5245e2dae6b1a50dc4d773fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTERP_MODE_MASK_EXT&#160;&#160;&#160;0x00003F3FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interp filter mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa81ed15ff245d9830a7e35bca520cf59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTERP_MODE_Q_SHIFT&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interp mode Q shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9202860f0ef0efce9bacf9df483ce3c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTERP_MODE_Q_SHIFT_EXT&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interp mode Q shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>.</p>

</div>
</div>
<a class="anchor" id="ga65a8fea9a80873a6b18e284f8ec69f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_CMODE_OVR_MASK&#160;&#160;&#160;0x00040000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common mode OV mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gad1a79b085f96196cd79d2601b97d4b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_CMODE_UNDR_MASK&#160;&#160;&#160;0x00080000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common mode UV mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gafc3ee848501150f1e57d69433a8539fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_DAT_OVR_MASK&#160;&#160;&#160;0x00004000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data OF mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b75af0597b8e14a9d731bbbe4b33377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_ENABLE&#160;&#160;&#160;0x204U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intr enable register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ga11fc5e3d37ec8e5afe801381e5c8dc31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_FIFO_OVR_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO OF mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d07d4776fa647b308501796e1b6ba80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_OVR_RANGE_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Over Range interrupt mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gad0ba9594288ba5b34dad38ad5b99ed9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_OVR_VOLTAGE_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Over Voltage interrupt mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e7ebb889b6ad83a14ad8c76202c2a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_INTR_STS&#160;&#160;&#160;0x200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Intr status register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga41579834b8f26afbb9fe452c5ecb45f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MC_CFG0_MIX_MODE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Mixing mode. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8ad736e60ea162390707addd95791bc0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MC_CFG0_MIX_MODE_SHIFT&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mix mode shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>.</p>

</div>
</div>
<a class="anchor" id="ga885a3e14bed9b9d08d2175d1e7b358fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_CFG0_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mixer Config0 Mask. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gab0d9fb79a902668f0497bddda9d6f8a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_CFG1_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mixer Config0 Mask. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gaecc1cdf9166daa7b8a2cd94d2f48ec2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_I_DAT_WRD0_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data word[0] of I channel. </p>

</div>
</div>
<a class="anchor" id="ga74563974ebd9b75fc241f1cf0c7ee8a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_I_DAT_WRD1_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data word[1] of I channel. </p>

</div>
</div>
<a class="anchor" id="gac299b0b2c3b83fa726a860ca4957ddf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_I_DAT_WRD2_MASK&#160;&#160;&#160;0x000001C0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data word[2] of I channel. </p>

</div>
</div>
<a class="anchor" id="ga461becd9bfafd60d0bc79f44736d52af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_I_DAT_WRD3_MASK&#160;&#160;&#160;0x00000E00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data word[3] of I channel. </p>

</div>
</div>
<a class="anchor" id="ga403d8792824070fc160159e84ccc4d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_Q_DAT_WRD0_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data word[0] of Q channel. </p>

</div>
</div>
<a class="anchor" id="gabe61d1ba064b482e7477c56786fceb06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_Q_DAT_WRD1_MASK&#160;&#160;&#160;0x00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data word[1] of Q channel. </p>

</div>
</div>
<a class="anchor" id="gac15668a0a7cf5b91160ec199143fa444"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_Q_DAT_WRD2_MASK&#160;&#160;&#160;0x000001C0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data word[2] of Q channel. </p>

</div>
</div>
<a class="anchor" id="gade1090b461bd7632e44adbaee38ae2af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIX_Q_DAT_WRD3_MASK&#160;&#160;&#160;0x00000E00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output data word[3] of Q channel. </p>

</div>
</div>
<a class="anchor" id="ga891b57ba32606d2115b56da7020fd9c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIXER_MODE_C2C_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mixer mode C2C Mask. </p>

</div>
</div>
<a class="anchor" id="gab90dc5a5ae826344aef51e0c6e94f0e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIXER_MODE_C2R_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mixer mode C2R Mask. </p>

</div>
</div>
<a class="anchor" id="gae2e70de7b1bc13041c7e649c37c9d153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIXER_MODE_OFF_MASK&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mixer mode OFF Mask. </p>

</div>
</div>
<a class="anchor" id="ga7b5324c4598dc81590ff5f0959805aee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MIXER_MODE_R2C_MASK&#160;&#160;&#160;0x00000005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mixer mode R2C Mask. </p>

</div>
</div>
<a class="anchor" id="ga7956bcab0cdc8a5b307b77d86e7c02ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MODE_INVSINC_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>invsinc mode mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gacf81adf625a86bbec8a01089b732f090">XRFdc_GetInvSincFIR()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga78e05abc52a947dafdaecb11a41f7fe4">XRFdc_SetInvSincFIR()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ebb53254fa0a4439ca102bf98a2e60c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MXR_MODE_OFFSET&#160;&#160;&#160;0x088U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC mixer mode Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8209772bd4995cf6a82be46cc9e2830b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_LOW_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO Phase increment[15:0]. </p>

</div>
</div>
<a class="anchor" id="ga83d738e52ab11916329617478f96876d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_MASK&#160;&#160;&#160;0x0000FFFFFFFFFFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO Freq offset[48:0]. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga837c6d61b88a53aee708e95491eeb8fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_MID_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO Phase increment[31:16]. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gacc041f02657febd798b944b98f982e6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_MID_SHIFT&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freq Word Mid shift. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gafc580daf242966b54276a73925eb9f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_UPP_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO Phase increment[47:32]. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6cf794621d971e07a4965492adfb5116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_FQWD_UPP_SHIFT&#160;&#160;&#160;32U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freq Word upper shift. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga91eaf8035d77f447fc850dac646a70d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_LOW_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO Phase offset[15:0]. </p>

</div>
</div>
<a class="anchor" id="ga98aa4878d8ddb1d681f33a1221185398"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_LOW_OFFSET&#160;&#160;&#160;0x0A4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC NCO Phase[15:0] Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gae836b18a6c12fa69635005be31b80647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MASK&#160;&#160;&#160;0x0003FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO Phase offset[17:0]. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gacbf0034981ebc0ed6110175178578234"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MOD_4PHASE&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO output 4 successive phase. </p>

</div>
</div>
<a class="anchor" id="gab67ff65090cbb823086d18c220c0b1e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MOD_EVEN&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO output even phase. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gac08a562c8f68737ccb5d89576d144ab5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MOD_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO mode of operation mask. </p>

</div>
</div>
<a class="anchor" id="ga94aae7714e373d3484d9a44a9accdd21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_MODE_ODD&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO output odd phase. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga65c3d6803aaf91bc403614b78fd8742f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_RST_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset NCO Phase of current slice. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga18b8ad2dfc2ba2ffcec2dde7796b5a21">XRFdc_ResetNCOPhase()</a>.</p>

</div>
</div>
<a class="anchor" id="ga511eb14fc9d93eb331304c1bb6f2fb8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_UPP_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO Phase offset[17:16]. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gab08fa7dedfc69dccb3e9ff72b128df80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_UPP_OFFSET&#160;&#160;&#160;0x0A0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC NCO Phase[17:16] Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga82d1176a1527f504d142a46d13933714"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_PHASE_UPP_SHIFT&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO phase upper shift. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga89750f53c53bf9b803b7f4b1e6baf47d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_RST_OFFSET&#160;&#160;&#160;0x090U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC NCO Phase Reset Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga18b8ad2dfc2ba2ffcec2dde7796b5a21">XRFdc_ResetNCOPhase()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e6643d84a299afbce2e378bcc30b02d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_DLY_MASK&#160;&#160;&#160;0x00001FF8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>delay in clk_dp cycles in application of event after arrival </p>

</div>
</div>
<a class="anchor" id="ga42b76ddfd68b556e19191184968edc64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_FABRIC&#160;&#160;&#160;0x00000005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO event source selection is fabric. </p>

</div>
</div>
<a class="anchor" id="ga98d8ea06225e2e15fa4052fc9b02e770"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_GRP&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO event source selection is Group. </p>

</div>
</div>
<a class="anchor" id="gac64287ad0fa6cb5f145cfd31b921a6f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_MARKER&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO event source selection is Marker. </p>

</div>
</div>
<a class="anchor" id="gad74ad2d78a0026ecf5108d6dce965985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO event source selection mask. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ga55a678591c3475e6644013bab8de1d9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_SLICE&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO event source selection is slice. </p>

</div>
</div>
<a class="anchor" id="ga2890a0d6d3b4af6c52db6df75a969de0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_SYSREF&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO event source selection is Sysref. </p>

</div>
</div>
<a class="anchor" id="ga9900132b14a27edae2d9689b6bcb6fd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_MODE_TILE&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>NCO event source selection is tile. </p>

</div>
</div>
<a class="anchor" id="gaef4dde6d2ec4eb16f045d3a2400e4f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_OFFSET&#160;&#160;&#160;0x08CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC NCO Update mode Register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5d2b06dceaf2ce19923b93d516cae937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_NCO_UPDT_RST_DLY_MASK&#160;&#160;&#160;0x0000D000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>optional delay on the NCO phase reset delay </p>

</div>
</div>
<a class="anchor" id="ga2f25bb874f2dabf8cc76e163b0e56fa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_CHARGEPUMP&#160;&#160;&#160;0x48U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for charge pumps. </p>

</div>
</div>
<a class="anchor" id="gad4d26d656dea0fa3ac7ccbaa2e80b8cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_CRS1&#160;&#160;&#160;0x28U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for coarse frequency control LSB. </p>

</div>
</div>
<a class="anchor" id="ga64fd35006a56aa7c109dcfcd0ebc7f40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_CRS2&#160;&#160;&#160;0x2CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for coarse frequency control MSB. </p>

</div>
</div>
<a class="anchor" id="gac73689ba185afcdcf7811674fd436ed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_DIVIDER0&#160;&#160;&#160;0x30U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Output Divider LSB register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>, and <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gacecadaaeb86da41f9c0a3257ace61a9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_DIVIDER0_ALT_MASK&#160;&#160;&#160;0x800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Output Divider Register Mask for IntraTile. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2ba73b38f13731eb9ba654b4a1d58a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_DIVIDER1&#160;&#160;&#160;0x34U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Output Divider MSB register. </p>

</div>
</div>
<a class="anchor" id="gacc0c3fc190c2d7a0466fcd73ff497db8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_FPDIV&#160;&#160;&#160;0x5CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Feedback Divider register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga606e1e2542c9ccd2219eee93c120b696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_FREQ&#160;&#160;&#160;0x300U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL output frequency (before divider) register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1c560029b8d261b859e5b035497c733f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_FS&#160;&#160;&#160;0x304U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sampling rate register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a6fbbcb2c3a787b858d360305c199e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_LOCKED_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Locked mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga03c20d025edfa68bd5149f3eeb0c5a16">XRFdc_GetIPStatus()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gac141871e4c2350d88e8fc892771f3ae4">XRFdc_GetPLLLockStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gadb0e065e20b51688b0a99b9534752cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_LOCKED_SHIFT&#160;&#160;&#160;3U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL locked shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga03c20d025edfa68bd5149f3eeb0c5a16">XRFdc_GetIPStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga999aad3b01648188b4868dc8c7ac402f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_LPF0&#160;&#160;&#160;0x4CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for loop filters LSB. </p>

</div>
</div>
<a class="anchor" id="ga3d6e2a5cf549565eba10c8025e301c03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_LPF1&#160;&#160;&#160;0x50U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for loop filters MSB. </p>

</div>
</div>
<a class="anchor" id="gaddc1e251944bdd70439c00ea2b91a4a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_REFDIV&#160;&#160;&#160;0x40U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Reference Divider register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>, and <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga29d68c85ca57823080a838bfb9868708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_REFDIV_MASK&#160;&#160;&#160;0x0E0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Reference Divider Register Mask for IntraTile. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e3a070158185916ebaa7501ac9d29fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_SDM_CFG0&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Configuration bits for sdm. </p>

</div>
</div>
<a class="anchor" id="ga758834f94068939ad00179e1f03b7b3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_SDM_SEED0&#160;&#160;&#160;0x18U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Bits for sdm LSB. </p>

</div>
</div>
<a class="anchor" id="ga405ed2792dc5d1e4fe5a3b7e8569ecc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_SDM_SEED1&#160;&#160;&#160;0x1CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Bits for sdm MSB. </p>

</div>
</div>
<a class="anchor" id="gacb5c753b89ae5096036a064c7be809b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_SPARE0&#160;&#160;&#160;0x38U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL spare inputs LSB. </p>

</div>
</div>
<a class="anchor" id="gae377d265350f9ab5046a2e932ed904b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_SPARE1&#160;&#160;&#160;0x3CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL spare inputs MSB. </p>

</div>
</div>
<a class="anchor" id="ga9b83cfd956fb25f99e122a772c22049f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_VCO0&#160;&#160;&#160;0x54U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for coltage controlled oscillator LSB. </p>

</div>
</div>
<a class="anchor" id="gafe4103ee0e8477690117770e764b5ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_VCO1&#160;&#160;&#160;0x58U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for coltage controlled oscillator MSB. </p>

</div>
</div>
<a class="anchor" id="ga21e08740f4f2a45a4babe1a0a44eabeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_VREG&#160;&#160;&#160;0x44U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for voltage regulator. </p>
<p>PLL voltage regulator. </p>

</div>
</div>
<a class="anchor" id="ga21e08740f4f2a45a4babe1a0a44eabeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_VREG&#160;&#160;&#160;0x44U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL bits for voltage regulator. </p>
<p>PLL voltage regulator. </p>

</div>
</div>
<a class="anchor" id="gad6c44d9b8b53f010b163b90ed955bdce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PWR_STATE_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>State mask. </p>

</div>
</div>
<a class="anchor" id="ga63859c46a8dfa58718901c92a6f60120"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PWR_UP_STAT_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Up state mask. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga03c20d025edfa68bd5149f3eeb0c5a16">XRFdc_GetIPStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gaeecb7f81e47e0daf39ca3077b860292c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PWR_UP_STAT_SHIFT&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PowerUp status shift. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga03c20d025edfa68bd5149f3eeb0c5a16">XRFdc_GetIPStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="gadb5fbe234ba7ddacab85e5419a382222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_Q_IQ_SIN_COS&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select NCO phases for Q output. </p>

</div>
</div>
<a class="anchor" id="gabe7004e6cf9b489e33a91d6c260c2668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_CFG_EN_GAIN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable QMC gain correction mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga594d5be058e8d9d0c8c66dbd61096c0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_CFG_EN_PHASE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable QMC Phase correction mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gafd6eb2446c86b9f8aab5878f7bcea9ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_CFG_OFFSET&#160;&#160;&#160;0x0CCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC QMC Config Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7c5eb86950c6cc5a41f9a18d22d199d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_CFG_PHASE_SHIFT&#160;&#160;&#160;1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC config phase shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c4647593fad2b0af4b0aeb4f79b3561"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_GAIN_CRCTN_MASK&#160;&#160;&#160;0x00003FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC gain correction factor. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga194b4b88e868b4265846fdd5f2477647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_GAIN_OFFSET&#160;&#160;&#160;0x0D4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC QMC Gain Correction Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gadf361c4825b276fc7fe5d86cdefaaf4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_OFF_OFFSET&#160;&#160;&#160;0x0D0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC QMC Offset Correction Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga071793b0bb699ee99defa1954b7a6d00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_OFFST_CRCTN_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC offset correction factor. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f180b34a8de21344c0a903dcfa23c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_PHASE_CRCTN_MASK&#160;&#160;&#160;0x00000FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC phase correction factor. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gac3ae417057fbc9457e804936ec9004cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_PHASE_OFFSET&#160;&#160;&#160;0x0D8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC QMC Phase Correction Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0e7f511db29c6b6b6298cea7706d3cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_DLY_MASK&#160;&#160;&#160;0x00001FF8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>delay in clk_dp cycles in application of event after arrival </p>

</div>
</div>
<a class="anchor" id="ga4acd23abf7d3e5ad1e8d57583835293e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_FABRIC&#160;&#160;&#160;0x00000005U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC event source selection is fabric. </p>

</div>
</div>
<a class="anchor" id="ga40f9a0ec45792b9fd087c42b15d680cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_GRP&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC event source selection is group. </p>

</div>
</div>
<a class="anchor" id="ga94660f0b0c3aa2c5a0eae59bd55bbc75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_MARKER&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC event source selection is Marker. </p>

</div>
</div>
<a class="anchor" id="gac5bfb9bb3f007c86cf52e2d935d9b0f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_MASK&#160;&#160;&#160;0x00000007U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC event source selection mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4d2d3b2f00ceb30d72b3ab1ece00be82">XRFdc_GetCoarseDelaySettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>, <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e174f0794efddc89198edd71375cc20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_SLICE&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC event source selection is slice. </p>

</div>
</div>
<a class="anchor" id="ga45441dca57609804914d6aefbd281563"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_SYSREF&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC event source selection is Sysref. </p>

</div>
</div>
<a class="anchor" id="gad4c28277d76d7a273fe23b4aa56886e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_MODE_TILE&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC event source selection is tile. </p>

</div>
</div>
<a class="anchor" id="ga56cc565194c7196b1eb05e3943ba46cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_QMC_UPDT_OFFSET&#160;&#160;&#160;0x0C8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC/DAC QMC Update Mode Register. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga43b39e1be1937e41fa1635b60e904f56">XRFdc_GetQMCSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9ed25b746e934ee51b87a576731ffe04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_REFCLK_DIV_1_MASK&#160;&#160;&#160;0x10U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for Div1. </p>

</div>
</div>
<a class="anchor" id="gac505119d79bfa1c67510e54ae0c7dd3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_REFCLK_DIV_2_MASK&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for Div2. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e90507e8bed1423d63f8f8f18b4f409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_REFCLK_DIV_3_MASK&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for Div3. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a5e0527469e5de3dec0e2f95d19a452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_REFCLK_DIV_4_MASK&#160;&#160;&#160;0x2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mask for Div4. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga11e0f8900ba277a93fd6d4738d0b68ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RESET_OFFSET&#160;&#160;&#160;0x00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tile reset register. </p>

</div>
</div>
<a class="anchor" id="ga1df7d98bd6097267167a028bf2f1c254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RESTART_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Restart bit mask. </p>

</div>
</div>
<a class="anchor" id="ga5bdde5c28d587536e34f52557dc49c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RESTART_OFFSET&#160;&#160;&#160;0x04U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tile restart register. </p>

</div>
</div>
<a class="anchor" id="ga357df0ca66868d9c3403472ecc0e32d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RESTART_STATE_OFFSET&#160;&#160;&#160;0x08U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tile restart state register. </p>

</div>
</div>
<a class="anchor" id="gaee4b3e27a89d7f6b5a1e97bf13489b24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RSR_START_SHIFT&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start state shift. </p>

</div>
</div>
<a class="anchor" id="ga7de28176dd2971866c8929e8f9e712c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG0_CM_MASK&#160;&#160;&#160;0x00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coupling mode mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga4413c219f6bffc87d0790e0e86d20780">XRFdc_GetLinkCoupling()</a>.</p>

</div>
</div>
<a class="anchor" id="ga80883b0a5fe9ca4aeb216f49c1a283b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG0_IM3_DITH_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IM3 Dither Enable mode mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gae00a323c43fe30c6ccc7cdde28b612f5">XRFdc_GetDither()</a>, and <a class="el" href="group__rfdc__v6__0.html#gad6be9864ab48f0d17d713c2b9a9cab8e">XRFdc_SetDither()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf6fe6b193044b79c052f9ca142cfbdef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG0_IM3_DITH_SHIFT&#160;&#160;&#160;5U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IM3 Dither Enable mode shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gad6be9864ab48f0d17d713c2b9a9cab8e">XRFdc_SetDither()</a>.</p>

</div>
</div>
<a class="anchor" id="gafbf06da8fe294d384ffd2efd99da2243"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG0_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX MC config0. </p>

</div>
</div>
<a class="anchor" id="ga9cdfbadfe68a2c4c3dd7a72d93623c4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG1_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX MC Config1. </p>

</div>
</div>
<a class="anchor" id="ga8949944a2e236dc0e7afb671997c4800"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_CFG2_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX MC Config2. </p>

</div>
</div>
<a class="anchor" id="ga3757eea7968bf725b0b8472192a04a4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_MC_PWRDWN_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX MC power down. </p>

</div>
</div>
<a class="anchor" id="gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_PR_MC_CFG0_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX Pair MC Config0. </p>

</div>
</div>
<a class="anchor" id="gabac7cf77b24d57c4af0337e180d4e456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_RX_PR_MC_CFG1_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX Pair MC Config1. </p>

</div>
</div>
<a class="anchor" id="gaee3d96f330a569976d1c77a967c1f185"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_DECI_MASK&#160;&#160;&#160;0x00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control crossbar switch that select the data to decimation filter. </p>

</div>
</div>
<a class="anchor" id="ga66e3ff3790dcdc377d7c3d006839d9c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_MIX0_MASK&#160;&#160;&#160;0x0000000CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control crossbar switch that select the data to mixer block mux0. </p>

</div>
</div>
<a class="anchor" id="gadf8f9dad4b6c97472a5ba429592c67d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_MIX0_SHIFT&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Crossbar Mixer0 shift. </p>

</div>
</div>
<a class="anchor" id="ga5cf885da2bb4a064d97cbb8584d4e7ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_MIX1_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control crossbar switch that select the data to mixer block mux1. </p>

</div>
</div>
<a class="anchor" id="gac8d738ffbe6e827dc9359fad5fdab79a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_CB_TO_QMC_MASK&#160;&#160;&#160;0x00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Control crossbar switch that select the data to QMC. </p>

</div>
</div>
<a class="anchor" id="ga16b20e441a95c0016a956166d31a2158"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_I_IQ_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select NCO phases for I output. </p>

</div>
</div>
<a class="anchor" id="ga4a68a0b557045661ebb961bff84f064b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SEL_Q_IQ_MASK&#160;&#160;&#160;0x0000F000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select NCO phases for Q output. </p>

</div>
</div>
<a class="anchor" id="gab8951c0ea0af304909c87b7b80b9023b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_STATUS_OFFSET&#160;&#160;&#160;0x228U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common status register. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, <a class="el" href="group__rfdc__v6__0.html#ga03c20d025edfa68bd5149f3eeb0c5a16">XRFdc_GetIPStatus()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gac141871e4c2350d88e8fc892771f3ae4">XRFdc_GetPLLLockStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga012fadbcbb766ec2add444ac0eaa456b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC0_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub-drp0 address </p>

</div>
</div>
<a class="anchor" id="ga301d2b13220acaf2bdcb62b7c9aa362c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC0_DAT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub-drp0 data for read or write transaction </p>

</div>
</div>
<a class="anchor" id="ga74fd465c9fbf4f3785bfdbd535f3bf37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC1_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub-drp1 address </p>

</div>
</div>
<a class="anchor" id="gac3f2da59d0804fecce382d0fa34e00ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC1_DAT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub-drp1 data for read or write transaction </p>

</div>
</div>
<a class="anchor" id="ga670847a150bb7f03a3f9bed349550539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC2_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub-drp2 address </p>

</div>
</div>
<a class="anchor" id="ga5e8e723966c418df2dcce6ea3fd4452e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC2_DAT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub-drp2 data for read or write transaction </p>

</div>
</div>
<a class="anchor" id="gaebdd74258ec8c93bc90c8d0bf5b9d021"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC3_ADDR_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub-drp3 address </p>

</div>
</div>
<a class="anchor" id="ga1469b0f8e7e2629e8b581178aae263c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SUBDRP_ADC3_DAT_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>sub-drp3 data for read or write transaction </p>

</div>
</div>
<a class="anchor" id="ga65ab7f10e67b3eab887dce8198cc8806"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_SWITCH_MTRX_MASK&#160;&#160;&#160;0x0000003FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switch matrix mask. </p>

</div>
</div>
<a class="anchor" id="gac073efa8b4739003f0910c5546cf7305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_CTRL0_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TI DCB gain and offset correction. </p>

</div>
</div>
<a class="anchor" id="ga8d272b772514881dac0b5e0c772dd33b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_CTRL1_MASK&#160;&#160;&#160;0x00001FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TI DCB gain and offset correction. </p>

</div>
</div>
<a class="anchor" id="gab8e9f458a1676d3a018b5506dff31df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_CTRL2_MASK&#160;&#160;&#160;0x00001FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TI DCB gain and offset correction. </p>

</div>
</div>
<a class="anchor" id="ga510d6ffa4877550fb0ad7ce3f23e1a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_MODE_MASK&#160;&#160;&#160;0x00007800U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TI DCB Mode mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaab11b20e3aadaf71a627350a447e6f98">XRFdc_GetCalibrationMode()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a7e0cdf402970dd7f481eff3de9fff6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS0_BG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCB Status0 BG. </p>

</div>
</div>
<a class="anchor" id="ga59063656af39679671c806b07ca46174"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS0_FG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCB Status0 FG. </p>

</div>
</div>
<a class="anchor" id="ga2fce7525519fce52ae13b76f481f97a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS1_BG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCB Status1 BG. </p>

</div>
</div>
<a class="anchor" id="gaf3dbc3bbb03d9739076c12e80f2fa34f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS1_FG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCB Status1 FG. </p>

</div>
</div>
<a class="anchor" id="gaa395ce988844aed41583b3fae3d69a15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS2_BG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCB Status2 BG. </p>

</div>
</div>
<a class="anchor" id="gaa712d67664cf1861fb6c2d2f77b4e492"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS2_FG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCB Status2 FG. </p>

</div>
</div>
<a class="anchor" id="ga8d447d94259702787da6d10e69ad3153"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS3_BG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCB Status3 BG. </p>

</div>
</div>
<a class="anchor" id="ga044e1364844a6229858c4bf78c7e2e56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS3_FG_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DCB Status3 FG. </p>

</div>
</div>
<a class="anchor" id="ga04789c6ca6a64be7dfcdcdc7e5a77a04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS4_LSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read the status of gcb acc0 lsb bits(subadc chan0) </p>

</div>
</div>
<a class="anchor" id="gaf5e6181b155be7c06573d0fa835abdb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS4_MSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read the status of gcb acc0 msb bits(subadc chan0) </p>

</div>
</div>
<a class="anchor" id="ga05b0358cdb732b17e01f78d40a5cc39f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS5_LSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read the status of gcb acc1 lsb bits(subadc chan1) </p>

</div>
</div>
<a class="anchor" id="gaccfdf05cce89d0137d52febdc7875260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS5_MSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read the status of gcb acc1 msb bits(subadc chan1) </p>

</div>
</div>
<a class="anchor" id="ga91b0f6cf2f111f3c3e4ef3491ca2017a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS6_LSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read the status of gcb acc2 lsb bits(subadc chan2) </p>

</div>
</div>
<a class="anchor" id="ga7d3da2aaff966ba6d3e64a3cbd518b0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS6_MSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read the status of gcb acc2 msb bits(subadc chan2) </p>

</div>
</div>
<a class="anchor" id="ga00c3645e4f6e59635a3974b98a4a8910"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS7_LSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read the status of gcb acc3 lsb bits(subadc chan3) </p>

</div>
</div>
<a class="anchor" id="ga009f0258bfe52af132e15cd2dd18f31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_DCB_STS7_MSB_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>read the status of gcb acc3 msb bits(subadc chan3) </p>

</div>
</div>
<a class="anchor" id="ga6880e62a7e5360c4e16961da334633ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_CHOP_EN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable chopping mode </p>

</div>
</div>
<a class="anchor" id="ga425c82907d5dad2bd8a4277d69961b06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_DBG_CTRL_MASK&#160;&#160;&#160;0x0000F000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug control. </p>

</div>
</div>
<a class="anchor" id="ga851a2cca9a3a4a481c435e7dcdb99574"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_DBG_UPDT_RT_MASK&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug update rate. </p>

</div>
</div>
<a class="anchor" id="ga11561db898aeddfb4d09b28481ab9489"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_DITH_DLY_MASK&#160;&#160;&#160;0x0000E000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Programmable delay on dither path to match data path. </p>

</div>
</div>
<a class="anchor" id="ga946eb312e6d84a9ed576e0e2980037d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Block Enable. </p>

</div>
</div>
<a class="anchor" id="ga8602ee795e3a38ba34a1dba58aab26cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_MODE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode (2G/4G) </p>

</div>
</div>
<a class="anchor" id="ga7e7fa6da95937c2b51f3a17a4edbe6f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_MU_CM_MASK&#160;&#160;&#160;0x000000F0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constant mu_cm multiplying common mode path. </p>

</div>
</div>
<a class="anchor" id="ga51a5d19c0447099a66b0fe519fd35e5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_MU_DF_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constant mu_df multiplying differential path. </p>

</div>
</div>
<a class="anchor" id="ga6f18444e5a5b7beb24c183eec21fa4a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TI_TISK_ZONE_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies Nyquist zone. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7441efc7f45b5fb0f6e80ae442d28e90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TILE_RESET_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tile reset mask. </p>

</div>
</div>
<a class="anchor" id="ga94e22d750c5bb173daef63d56da347c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_BYPASS0_MASK&#160;&#160;&#160;0x00000080U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ByPass filter0. </p>

</div>
</div>
<a class="anchor" id="ga0829e77bafb097946bab6b92e38d626a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_BYPASS1_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Filter1 multiplying factor. </p>

</div>
</div>
<a class="anchor" id="ga9d0d02d583376c345a301dc9c290e714"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_CHOP_EN_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable chopping mode </p>

</div>
</div>
<a class="anchor" id="gaab914937d473906d4ea259f5ff0abf39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC0_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Code to correction DAC of subadc ch0 front end switch0. </p>

</div>
</div>
<a class="anchor" id="gaf292ffc81464ad33333d533cc18f9d37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC0_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override enable </p>

</div>
</div>
<a class="anchor" id="ga47f4bd06551df3aa7d0f029c97a8b3be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC1_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Code to correction DAC of subadc ch1 front end switch0. </p>

</div>
</div>
<a class="anchor" id="gae6550e1ac20e14ea920f8153944b2fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC1_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override enable </p>

</div>
</div>
<a class="anchor" id="ga48a11bae2d84dfb2295ed6a36867265c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC2_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Code to correction DAC of subadc ch2 front end switch0. </p>

</div>
</div>
<a class="anchor" id="ga7deb1b799a85477dddd294bb39741f90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC2_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override enable </p>

</div>
</div>
<a class="anchor" id="ga2b600795b05dc1a3cfab6e0bab77ff73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC3_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Code to correction DAC of subadc ch3 front end switch0. </p>

</div>
</div>
<a class="anchor" id="ga213a91213fd35035976e065195733f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DAC3_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override enable </p>

</div>
</div>
<a class="anchor" id="ga29b3b2837c679cfa97af0eb025e8346e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP0_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Code to correction DAC of subadc ch0 front end switch1. </p>

</div>
</div>
<a class="anchor" id="ga40022dd3c91e5cba28e3322ab33b75ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP0_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override enable </p>

</div>
</div>
<a class="anchor" id="ga37db0c07bb0ece9ef52e9338de3f870a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP1_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Code to correction DAC of subadc ch1 front end switch1. </p>

</div>
</div>
<a class="anchor" id="ga03d202dc250b81219d28e92627c05042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP1_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override enable </p>

</div>
</div>
<a class="anchor" id="gaf2c8d2e1141425bcd00d6762ef63d2a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP2_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Code to correction DAC of subadc ch2 front end switch1. </p>

</div>
</div>
<a class="anchor" id="ga5c78e64e8ad4ad79c978094967342ee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP2_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override enable </p>

</div>
</div>
<a class="anchor" id="gaf41c2e8bb1730dfc33817cc001cdb416"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP3_CODE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Code to correction DAC of subadc ch3 front end switch1. </p>

</div>
</div>
<a class="anchor" id="gaae18854cb77722b9e92d43ddaac77f65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DACP3_OVRID_EN_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>override enable </p>

</div>
</div>
<a class="anchor" id="ga9b118ea940ba32280a2d6cf9ee175f6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DBG_CTRL_MASK&#160;&#160;&#160;0x0000F000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug control. </p>

</div>
</div>
<a class="anchor" id="ga9a0c7b303ee91ff885f222f545c48515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DBG_UPDT_RT_MASK&#160;&#160;&#160;0x00001000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug update rate. </p>

</div>
</div>
<a class="anchor" id="ga9c9959175cd8dc78ccff8cbe1a60d55c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DITH_DLY_MASK&#160;&#160;&#160;0x0000E000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Programmable delay on dither path to match data path. </p>

</div>
</div>
<a class="anchor" id="ga46c0f163276112dca7ad77ad33ea0737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DZ_MAX_VAL_MASK&#160;&#160;&#160;0x0000FF00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deadzone max. </p>

</div>
</div>
<a class="anchor" id="gad03efeb4afcbf2992ae5bee663b0a799"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_DZ_MIN_VAL_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deadzone min. </p>

</div>
</div>
<a class="anchor" id="ga049214f5c698bf1267a9911a96c1cf5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_EN_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Block Enable. </p>

</div>
</div>
<a class="anchor" id="ga2a01360cbe0bea0d4556e16eccbd0a5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MODE_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode (2G/4G) </p>

</div>
</div>
<a class="anchor" id="gad3eaa69892000f0d3083fb90dafb6254"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MU0_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Filter0 multiplying factor. </p>

</div>
</div>
<a class="anchor" id="gaf01c753ce78e3cf2c8eea72702e76451"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MU1_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Filter1 multiplying factor. </p>

</div>
</div>
<a class="anchor" id="ga8a19a5ce21326882cfb5ef0b252bfd49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MU_CM_MASK&#160;&#160;&#160;0x000000F0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constant mu_cm multiplying common mode path. </p>

</div>
</div>
<a class="anchor" id="ga0d6a34ef14b86ff6720805c14eb8d471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_MU_DF_MASK&#160;&#160;&#160;0x00000F00U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constant mu_df multiplying differential path. </p>

</div>
</div>
<a class="anchor" id="gabef847945f442b1cf0f3d63c0d1c33d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_SETTLE_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Settling time following code update. </p>

</div>
</div>
<a class="anchor" id="ga2aa0dbadcdf5f87eb91ac2f3ad285c35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_ZONE_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specifies Nyquist zone. </p>

</div>
</div>
<a class="anchor" id="ga0a63ed1351521a98f82d0e2fe0d13c8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TISK_ZONE_SHIFT&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Nyquist zone shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4900a9b8a5160c5c3ca37082eb9e03ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_AVG_LOW_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold0 under Averaging[15:0]. </p>

</div>
</div>
<a class="anchor" id="gab3ecc88b27a7ee0b7ca37007c3e761e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_AVG_UPP_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold0 under Averaging[31:16]. </p>

</div>
</div>
<a class="anchor" id="ga241937dd7399a4dab70bc7457dc58941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_AVG_UPP_SHIFT&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold0 Avg upper shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02af84ef0928e09e3ed9d9f2639409c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_CLR_MOD_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear mode. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gac3fb87248f09b356e8fdb3836658eb27">XRFdc_SetThresholdClrMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2c4631be6cebecd9af303c3f6bd8c338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_EN_MOD_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Threshold0 block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1063718156e42b25517c7d0f7da69ce2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_OVER_MASK&#160;&#160;&#160;0x00007FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold0 under Threshold[14:0]. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d14cc79a3a529a1d2de6a1c9f8061e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_STIKY_CLR_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear sticky bit. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga69a7ae63cf7acb97d3a3cf591f8a37b4">XRFdc_ThresholdStickyClear()</a>.</p>

</div>
</div>
<a class="anchor" id="gacf3bfb2c38fdd53bd2e6d016656a034a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD0_UNDER_MASK&#160;&#160;&#160;0x00007FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold0 under Threshold[14:0]. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gadb17e7832717e6bf590ee5d0bc684cef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_AVG_LOW_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold1 under Averaging[15:0]. </p>

</div>
</div>
<a class="anchor" id="ga413088467612fed50166cecb96be66a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_AVG_UPP_MASK&#160;&#160;&#160;0x0000FFFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold1 under Averaging[31:16]. </p>

</div>
</div>
<a class="anchor" id="ga02ebba9852b1f6c40a7cf69c63e96a35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_AVG_UPP_SHIFT&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold1 Avg upper shift. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaff6bb032998c703e8a098e469e9074f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_CLR_MOD_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear mode. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gac3fb87248f09b356e8fdb3836658eb27">XRFdc_SetThresholdClrMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga25fb89e74517cfec924ea6ee1d9ed306"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_EN_MOD_MASK&#160;&#160;&#160;0x00000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Threshold1 block. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7cbdbadacec444d7a2bd6d8b1ac2859c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_OVER_MASK&#160;&#160;&#160;0x00007FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold1 under Threshold[14:0]. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga62fbe53a9ebbeb9703ec90e92d97dbfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_STIKY_CLR_MASK&#160;&#160;&#160;0x00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear sticky bit. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga69a7ae63cf7acb97d3a3cf591f8a37b4">XRFdc_ThresholdStickyClear()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4874aa2b9526717f14e9d993c67444d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_TRSHD1_UNDER_MASK&#160;&#160;&#160;0x00007FFFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold1 under Threshold[14:0]. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3280baae4fc36d8025ff9cb65661d2b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_UPDT_EVNT_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update event mask. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga9a990f0ce6912896ee04b7cd47c06813">XRFdc_SetCoarseDelaySettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga68255c917fc740033dffa4350ada6418"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_UPDT_EVNT_NCO_MASK&#160;&#160;&#160;0x00000002U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger a update event apply to NCO_DCONFIG reg. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02758b59aa7200d893ad82cc536c9e82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_UPDT_EVNT_QMC_MASK&#160;&#160;&#160;0x00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger a update event apply to QMC_DCONFIG reg. </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaaa95922df5ac3c26a066f4418fc1853e">XRFdc_SetQMCSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a435f6aa2c95eb7959c54c942acf8f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_UPDT_EVNT_SLICE_MASK&#160;&#160;&#160;0x00000001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger a slice update event apply to _DCONFIG reg. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga0bd9f5b019da4efe2af3ac562636d798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* XRFdc_StatusHandler)(void *CallBackRef, u32 Type, u32 Tile_Id, u32 Block_Id, u32 StatusEvent)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The handler data type allows the user to define a callback function to respond to interrupt events in the system. </p>
<p>This function is executed in interrupt context, so amount of processing should be minimized.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CallBackRef</td><td>is the callback reference passed in by the upper layer when setting the callback functions, and passed back to the upper layer when the callback is invoked. Its type is not important to the driver, so it is a void pointer. </td></tr>
    <tr><td class="paramname">Type</td><td>indicates ADC/DAC. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number (0-3). </td></tr>
    <tr><td class="paramname">StatusEvent</td><td>indicates one or more interrupt occurred. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga259ea2f270f0ce46ac06912cd7dcdfb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> *&#160;</td>
          <td class="paramname"><em>ConfigPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes a specific <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> instance such that the driver is ready to use. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">ConfigPtr</td><td>is a reference to a structure containing information about xrfdc. This function initializes an InstancePtr object for a specific device specified by the contents of Config.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The user needs to first call the <a class="el" href="group__rfdc__v6__0.html#ga80407a3a6737440fa38fc79eee240ad2" title="Looks up the device configuration based on the unique device ID.">XRFdc_LookupConfig()</a> API which returns the Configuration structure pointer which is passed as a parameter to the <a class="el" href="group__xrfdc__v6__0.html#ga259ea2f270f0ce46ac06912cd7dcdfb9" title="Initializes a specific XRFdc instance such that the driver is ready to use.">XRFdc_CfgInitialize()</a> API. </dd></dl>

<p>Referenced by <a class="el" href="xrfdc__mts__example_8c.html#ad715e4bd581993df1ad8add6b078331b">RFdcMTS_Example()</a>.</p>

</div>
</div>
<a class="anchor" id="gadd43c4d3f675553864148accac53099f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_DisableCoefficientsOverride </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>CalibrationBlock</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to disable Calibration Coefficients override. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">CalibrationBlock</td><td>indicates the calibration block.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if error occurs.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gac98e45d6a55cf51119a9f0a3cd93e348">XRFDC_ADC_TI_DCB_CRL1_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga833f68798597f327180f9a55725ced8e">XRFDC_ADC_TI_DCB_CRL2_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabb2e0265fbc3b6dbe3218eb87cb34de1">XRFDC_ADC_TI_DCB_CRL3_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gade4ee2db05c71ebb5a100bf23342cca2">XRFDC_CAL_GCB_ACEN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga35dcee39b35382ba955c6ce4103d106c">XRFDC_CAL_GCB_EN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gac609a08b870473222480eaf9261f6a2f">XRFDC_CAL_GCB_ENFL_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga59144c652e31fa6df85e3c978bc95c51">XRFDC_CAL_GCB_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaf019b0fcb5b82865bf6dc8c0d5edde3b">XRFDC_CAL_OCB_EN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga6eb5f3832024803b92d81a2a0054faaf">XRFDC_CAL_TSCB_EN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga6d91551f591c725e2d073af6ede61dbc">XRFDC_CAL_TSCB_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#ga5c65e27ddcda033d4ec3e9cc1d94907b">XRFDC_CAL_TSCB_OFFSET_COEFF0_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga86b12ff66ff4ca9559ad0f873dd21b74">XRFDC_CAL_TSCB_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#ga87c64955ef900c2c7fb1c937a6765ec3">XRFDC_CAL_TSCB_OFFSET_COEFF1_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#gaef4bb3d3e51b3e12d41b9699bfd56859">XRFDC_CAL_TSCB_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#gad5294cd6c021d2f832de2af1c7f9b5ad">XRFDC_CAL_TSCB_OFFSET_COEFF2_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga551f4750f28060b54e2a284db2d1540f">XRFDC_CAL_TSCB_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#gaa52859262985ea4f5e5d01432f19edcf">XRFDC_CAL_TSCB_OFFSET_COEFF3_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga391efc4d84029a58f1c7a454f8e934ef">XRFDC_CAL_TSCB_OFFSET_COEFF4</a>, <a class="el" href="group__rfdc__v6__0.html#ga9b11771e4054976eca354ae0d3f85746">XRFDC_CAL_TSCB_OFFSET_COEFF4_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga0e3d2675139cb14381d44dceec7c5301">XRFDC_CAL_TSCB_OFFSET_COEFF5</a>, <a class="el" href="group__rfdc__v6__0.html#ga3fa264d1b37a993f7d47f840dbb8c4e0">XRFDC_CAL_TSCB_OFFSET_COEFF5_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga94f8b8cb4b6d76141ef43199ccd8366c">XRFDC_CAL_TSCB_OFFSET_COEFF6</a>, <a class="el" href="group__rfdc__v6__0.html#ga4da2cf0b6b9f7359bc247e6f918eccc8">XRFDC_CAL_TSCB_OFFSET_COEFF6_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga5031b801ad87f81033231995c9830db4">XRFDC_CAL_TSCB_OFFSET_COEFF7</a>, and <a class="el" href="group__rfdc__v6__0.html#ga935e30eb0d2c20eeaeb4e4b33ff58d06">XRFDC_CAL_TSCB_OFFSET_COEFF7_ALT</a>.</p>

</div>
</div>
<a class="anchor" id="gadfcff833fb9078071546a872f78b03a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_DumpRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Prints the offset of the register along with the content. </p>
<p>This API is meant to be used for debug purposes. It prints to the console the contents of registers for the passed Tile_Id. If -1 is passed, it prints the contents of the registers for all the tiles for the respective ADC or DAC</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga2390330eaf525d57a9500d298d712db1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_DynamicPLLConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Source</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>RefClkFreq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">double&#160;</td>
          <td class="paramname"><em>SamplingRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function used for dynamically switch between internal PLL and external clcok source and configuring the internal PLL. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>indicates ADC/DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3) </td></tr>
    <tr><td class="paramname">Source</td><td>Clock source internal PLL or external clock source </td></tr>
    <tr><td class="paramname">RefClkFreq</td><td>Reference Clock Frequency in MHz(102.40625MHz - 1.2GHz) </td></tr>
    <tr><td class="paramname">SamplingRate</td><td>Sampling Rate in MHz(0.1- 6.554GHz for DAC and 0.5/1.0 - 2.058/4.116GHz for ADC based on the device package).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API enables automatic selection of the VCO which will work in IP version 2.0.1 and above. Using older version of IP this API is not likely to work. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gaa3f8b6206a330b53ad8f5c7e626c357e">XRFDC_CLK_NETWORK_CTRL1</a>, <a class="el" href="xrfdc__hw_8h.html#a3790dd8f680e9af869bda4c1d1c80fbe">XRFDC_CLK_NETWORK_CTRL1_USE_PLL_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gadbda21c40278f6c95ce2a02f0d52c49c">XRFdc_GetClockSource()</a>, <a class="el" href="group__rfdc__v6__0.html#gaf435fb23268bd664f1708e79aae3141a">XRFDC_HSCOM_PWR_STATE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga606e1e2542c9ccd2219eee93c120b696">XRFDC_PLL_FREQ</a>, <a class="el" href="group__rfdc__v6__0.html#ga1c560029b8d261b859e5b035497c733f">XRFDC_PLL_FS</a>, <a class="el" href="group__rfdc__v6__0.html#ga63859c46a8dfa58718901c92a6f60120">XRFDC_PWR_UP_STAT_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaeecb7f81e47e0daf39ca3077b860292c">XRFDC_PWR_UP_STAT_SHIFT</a>, <a class="el" href="group__xrfdc__v6__0.html#gac6a79b8a22618e638b7d8f6632437963">XRFdc_Shutdown()</a>, <a class="el" href="group__xrfdc__v6__0.html#ga0441d93b399e5178606bf5dcf7481551">XRFdc_StartUp()</a>, <a class="el" href="group__rfdc__v6__0.html#gab8951c0ea0af304909c87b7b80b9023b">XRFDC_STATUS_OFFSET</a>, <a class="el" href="xrfdc__hw_8h.html#a325feda106c46bd899aa82ebc351c72d">XRFdc_WriteReg</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

<p>Referenced by <a class="el" href="xrfdc__mts__example_8c.html#ad715e4bd581993df1ad8add6b078331b">RFdcMTS_Example()</a>, and <a class="el" href="group__xrfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga89b677cb830fd202087220a23b609067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetBlockStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___block_status.html">XRFdc_BlockStatus</a> *&#160;</td>
          <td class="paramname"><em>BlockStatusPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The API returns the requested block status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. <a class="el" href="struct_x_r_fdc___block_status.html" title="status of DAC or ADC blocks in the RFSoC Data converter.">XRFdc_BlockStatus</a>. </td></tr>
    <tr><td class="paramname">BlockStatusPtr</td><td>is Pointer to the <a class="el" href="struct_x_r_fdc___block_status.html" title="status of DAC or ADC blocks in the RFSoC Data converter.">XRFdc_BlockStatus</a> structure through which the ADC/DAC block status is returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gad414fcd2907e700f3fb0c67b0ec982f8">XRFDC_CLK_EN_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga2d5715760b5f476b4a40c0a94a36d318">XRFDC_DAT_CLK_EN_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga67047aa102b426a42f263b151fbed1a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetCalCoefficients </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>CalibrationBlock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___calibration___coefficients.html">XRFdc_Calibration_Coefficients</a> *&#160;</td>
          <td class="paramname"><em>CoeffPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to get the ADC Calibration Coefficients. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">CalibrationBlock</td><td>indicates the block to be read from </td></tr>
    <tr><td class="paramname">CoeffPtr</td><td>is pointer to the <a class="el" href="struct_x_r_fdc___calibration___coefficients.html" title="RFSoC Calibration coefficients generic struct.">XRFdc_Calibration_Coefficients</a> structure to get the calibration coefficients.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if error occurs.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gac98e45d6a55cf51119a9f0a3cd93e348">XRFDC_ADC_TI_DCB_CRL1_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga1b6721bd0d644668f0be51883f76a5f1">XRFDC_CAL_GCB_FAB_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaf54d7742818b98b043a3e61b763673d5">XRFDC_CAL_GCB_FLSH_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga59144c652e31fa6df85e3c978bc95c51">XRFDC_CAL_GCB_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga4ac7b9952408e709e7810ff674f1bfc1">XRFDC_CAL_GCB_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#ga57d5c20d8f7777991626037bb85dfb76">XRFDC_CAL_GCB_OFFSET_COEFF0_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga9836fb82454250fa62b843c9ebd598e9">XRFDC_CAL_GCB_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#ga62f542a5d57f64193108d436b71c5cf6">XRFDC_CAL_GCB_OFFSET_COEFF1_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga0704e711acecd688f51fcb75e329b267">XRFDC_CAL_GCB_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#gaca123ad88aca617d73096373bcb2b7f3">XRFDC_CAL_GCB_OFFSET_COEFF2_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga4cc904e1d24af165df602e433c407c5c">XRFDC_CAL_GCB_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#ga7263e27452931a419999a265728cfa6a">XRFDC_CAL_GCB_OFFSET_COEFF3_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga564dc93ac3c36b182492e27ebae8b179">XRFDC_CAL_OCB1_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#gaa90b4c54425164dae19d4c1325bcd191">XRFDC_CAL_OCB1_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#ga81a3cca638310bac179ed16469c7555d">XRFDC_CAL_OCB1_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#ga7d957c2eb92fcb87d3d71c0f8a34d116">XRFDC_CAL_OCB1_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#gab152252bffe268a3af58ac307bf2ce9d">XRFDC_CAL_OCB2_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#ga6d9a5220dd4b5c5d1fba397f5b2a3126">XRFDC_CAL_OCB2_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#gac041352f6b5fcffbc7971d3ad879b529">XRFDC_CAL_OCB2_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#ga14ed0775f7ac001dda5f4bb331478173">XRFDC_CAL_OCB2_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#ga947e6e7ff58d6762ac9f9b201929506a">XRFDC_CAL_OCB_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gad2708c0ce505381a49735607d2d2be9a">XRFDC_CAL_SLICE_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga61af9d4e9550a321ee5895a5714ceb17">XRFDC_CAL_TSCB_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga6d91551f591c725e2d073af6ede61dbc">XRFDC_CAL_TSCB_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#ga5c65e27ddcda033d4ec3e9cc1d94907b">XRFDC_CAL_TSCB_OFFSET_COEFF0_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga86b12ff66ff4ca9559ad0f873dd21b74">XRFDC_CAL_TSCB_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#ga87c64955ef900c2c7fb1c937a6765ec3">XRFDC_CAL_TSCB_OFFSET_COEFF1_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#gaef4bb3d3e51b3e12d41b9699bfd56859">XRFDC_CAL_TSCB_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#gad5294cd6c021d2f832de2af1c7f9b5ad">XRFDC_CAL_TSCB_OFFSET_COEFF2_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga551f4750f28060b54e2a284db2d1540f">XRFDC_CAL_TSCB_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#gaa52859262985ea4f5e5d01432f19edcf">XRFDC_CAL_TSCB_OFFSET_COEFF3_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga391efc4d84029a58f1c7a454f8e934ef">XRFDC_CAL_TSCB_OFFSET_COEFF4</a>, <a class="el" href="group__rfdc__v6__0.html#ga9b11771e4054976eca354ae0d3f85746">XRFDC_CAL_TSCB_OFFSET_COEFF4_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga0e3d2675139cb14381d44dceec7c5301">XRFDC_CAL_TSCB_OFFSET_COEFF5</a>, <a class="el" href="group__rfdc__v6__0.html#ga3fa264d1b37a993f7d47f840dbb8c4e0">XRFDC_CAL_TSCB_OFFSET_COEFF5_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga94f8b8cb4b6d76141ef43199ccd8366c">XRFDC_CAL_TSCB_OFFSET_COEFF6</a>, <a class="el" href="group__rfdc__v6__0.html#ga4da2cf0b6b9f7359bc247e6f918eccc8">XRFDC_CAL_TSCB_OFFSET_COEFF6_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga5031b801ad87f81033231995c9830db4">XRFDC_CAL_TSCB_OFFSET_COEFF7</a>, and <a class="el" href="group__rfdc__v6__0.html#ga935e30eb0d2c20eeaeb4e4b33ff58d06">XRFDC_CAL_TSCB_OFFSET_COEFF7_ALT</a>.</p>

</div>
</div>
<a class="anchor" id="gae6e2aadc0f82e6a454d06e5e324974e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetCalFreeze </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___cal___freeze___settings.html">XRFdc_Cal_Freeze_Settings</a> *&#160;</td>
          <td class="paramname"><em>CalFreezePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to get calibration freeze settings and status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">CalFreezePtr</td><td>pointer to be filled the settings/status.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if error occurs.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga7a51e0cf53554c64f747f03a151bc4f3">XRFDC_CAL_FREEZE_CAL_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gab534ded200ce730fc9c9a4b5a07a974f">XRFDC_CAL_FREEZE_CAL_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga5d8ce5ffa7b364cd747a15caf535f7fd">XRFDC_CAL_FREEZE_PIN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gad617e05fdc5e2221d3633b18102d89e1">XRFDC_CAL_FREEZE_PIN_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga6d081c2b53eb6cdcfc86228f5b7496d9">XRFDC_CAL_FREEZE_STS_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#gadffb372abd94ddc5e7525d138437599a">XRFDC_CAL_FREEZE_STS_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gaab11b20e3aadaf71a627350a447e6f98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetCalibrationMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>CalibrationModePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to get the Calibration mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">CalibrationModePtr</td><td>pointer to get the calibration mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gacaa9a2ac591c8000d815f63e881d00f1">XRFDC_ADC_TI_DCB_CRL0_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga510d6ffa4877550fb0ad7ce3f23e1a25">XRFDC_TI_DCB_MODE_MASK</a>.</p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>.</p>

</div>
</div>
<a class="anchor" id="ga378a2d5a17b1eeac656ccccdb20d0a0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetClkDistribution </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___distribution___settings.html">XRFdc_Distribution_Settings</a> *&#160;</td>
          <td class="paramname"><em>DistributionSettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to get the clock distribution. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">DistributionSettingsPtr</td><td>pointer to get the distribution settings</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if no valid distribution found. </li>
</ul>
</dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gae912b6d3a4ed2f38e98b532ac4400f54">XRFDC_HSCOM_CLK_DSTR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga372af5c040222f82f0444ffce935cade">XRFDC_HSCOM_CLK_DSTR_OFFSET</a>, and <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>.</p>

</div>
</div>
<a class="anchor" id="gadbda21c40278f6c95ce2a02f0d52c49c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetClockSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>ClockSourcePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets Clock source. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>indicates ADC/DAC. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">ClockSourcePtr</td><td>Pointer to return the clock source</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gaa3f8b6206a330b53ad8f5c7e626c357e">XRFDC_CLK_NETWORK_CTRL1</a>, and <a class="el" href="xrfdc__hw_8h.html#a3790dd8f680e9af869bda4c1d1c80fbe">XRFDC_CLK_NETWORK_CTRL1_USE_PLL_MASK</a>.</p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gac141871e4c2350d88e8fc892771f3ae4">XRFdc_GetPLLLockStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d2d3b2f00ceb30d72b3ab1ece00be82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetCoarseDelaySettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a> *&#160;</td>
          <td class="paramname"><em>CoarseDelaySettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay settings are returned back to the caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">CoarseDelaySettingsPtr</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___coarse_delay___settings.html" title="Coarse delay settings.">XRFdc_CoarseDelay_Settings</a> structure in which the Coarse Delay settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gae335d227c3e199508e6b0452ba3f6296">XRFDC_ADC_CRSE_DLY_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga8133892750e33d55d1f17ed50eee2314">XRFDC_ADC_CRSE_DLY_UPDT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gae784e08ee24ab9bba6fe122bd1b00119">XRFDC_DAC_CRSE_DLY_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaff8002a03630bc9b752b4b34187404af">XRFDC_DAC_CRSE_DLY_UPDT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9">XRFDC_QMC_UPDT_MODE_MASK</a>, and <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>.</p>

</div>
</div>
<a class="anchor" id="gad0ee4a76a0f85109a41af7ef74f351f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetDataPathMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>ModePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to get the DAC Datapath mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">ModePtr</td><td>pointer used to return value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga4cf5ab6c54a67d3797ca786b4c14be22">XRFDC_DAC_DATAPATH_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga13267e1dcb9a2d818b77cfd625ddbc1f">XRFDC_DATAPATH_MODE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga1299f0dcedca852a5a37e7bb1aa4d646"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetDecimationFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>DecimationFactorPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decimation factor are returned back to the caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">DecimationFactorPtr</td><td>Pointer to return the Decimation factor for DAC blocks.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga4a862371dfeb8508daf6da3338becbdb">XRFDC_ADC_DECI_MODE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gae5fcbb9fcf48b568fc10a78aa092b946">XRFDC_DEC_MOD_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#gab4c7a6ddb59d39721393b3c7ec78ee55">XRFDC_DEC_MOD_MASK_EXT</a>.</p>

<p>Referenced by <a class="el" href="xrfdc__mts__example_8c.html#ad715e4bd581993df1ad8add6b078331b">RFdcMTS_Example()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4500f06757536e8ffb71de32e7df9b9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetDecoderMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>DecoderModePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decoder mode is read and returned back. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">DecoderModePtr</td><td>Valid values are 1 (Maximum SNR, for non-randomized decoder), 2 (Maximum Linearity, for randomized decoder)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga4e226a0a8cb536930a8755160afef0b3">XRFDC_DAC_DECODER_CTRL_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga4943231bb1c45629dd4d300f9b0d8814">XRFDC_DEC_CTRL_MODE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b6aecbcc131129fb569f90b76afa28c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XRFdc_GetDeviceNameByDeviceId </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>DevNamePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DevId</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Traverse "/sys/bus/platform/device" directory, to find RFDC device entry, corresponding to provided device id. </p>
<p>If device entry corresponding to said device id is found, store it in output buffer DevNamePtr.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DevNamePtr</td><td>is base address of char array, where device name will be stored </td></tr>
    <tr><td class="paramname">DevId</td><td>contains the ID of the device to look up the RFDC device name entry in "/sys/bus/platform/device"</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if device entry not found for given device id.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xrfdc__mts__example_8c.html#ad715e4bd581993df1ad8add6b078331b">RFdcMTS_Example()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga80407a3a6737440fa38fc79eee240ad2">XRFdc_LookupConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="gae00a323c43fe30c6ccc7cdde28b612f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetDither </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>ModePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to get the IM3 Dither mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">ModePtr</td><td>pointer to get link coupling mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga8ee1b46f3d577063eb34450e58046ae3">XRFDC_ADC_DAC_MC_CFG0_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga80883b0a5fe9ca4aeb216f49c1a283b2">XRFDC_RX_MC_CFG0_IM3_DITH_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gaee66e0a82e88de2ca82db20b0aa869dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetFabClkOutDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16 *&#160;</td>
          <td class="paramname"><em>FabClkDivPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to get the divider for clock fabric out. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabClkDivPtr</td><td>is a pointer to get fabric clock for a tile. XRFDC_FAB_CLK_* defines the valid divider values.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>API is applicable for both ADC and DAC Tiles </dd></dl>

<p>References <a class="el" href="xrfdc__hw_8h.html#a52c4f21e7634a425f4bcef5885b1df37">XRFDC_FAB_CLK_DIV_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga13a79e7c792cd12ec17b708411f078db">XRFDC_HSCOM_CLK_DIV_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gad7ee625c32df59eccc5b10eda1db9d83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetFabRdVldWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>FabricRdVldWordsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API returns the the number of fabric read valid words requested for the block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabricRdVldWordsPtr</td><td>Pointer to return the fabric data rate for ADC/DAC block</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>ADC/DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga3aefeace51c9f3dae22eb9cc523697c1">XRFDC_FAB_RATE_RD_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#gace3505a02363d9e4a1812d5f44038a2d">XRFDC_FAB_RATE_RD_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gadaa2f4b760675b45f61877798c9f2f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetFabWrVldWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>FabricWrVldWordsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API returns the the number of fabric write valid words requested for the block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabricWrVldWordsPtr</td><td>Pointer to return the fabric data rate for DAC block</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>ADC/DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga6f9c74a5cf9855427fce9f855c1d38ea">XRFDC_ADC_FAB_RATE_WR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga8e4f35e763faba17bdb7a126c05a618f">XRFDC_DAC_FAB_RATE_WR_MASK</a>, and <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>.</p>

</div>
</div>
<a class="anchor" id="ga6897359cf72bc16c807a4b9e76f1a261"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetFIFOStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8 *&#160;</td>
          <td class="paramname"><em>EnablePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Current status of ADC/DAC FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">EnablePtr</td><td>valid values are 1 (FIFO enable) and 0 (FIFO Disable)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga45c84a78b951cf790e724a495dfa3fa7">XRFDC_FIFO_EN_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga670e05de2e491e8d3662629895285bdd">XRFDC_FIFO_ENABLE</a>.</p>

</div>
</div>
<a class="anchor" id="gaeff6d2ebe289bfd6169e3c8944cdae34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetIMRPassMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>ModePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to get the DAC Image Reject Filter Pass mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">ModePtr</td><td>pointer used to return value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga4cf5ab6c54a67d3797ca786b4c14be22">XRFDC_DAC_DATAPATH_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga09e759e03c7ab457cde350dcbac860b6">XRFDC_DATAPATH_IMR_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga24bd6bd466b879bbccb7795cc7bce579"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetInterpolationFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>InterpolationFactorPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interpolation factor are returned back to the caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">InterpolationFactorPtr</td><td>Pointer to return the interpolation factor for DAC blocks.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga500c30f98d7b3b461ea75a0d03a17e55">XRFDC_DAC_INTERP_CTRL_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga2ff27d5d05da2bb877985d5f4f23aaf2">XRFDC_INTERP_MODE_I_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga67e9bed4914d5b35ffed701dde3f0871">XRFDC_INTERP_MODE_I_MASK_EXT</a>.</p>

<p>Referenced by <a class="el" href="xrfdc__mts__example_8c.html#ad715e4bd581993df1ad8add6b078331b">RFdcMTS_Example()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b066d0273f3fc1fd24741cfe2cc837c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetIntrStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>IntrStsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the interrupt status read from Interrupt Status Register(ISR). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">IntrStsPtr</td><td>is pointer to a32-bit value representing the contents of the Interrupt Status Registers (FIFO interface, Decoder interface, Data Path Interface).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- XRFDC_SUCCESS if successful.<ul>
<li>XRFDC_FAILURE if Block not available.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga47aba762f53a541a888b1ca87620961f">XRFDC_ADC_DAT_PATH_ISR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga5dca150079590927aacc387663dfc9c5">XRFDC_ADC_DEC_ISR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga812676621b88662c3fa99a69131d8bf7">XRFDC_ADC_FABRIC_ISR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaa9a450174d1e4a8064167eb226826c84">XRFDC_DAC_DAT_PATH_ISR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga710b4810bc6d4f845a743d52d337b824">XRFDC_DAC_FABRIC_ISR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga177754ef4dacef7d7b62b82b7067093f">XRFDC_DATPATH_ISR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga9eae17c3d7faff770b567202a98e8bb3">XRFDC_DEC_ISR_SUBADC_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga65a8fea9a80873a6b18e284f8ec69f73">XRFDC_INTR_CMODE_OVR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gad1a79b085f96196cd79d2601b97d4b0a">XRFDC_INTR_CMODE_UNDR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gafc3ee848501150f1e57d69433a8539fe">XRFDC_INTR_DAT_OVR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga11fc5e3d37ec8e5afe801381e5c8dc31">XRFDC_INTR_FIFO_OVR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga2d07d4776fa647b308501796e1b6ba80">XRFDC_INTR_OVR_RANGE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gad0ba9594288ba5b34dad38ad5b99ed9e">XRFDC_INTR_OVR_VOLTAGE_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#a9a731c664a38baba8f030dfa31da4cb3">XRFdc_ReadReg</a>, and <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>.</p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gacf81adf625a86bbec8a01089b732f090"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetInvSincFIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16 *&#160;</td>
          <td class="paramname"><em>ModePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to get the Inverse-Sinc filter mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">ModePtr</td><td>is a pointer to get the inv-sinc status. valid values are 0(disable), 1(1st Nyquist zone) and 2(2nd Nyquist zone).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gafe01e9fab71fc942e2e76c8384186000">XRFDC_DAC_INVSINC_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaad0e92bc8e42dfaca20bddc7dd1d53b8">XRFDC_EN_INVSINC_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga7956bcab0cdc8a5b307b77d86e7c02ce">XRFDC_MODE_INVSINC_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga03c20d025edfa68bd5149f3eeb0c5a16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetIPStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___i_p_status.html">XRFdc_IPStatus</a> *&#160;</td>
          <td class="paramname"><em>IPStatusPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The API returns the IP status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">IPStatusPtr</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___i_p_status.html" title="RFSoC Data converter IP status.">XRFdc_IPStatus</a> structure through which the status is returned.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gab98c4ce2e63354a1c1e4cb014540cd54">XRFDC_CURRENT_STATE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga0a6fbbcb2c3a787b858d360305c199e0">XRFDC_PLL_LOCKED_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gadb0e065e20b51688b0a99b9534752cec">XRFDC_PLL_LOCKED_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga63859c46a8dfa58718901c92a6f60120">XRFDC_PWR_UP_STAT_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaeecb7f81e47e0daf39ca3077b860292c">XRFDC_PWR_UP_STAT_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>, and <a class="el" href="group__rfdc__v6__0.html#gab8951c0ea0af304909c87b7b80b9023b">XRFDC_STATUS_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga032b44b96776ed88ed58464b1d014d63">XRFdc_MultiConverter_Sync()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4413c219f6bffc87d0790e0e86d20780"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetLinkCoupling </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>ModePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to get the Link Coupling mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for 2G, 0-1 for 4G). </td></tr>
    <tr><td class="paramname">ModePtr</td><td>pointer to get link coupling mode.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga84b7b15491770ceaf1a587bb0b4e7d76">XRFDC_ADC_RXPR_MC_CFG0_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga7de28176dd2971866c8929e8f9e712c6">XRFDC_RX_MC_CFG0_CM_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b32e3890d860a8e8bf6d9859e66a25b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetMixerSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a> *&#160;</td>
          <td class="paramname"><em>MixerSettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The API returns back Mixer/NCO settings to the caller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">MixerSettingsPtr</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___mixer___settings.html" title="Mixer settings.">XRFdc_Mixer_Settings</a> structure in which the Mixer/NCO settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>FineMixerScale in Mixer_Settings structure can have 3 values. XRFDC_MIXER_SCALE_* represents the valid values. XRFDC_MIXER_SCALE_AUTO - If mixer mode is R2C, Mixer Scale is set to 1 and for other modes mixer scale is set to 0.7 XRFDC_MIXER_SCALE_1P0 - To set fine mixer scale to 1. XRFDC_MIXER_SCALE_0P7 - To set fine mixer scale to 0.7. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga0bbc470522469695707753b75a33e82d">XRFDC_ADC_MXR_CFG0_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga1b75961d384cede50cca4d0fae50c623">XRFDC_ADC_MXR_CFG1_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga1127c44e2f1c220a40704269365edf18">XRFDC_ADC_NCO_FQWD_LOW_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga1844134f5177f1ccec8eb9b11ab05e33">XRFDC_ADC_NCO_FQWD_MID_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga63604df4de7c15ca615a3556499b2260">XRFDC_ADC_NCO_FQWD_UPP_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga9c687208b0b553239dc95d8752e0f93e">XRFDC_EN_I_IQ_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga51daa90a995744e8c846c0287f6689a3">XRFDC_EN_Q_IQ_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gabbbc3a97d82bec4822f938d5b1a1eec1">XRFDC_FINE_MIX_SCALE_MASK</a>, <a class="el" href="group__xrfdc__v6__0.html#gaab11b20e3aadaf71a627350a447e6f98">XRFdc_GetCalibrationMode()</a>, <a class="el" href="group__xrfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>, <a class="el" href="group__rfdc__v6__0.html#ga885a3e14bed9b9d08d2175d1e7b358fb">XRFDC_MIX_CFG0_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gab0d9fb79a902668f0497bddda9d6f8a3">XRFDC_MIX_CFG1_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga0ebb53254fa0a4439ca102bf98a2e60c">XRFDC_MXR_MODE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga83d738e52ab11916329617478f96876d">XRFDC_NCO_FQWD_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gacc041f02657febd798b944b98f982e6c">XRFDC_NCO_FQWD_MID_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga6cf794621d971e07a4965492adfb5116">XRFDC_NCO_FQWD_UPP_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga98aa4878d8ddb1d681f33a1221185398">XRFDC_NCO_PHASE_LOW_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gae836b18a6c12fa69635005be31b80647">XRFDC_NCO_PHASE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gab08fa7dedfc69dccb3e9ff72b128df80">XRFDC_NCO_PHASE_UPP_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga82d1176a1527f504d142a46d13933714">XRFDC_NCO_PHASE_UPP_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#gad74ad2d78a0026ecf5108d6dce965985">XRFDC_NCO_UPDT_MODE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaef4dde6d2ec4eb16f045d3a2400e4f19">XRFDC_NCO_UPDT_OFFSET</a>, and <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>.</p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7ab226b7c257253e4976343b3744e190"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetNyquistZone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>NyquistZonePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the Nyquist zone. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">NyquistZonePtr</td><td>Pointer to return the Nyquist zone.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga92a974ea3a027dab8edf9a752317f182">XRFDC_ADC_TI_TISK_CRL0_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga8ad46a818c4133624a1cdcc45400d932">XRFDC_DAC_MC_CFG0_OFFSET</a>, <a class="el" href="group__xrfdc__v6__0.html#gaab11b20e3aadaf71a627350a447e6f98">XRFdc_GetCalibrationMode()</a>, <a class="el" href="group__rfdc__v6__0.html#ga41579834b8f26afbb9fe452c5ecb45f7">XRFDC_MC_CFG0_MIX_MODE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga8ad736e60ea162390707addd95791bc0">XRFDC_MC_CFG0_MIX_MODE_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga6f18444e5a5b7beb24c183eec21fa4a1">XRFDC_TI_TISK_ZONE_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga0a63ed1351521a98f82d0e2fe0d13c8d">XRFDC_TISK_ZONE_SHIFT</a>.</p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e8fd98f1aee41330fe156a68dfdebf1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetOutputCurr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>OutputCurrPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Output Current for DAC block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">OutputCurrPtr</td><td>pointer to return the output current.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>Return Output Current for DAC block </li>
</ul>
</dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga7ee17f4d76b2f205d1498847f4e0cfa3">XRFDC_ADC_DAC_MC_CFG2_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga254695ad1dfc8e8feae3086f391852f0">XRFDC_DAC_MC_CFG3_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gaf806aa894bd65b6fffa3fa978546f41a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetPLLConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___p_l_l___settings.html">XRFdc_PLL_Settings</a> *&#160;</td>
          <td class="paramname"><em>PLLSettings</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to get the PLL Configurations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>represents ADC or DAC. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">PLLSettings</td><td>pointer to the <a class="el" href="struct_x_r_fdc___p_l_l___settings.html" title="PLL settings.">XRFdc_PLL_Settings</a> structure to get the PLL configurations</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gadbda21c40278f6c95ce2a02f0d52c49c">XRFdc_GetClockSource()</a>, <a class="el" href="group__rfdc__v6__0.html#gac73689ba185afcdcf7811674fd436ed5">XRFDC_PLL_DIVIDER0</a>, <a class="el" href="group__rfdc__v6__0.html#gacc0c3fc190c2d7a0466fcd73ff497db8">XRFDC_PLL_FPDIV</a>, <a class="el" href="group__rfdc__v6__0.html#ga606e1e2542c9ccd2219eee93c120b696">XRFDC_PLL_FREQ</a>, <a class="el" href="group__rfdc__v6__0.html#ga1c560029b8d261b859e5b035497c733f">XRFDC_PLL_FS</a>, <a class="el" href="group__rfdc__v6__0.html#gaddc1e251944bdd70439c00ea2b91a4a1">XRFDC_PLL_REFDIV</a>, <a class="el" href="xrfdc__hw_8h.html#a9a731c664a38baba8f030dfa31da4cb3">XRFdc_ReadReg</a>, <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>, <a class="el" href="group__rfdc__v6__0.html#gac505119d79bfa1c67510e54ae0c7dd3a">XRFDC_REFCLK_DIV_2_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga7e90507e8bed1423d63f8f8f18b4f409">XRFDC_REFCLK_DIV_3_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga9a5e0527469e5de3dec0e2f95d19a452">XRFDC_REFCLK_DIV_4_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gac141871e4c2350d88e8fc892771f3ae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetPLLLockStatus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>LockStatusPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets PLL lock status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>indicates ADC/DAC. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">LockStatusPtr</td><td>Pointer to return the PLL lock status</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gadbda21c40278f6c95ce2a02f0d52c49c">XRFdc_GetClockSource()</a>, <a class="el" href="group__rfdc__v6__0.html#ga0a6fbbcb2c3a787b858d360305c199e0">XRFDC_PLL_LOCKED_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#gab8951c0ea0af304909c87b7b80b9023b">XRFDC_STATUS_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="ga43b39e1be1937e41fa1635b60e904f56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetQMCSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a> *&#160;</td>
          <td class="paramname"><em>QMCSettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QMC settings are returned back to the caller through this API. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">QMCSettingsPtr</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___q_m_c___settings.html" title="QMC settings.">XRFdc_QMC_Settings</a> structure in which the QMC settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gabe7004e6cf9b489e33a91d6c260c2668">XRFDC_QMC_CFG_EN_GAIN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga594d5be058e8d9d0c8c66dbd61096c0c">XRFDC_QMC_CFG_EN_PHASE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gafd6eb2446c86b9f8aab5878f7bcea9ca">XRFDC_QMC_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga7c5eb86950c6cc5a41f9a18d22d199d5">XRFDC_QMC_CFG_PHASE_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga3c4647593fad2b0af4b0aeb4f79b3561">XRFDC_QMC_GAIN_CRCTN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga194b4b88e868b4265846fdd5f2477647">XRFDC_QMC_GAIN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gadf361c4825b276fc7fe5d86cdefaaf4c">XRFDC_QMC_OFF_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga071793b0bb699ee99defa1954b7a6d00">XRFDC_QMC_OFFST_CRCTN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga1f180b34a8de21344c0a903dcfa23c7d">XRFDC_QMC_PHASE_CRCTN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gac3ae417057fbc9457e804936ec9004cc">XRFDC_QMC_PHASE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9">XRFDC_QMC_UPDT_MODE_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga56cc565194c7196b1eb05e3943ba46cd">XRFDC_QMC_UPDT_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gaf778581f9357f82d55bb4ddd4c8936c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetSignalDetector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___signal___detector___settings.html">XRFdc_Signal_Detector_Settings</a> *&#160;</td>
          <td class="paramname"><em>SettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to get the ADC Signal Detector Settings. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">SettingsPtr</td><td>pointer to the <a class="el" href="struct_x_r_fdc___signal___detector___settings.html" title="ADC Signal Detect Settings.">XRFdc_Signal_Detector_Settings</a> structure to get the signal detector configurations</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga6bf5f2749b975c1438cf616ace8d9cf5">XRFDC_ADC_SIG_DETECT_CTRL_OFFSET</a>, <a class="el" href="xrfdc__hw_8h.html#a03c291e964cfdcb58be8f357f9b87c2b">XRFDC_ADC_SIG_DETECT_FLUSH_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#a3499da9ecc7697df2fd74dc6a9ba5cf2">XRFDC_ADC_SIG_DETECT_FLUSH_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a1968900e0e5d6e0a8e8e8f7b6cfc1ba2">XRFDC_ADC_SIG_DETECT_HYST_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#a978446cb2a2a046e1874c33b4313701f">XRFDC_ADC_SIG_DETECT_HYST_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a5b757ea8fc8c9f45e60e807efc580948">XRFDC_ADC_SIG_DETECT_INTG_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#a72de774c29f6670c78dc515fafd0c9fb">XRFDC_ADC_SIG_DETECT_INTG_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#ad6b99afc9c48993a47e79943ebe15a3c">XRFDC_ADC_SIG_DETECT_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#a0643b9f2df6749b93ae6c05974556f6a">XRFDC_ADC_SIG_DETECT_MODE_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#a080ab8dffb3fe4c83877460340ccc152">XRFDC_ADC_SIG_DETECT_MODE_READ_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a004e0f02e2fefb0988adb1bcdfe14bc5">XRFDC_ADC_SIG_DETECT_TCONST_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#a75f6b7dcdb1a3cc785432c46b014be86">XRFDC_ADC_SIG_DETECT_TCONST_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a05aba6291241ac95d2f2761521cf0f19">XRFDC_ADC_SIG_DETECT_THRESH_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga981f11ef001e7db951a5a8689b35a834">XRFDC_ADC_SIG_DETECT_THRESHOLD0_LEVEL_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga13bff8062c7b6a6b667c7b28ae7c05d3">XRFDC_ADC_SIG_DETECT_THRESHOLD1_LEVEL_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gab0076018f6530e26bd9ad95bc7cdc7fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_GetThresholdSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a> *&#160;</td>
          <td class="paramname"><em>ThresholdSettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold settings are read from the corresponding registers and are passed back to the caller. </p>
<p>There can be two threshold settings: threshold0 and threshold1. Both of them are independent of each other. The function returns the requested threshold (which can be threshold0, threshold1, or both.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">ThresholdSettingsPtr</td><td>Pointer through which the register settings for thresholds are passed back..</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga1fb61cf86024132b24efbde6924c1024">XRFDC_ADC_TRSHD0_AVG_LO_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gafc3782c386a46e229271fce06ebe2b94">XRFDC_ADC_TRSHD0_AVG_UP_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga618e1be96c3d091ed26b9186c5da8d50">XRFDC_ADC_TRSHD0_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga2d852a948038475db38f73493268e1a0">XRFDC_ADC_TRSHD0_OVER_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaceb9bd0439d92cceac590d9ea9b1c1bf">XRFDC_ADC_TRSHD0_UNDER_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga9f44d7132eab56d77b666b95ebaa5974">XRFDC_ADC_TRSHD1_AVG_LO_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gab2ab09d8237ffb91f5c064a5fe5c9c79">XRFDC_ADC_TRSHD1_AVG_UP_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gad9c1f8e41d63cbb570c6ca8e4dd2602d">XRFDC_ADC_TRSHD1_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga3085d89c7943e580f3457da407e202f5">XRFDC_ADC_TRSHD1_OVER_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga5c94834dee093323be3e7cf0bd66a409">XRFDC_ADC_TRSHD1_UNDER_OFFSET</a>, <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>, <a class="el" href="group__rfdc__v6__0.html#ga241937dd7399a4dab70bc7457dc58941">XRFDC_TRSHD0_AVG_UPP_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga2c4631be6cebecd9af303c3f6bd8c338">XRFDC_TRSHD0_EN_MOD_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga1063718156e42b25517c7d0f7da69ce2">XRFDC_TRSHD0_OVER_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gacf3bfb2c38fdd53bd2e6d016656a034a">XRFDC_TRSHD0_UNDER_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga02ebba9852b1f6c40a7cf69c63e96a35">XRFDC_TRSHD1_AVG_UPP_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga25fb89e74517cfec924ea6ee1d9ed306">XRFDC_TRSHD1_EN_MOD_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga7cbdbadacec444d7a2bd6d8b1ac2859c">XRFDC_TRSHD1_OVER_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga4874aa2b9526717f14e9d993c67444d4">XRFDC_TRSHD1_UNDER_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gafb4999411f07e2bbccde3c466d8ba0da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_IntrClr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IntrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function clear the interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> instance </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">IntrMask</td><td>contains the interrupts to be cleared.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- XRFDC_SUCCESS if successful.<ul>
<li>XRFDC_FAILURE if Block not available.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga5dca150079590927aacc387663dfc9c5">XRFDC_ADC_DEC_ISR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga812676621b88662c3fa99a69131d8bf7">XRFDC_ADC_FABRIC_ISR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga710b4810bc6d4f845a743d52d337b824">XRFDC_DAC_FABRIC_ISR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga177754ef4dacef7d7b62b82b7067093f">XRFDC_DATPATH_ISR_OFFSET</a>, <a class="el" href="xrfdc__hw_8h.html#a325feda106c46bd899aa82ebc351c72d">XRFdc_WriteReg</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga13cace3e47a78c717a4f2d70916adf4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_IntrDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IntrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function clears the interrupt mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> instance </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">IntrMask</td><td>contains the interrupts to be disabled. '1' disables an interrupt, and '0' remains no change.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- XRFDC_SUCCESS if successful.<ul>
<li>XRFDC_FAILURE if Block not available.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gab9e237efa681e56c07512e2abf42e49b">XRFDC_ADC_DEC_IMR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaae8d0fd30082364e9c6e1492d9861356">XRFDC_ADC_FABRIC_IMR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gadec02b825d78a1a837c763b963784f4d">XRFDC_DAC_FABRIC_IMR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaf44fa273f4e1ae98251eb2c788ecb82b">XRFDC_DATPATH_IMR_OFFSET</a>, <a class="el" href="xrfdc__hw_8h.html#a9a731c664a38baba8f030dfa31da4cb3">XRFdc_ReadReg</a>, and <a class="el" href="xrfdc__hw_8h.html#a325feda106c46bd899aa82ebc351c72d">XRFdc_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xrfdc__intr__example_8c.html#ab5c0a56431afac742306e5d9deda46d4">RFdcHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ec2e5eb1864718966098b75778e8f9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_IntrEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>IntrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the interrupt mask. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> instance </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">IntrMask</td><td>contains the interrupts to be enabled. '1' enables an interrupt, and '0' disables.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>- XRFDC_SUCCESS if successful.<ul>
<li>XRFDC_FAILURE if Block not available.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gaa085307ab0a26c9ae85465854bc4d3be">XRFDC_ADC_DAT_IMR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gab9e237efa681e56c07512e2abf42e49b">XRFDC_ADC_DEC_IMR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaae8d0fd30082364e9c6e1492d9861356">XRFDC_ADC_FABRIC_IMR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabaa1d95b73e1c8d9c1709e0d8abc1f46">XRFDC_COMMON_INTR_ENABLE</a>, <a class="el" href="group__rfdc__v6__0.html#gae65f2df5cca1c653b02d8449ea17408d">XRFDC_DAC_DAT_IMR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gadec02b825d78a1a837c763b963784f4d">XRFDC_DAC_FABRIC_IMR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaf44fa273f4e1ae98251eb2c788ecb82b">XRFDC_DATPATH_IMR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga1b75af0597b8e14a9d731bbbe4b33377">XRFDC_INTR_ENABLE</a>, <a class="el" href="xrfdc__hw_8h.html#a9a731c664a38baba8f030dfa31da4cb3">XRFdc_ReadReg</a>, <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>, <a class="el" href="xrfdc__hw_8h.html#a325feda106c46bd899aa82ebc351c72d">XRFdc_WriteReg</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

</div>
</div>
<a class="anchor" id="ga0dcb08bb704e0cb5cfc6440fef2d7fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_IntrHandler </td>
          <td>(</td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Vector</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>XRFdcPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is the interrupt handler for the driver. </p>
<p>It must be connected to an interrupt system by the application such that it can be called when an interrupt occurs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Vector</td><td>is interrupt vector number. Libmetal status handler expects two parameters in the handler prototype, hence kept this parameter. This is not used inside the interrupt handler API. </td></tr>
    <tr><td class="paramname">XRFdcPtr</td><td>contains a pointer to the driver instance</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Vector param is not useful inside the interrupt handler, hence typecast with void to remove compilation warning. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5">XRFDC_COMMON_INTR_STS</a>, <a class="el" href="group__rfdc__v6__0.html#gafa32febc88de50e27876951fcef08404">XRFDC_EN_INTR_ADC_TILE0_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaf4b9481fed6e5a553b55c19d6d7497f5">XRFDC_EN_INTR_ADC_TILE1_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga01e5540f9f534537423b630e4e54918b">XRFDC_EN_INTR_ADC_TILE2_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gae958fe3be726be4e084826249f95bd11">XRFDC_EN_INTR_ADC_TILE3_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga317da2c63928b37f9bb42b4d495d8cb7">XRFDC_EN_INTR_DAC_TILE0_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga0c0d6ec0c0b66319aaed16e5d96e3d2e">XRFDC_EN_INTR_DAC_TILE1_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gacbee37ae1d1fcc53480fe4723cd7ae7a">XRFDC_EN_INTR_DAC_TILE2_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga84efae256203302b458cc24f7c387a41">XRFDC_EN_INTR_DAC_TILE3_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gafb35fb75872df53259cc08c082ecf1ce">XRFDC_EN_INTR_SLICE0_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga91727e7dcd3e9b7ec2360600b05009dc">XRFDC_EN_INTR_SLICE1_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga52515a42c8cdc8216a4328a83c87b5f1">XRFDC_EN_INTR_SLICE2_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga2043a5cd71b7082076699190fbbdea2c">XRFDC_EN_INTR_SLICE3_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>, <a class="el" href="group__rfdc__v6__0.html#ga6e7ebb889b6ad83a14ad8c76202c2a75">XRFDC_INTR_STS</a>, <a class="el" href="group__rfdc__v6__0.html#gafb4999411f07e2bbccde3c466d8ba0da">XRFdc_IntrClr()</a>, and <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>.</p>

</div>
</div>
<a class="anchor" id="ga80407a3a6737440fa38fc79eee240ad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_r_fdc___config.html">XRFdc_Config</a> * XRFdc_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Looks up the device configuration based on the unique device ID. </p>
<p>A table contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>contains the ID of the device to look up the configuration for.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<p>A pointer to the configuration found or NULL if the specified device ID was not found. See <a class="el" href="xrfdc_8h.html">xrfdc.h</a> for the definition of <a class="el" href="struct_x_r_fdc___config.html" title="RFdc Config Structure.">XRFdc_Config</a>.</p>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga3b6aecbcc131129fb569f90b76afa28c">XRFdc_GetDeviceNameByDeviceId()</a>.</p>

<p>Referenced by <a class="el" href="xrfdc__mts__example_8c.html#ad715e4bd581993df1ad8add6b078331b">RFdcMTS_Example()</a>.</p>

</div>
</div>
<a class="anchor" id="gad7e3cba3e05ff50ddfe105a36f81fb80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_MultiBand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>DigitalDataPathMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>MixerInOutDataType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DataConverterMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>User-level API to setup multiband configuration. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">DigitalDataPathMask</td><td>is the DataPath mask. First 4 bits represent 4 data paths, 1 means enabled and 0 means disabled. </td></tr>
    <tr><td class="paramname">MixerInOutDataType</td><td>is mixer data type, valid values are XRFDC_MB_DATATYPE_* </td></tr>
    <tr><td class="paramname">DataConverterMask</td><td>is block enabled mask (input/output driving blocks). 1 means enabled and 0 means disabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga738d73a6d313704be82dc2908c289056">XRFDC_DAC_MB_CFG_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7e0f063f24927037b37fbfcf01e55c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The API resets the requested tile. </p>
<p>It can reset all the tiles as well. In the process, all existing register settings are cleared and are replaced with the settings initially configured (through the GUI).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if tile is not enabled or available</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ga18b8ad2dfc2ba2ffcec2dde7796b5a21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_ResetNCOPhase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the NCO phase of the current block phase accumulator. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga65c3d6803aaf91bc403614b78fd8742f">XRFDC_NCO_PHASE_RST_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga89750f53c53bf9b803b7f4b1e6baf47d">XRFDC_NCO_RST_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gaef0dfffbf09a96651458e7132321316c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetCalCoefficients </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>CalibrationBlock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___calibration___coefficients.html">XRFdc_Calibration_Coefficients</a> *&#160;</td>
          <td class="paramname"><em>CoeffPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to set the ADC Calibration Coefficients. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">CalibrationBlock</td><td>indicates the block to be written to. </td></tr>
    <tr><td class="paramname">CoeffPtr</td><td>is pointer to the <a class="el" href="struct_x_r_fdc___calibration___coefficients.html" title="RFSoC Calibration coefficients generic struct.">XRFdc_Calibration_Coefficients</a> structure to set the calibration coefficients.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if error occurs.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gac98e45d6a55cf51119a9f0a3cd93e348">XRFDC_ADC_TI_DCB_CRL1_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga833f68798597f327180f9a55725ced8e">XRFDC_ADC_TI_DCB_CRL2_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabb2e0265fbc3b6dbe3218eb87cb34de1">XRFDC_ADC_TI_DCB_CRL3_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gade4ee2db05c71ebb5a100bf23342cca2">XRFDC_CAL_GCB_ACEN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga35dcee39b35382ba955c6ce4103d106c">XRFDC_CAL_GCB_EN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga23e4dd8c936a2f3b0a72ef68f7cd92d8">XRFDC_CAL_GCB_EN_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#gaf54d7742818b98b043a3e61b763673d5">XRFDC_CAL_GCB_FLSH_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga4acaaea34698108b1c3301d870413ad5">XRFDC_CAL_GCB_FLSH_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga59144c652e31fa6df85e3c978bc95c51">XRFDC_CAL_GCB_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga4ac7b9952408e709e7810ff674f1bfc1">XRFDC_CAL_GCB_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#ga9836fb82454250fa62b843c9ebd598e9">XRFDC_CAL_GCB_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#ga0704e711acecd688f51fcb75e329b267">XRFDC_CAL_GCB_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#ga4cc904e1d24af165df602e433c407c5c">XRFDC_CAL_GCB_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#ga564dc93ac3c36b182492e27ebae8b179">XRFDC_CAL_OCB1_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#gaa90b4c54425164dae19d4c1325bcd191">XRFDC_CAL_OCB1_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#ga81a3cca638310bac179ed16469c7555d">XRFDC_CAL_OCB1_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#ga7d957c2eb92fcb87d3d71c0f8a34d116">XRFDC_CAL_OCB1_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#gab152252bffe268a3af58ac307bf2ce9d">XRFDC_CAL_OCB2_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#ga6d9a5220dd4b5c5d1fba397f5b2a3126">XRFDC_CAL_OCB2_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#gac041352f6b5fcffbc7971d3ad879b529">XRFDC_CAL_OCB2_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#ga14ed0775f7ac001dda5f4bb331478173">XRFDC_CAL_OCB2_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#gaf019b0fcb5b82865bf6dc8c0d5edde3b">XRFDC_CAL_OCB_EN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga947e6e7ff58d6762ac9f9b201929506a">XRFDC_CAL_OCB_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gad2708c0ce505381a49735607d2d2be9a">XRFDC_CAL_SLICE_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga6eb5f3832024803b92d81a2a0054faaf">XRFDC_CAL_TSCB_EN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga03522a4f24e3ea6bd723afcbf1f46605">XRFDC_CAL_TSCB_EN_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga61af9d4e9550a321ee5895a5714ceb17">XRFDC_CAL_TSCB_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga6d91551f591c725e2d073af6ede61dbc">XRFDC_CAL_TSCB_OFFSET_COEFF0</a>, <a class="el" href="group__rfdc__v6__0.html#ga5c65e27ddcda033d4ec3e9cc1d94907b">XRFDC_CAL_TSCB_OFFSET_COEFF0_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga86b12ff66ff4ca9559ad0f873dd21b74">XRFDC_CAL_TSCB_OFFSET_COEFF1</a>, <a class="el" href="group__rfdc__v6__0.html#ga87c64955ef900c2c7fb1c937a6765ec3">XRFDC_CAL_TSCB_OFFSET_COEFF1_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#gaef4bb3d3e51b3e12d41b9699bfd56859">XRFDC_CAL_TSCB_OFFSET_COEFF2</a>, <a class="el" href="group__rfdc__v6__0.html#gad5294cd6c021d2f832de2af1c7f9b5ad">XRFDC_CAL_TSCB_OFFSET_COEFF2_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga551f4750f28060b54e2a284db2d1540f">XRFDC_CAL_TSCB_OFFSET_COEFF3</a>, <a class="el" href="group__rfdc__v6__0.html#gaa52859262985ea4f5e5d01432f19edcf">XRFDC_CAL_TSCB_OFFSET_COEFF3_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga391efc4d84029a58f1c7a454f8e934ef">XRFDC_CAL_TSCB_OFFSET_COEFF4</a>, <a class="el" href="group__rfdc__v6__0.html#ga9b11771e4054976eca354ae0d3f85746">XRFDC_CAL_TSCB_OFFSET_COEFF4_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga0e3d2675139cb14381d44dceec7c5301">XRFDC_CAL_TSCB_OFFSET_COEFF5</a>, <a class="el" href="group__rfdc__v6__0.html#ga3fa264d1b37a993f7d47f840dbb8c4e0">XRFDC_CAL_TSCB_OFFSET_COEFF5_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga94f8b8cb4b6d76141ef43199ccd8366c">XRFDC_CAL_TSCB_OFFSET_COEFF6</a>, <a class="el" href="group__rfdc__v6__0.html#ga4da2cf0b6b9f7359bc247e6f918eccc8">XRFDC_CAL_TSCB_OFFSET_COEFF6_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga5031b801ad87f81033231995c9830db4">XRFDC_CAL_TSCB_OFFSET_COEFF7</a>, and <a class="el" href="group__rfdc__v6__0.html#ga935e30eb0d2c20eeaeb4e4b33ff58d06">XRFDC_CAL_TSCB_OFFSET_COEFF7_ALT</a>.</p>

</div>
</div>
<a class="anchor" id="gaee1e547d4a3e8316e1d5a0bc723dae72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetCalFreeze </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___cal___freeze___settings.html">XRFdc_Cal_Freeze_Settings</a> *&#160;</td>
          <td class="paramname"><em>CalFreezePtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to set calibration freeze settings. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">CalFreezePtr</td><td>pointer to the settings to be applied.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if error occurs.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga7a51e0cf53554c64f747f03a151bc4f3">XRFDC_CAL_FREEZE_CAL_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gab534ded200ce730fc9c9a4b5a07a974f">XRFDC_CAL_FREEZE_CAL_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga5d8ce5ffa7b364cd747a15caf535f7fd">XRFDC_CAL_FREEZE_PIN_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#gad617e05fdc5e2221d3633b18102d89e1">XRFDC_CAL_FREEZE_PIN_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga2310adf5e069777ce80724de7d1c601f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetCalibrationMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>CalibrationMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to set the Calibration mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">CalibrationMode</td><td>valid values are 1 and 2.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gacaa9a2ac591c8000d815f63e881d00f1">XRFDC_ADC_TI_DCB_CRL0_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>, <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>, <a class="el" href="group__rfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>, <a class="el" href="group__rfdc__v6__0.html#ga510d6ffa4877550fb0ad7ce3f23e1a25">XRFDC_TI_DCB_MODE_MASK</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

</div>
</div>
<a class="anchor" id="gad56eb12fd1e1e9dad5c4b8c0f7cc87c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetClkDistribution </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___distribution___settings.html">XRFdc_Distribution_Settings</a> *&#160;</td>
          <td class="paramname"><em>DistributionSettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to set the clock distribution. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">DistributionSettingsPtr</td><td>pointer to the distribution settings struct</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if could not set distribution. </li>
</ul>
</dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga6f17a55cd1ee6539c046f8062e691600">XRFDC_CLOCK_DETECT_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gab59f83533097beeadc8c38f9b2d9b476">XRFDC_CLOCK_DETECT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gae912b6d3a4ed2f38e98b532ac4400f54">XRFDC_HSCOM_CLK_DSTR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga372af5c040222f82f0444ffce935cade">XRFDC_HSCOM_CLK_DSTR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga9e19ff035540f521311eee8f7958a942">XRFdc_SetTileClkSettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#gac6a79b8a22618e638b7d8f6632437963">XRFdc_Shutdown()</a>, and <a class="el" href="group__xrfdc__v6__0.html#ga0441d93b399e5178606bf5dcf7481551">XRFdc_StartUp()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a990f0ce6912896ee04b7cd47c06813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetCoarseDelaySettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___coarse_delay___settings.html">XRFdc_CoarseDelay_Settings</a> *&#160;</td>
          <td class="paramname"><em>CoarseDelaySettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coarse delay settings passed are used to update the corresponding block level registers. </p>
<p>Driver structure is updated with the new values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">CoarseDelaySettingsPtr</td><td>is Pointer to the <a class="el" href="struct_x_r_fdc___coarse_delay___settings.html" title="Coarse delay settings.">XRFdc_CoarseDelay_Settings</a> structure in which the CoarseDelay settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gae335d227c3e199508e6b0452ba3f6296">XRFDC_ADC_CRSE_DLY_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga8133892750e33d55d1f17ed50eee2314">XRFDC_ADC_CRSE_DLY_UPDT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga122ceb1d0f0a5759d11e1c3b092b1de4">XRFDC_ADC_UPDATE_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga39761862ad6db5e8166c48e825d0599a">XRFDC_ADC_UPDT_CRSE_DLY_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaeac24dc718cb4a01d6471e7f18491e3c">XRFDC_CRSE_DLY_CFG_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga7858e858395377fe3f269964d644f711">XRFDC_CRSE_DLY_CFG_MASK_EXT</a>, <a class="el" href="group__rfdc__v6__0.html#gae784e08ee24ab9bba6fe122bd1b00119">XRFDC_DAC_CRSE_DLY_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaff8002a03630bc9b752b4b34187404af">XRFDC_DAC_CRSE_DLY_UPDT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabbf203eff6b1c80ae2eab5524e736622">XRFDC_DAC_UPDATE_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaf37cda3ef6fa2358172e65fcce3f82cc">XRFDC_DAC_UPDT_CRSE_DLY_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9">XRFDC_QMC_UPDT_MODE_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3280baae4fc36d8025ff9cb65661d2b3">XRFDC_UPDT_EVNT_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga32b26582f802cbabc390adcf56f064f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetDataPathMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to set the DAC Datapath mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Mode</td><td>valid values are 0-3.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled / out of range.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga4cf5ab6c54a67d3797ca786b4c14be22">XRFDC_DAC_DATAPATH_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga13267e1dcb9a2d818b77cfd625ddbc1f">XRFDC_DATAPATH_MODE_MASK</a>, and <a class="el" href="group__xrfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>.</p>

</div>
</div>
<a class="anchor" id="ga64a4b2a33ef1991d89952587bf6f58b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetDecimationFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DecimationFactor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to set the decimation factor and also update the FIFO write words w.r.t to decimation factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">DecimationFactor</td><td>to be set for DAC block. XRFDC_INTERP_DECIM_* defines the valid values.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga99982520ba7d95d1a934a07fc07b3943">XRFDC_ADC_DECI_CONFIG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga4a862371dfeb8508daf6da3338becbdb">XRFDC_ADC_DECI_MODE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga6f9c74a5cf9855427fce9f855c1d38ea">XRFDC_ADC_FAB_RATE_WR_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga5370ff85740b209be6e094d4a73816a7">XRFDC_DEC_CFG_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gae5fcbb9fcf48b568fc10a78aa092b946">XRFDC_DEC_MOD_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#gab4c7a6ddb59d39721393b3c7ec78ee55">XRFDC_DEC_MOD_MASK_EXT</a>.</p>

</div>
</div>
<a class="anchor" id="ga0bab13a0a879dfc442e47cdb38ab327f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetDecoderMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>DecoderMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decoder mode is updated into the relevant registers. </p>
<p>Driver structure is updated with the new values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">DecoderMode</td><td>Valid values are 1 (Maximum SNR, for non- randomized decoder), 2 (Maximum Linearity, for randomized decoder)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga0cc20a9ffe3f8b77fbc5ccf52fcdece0">XRFDC_DAC_DECODER_CLK_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga4e226a0a8cb536930a8755160afef0b3">XRFDC_DAC_DECODER_CTRL_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga4943231bb1c45629dd4d300f9b0d8814">XRFDC_DEC_CTRL_MODE_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gad6be9864ab48f0d17d713c2b9a9cab8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetDither </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to set the IM3 Dither mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">Mode</td><td>0: Disable 1: Enable</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga8ee1b46f3d577063eb34450e58046ae3">XRFDC_ADC_DAC_MC_CFG0_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga80883b0a5fe9ca4aeb216f49c1a283b2">XRFDC_RX_MC_CFG0_IM3_DITH_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#gaf6fe6b193044b79c052f9ca142cfbdef">XRFDC_RX_MC_CFG0_IM3_DITH_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="gaaafa1267b323817e09a614c38de78947"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetFabClkOutDiv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>FabClkDiv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to set the divider for clock fabric out. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabClkDiv</td><td>to be set for a tile. XRFDC_FAB_CLK_* defines the valid divider values.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>ADC and DAC Tiles </dd></dl>

<p>References <a class="el" href="xrfdc__hw_8h.html#a52c4f21e7634a425f4bcef5885b1df37">XRFDC_FAB_CLK_DIV_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga13a79e7c792cd12ec17b708411f078db">XRFDC_HSCOM_CLK_DIV_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gaad20bc6d1e5cbb724d6d7e66449a2926"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetFabRdVldWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>FabricRdVldWords</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fabric data rate for the requested ADC block is set by writing to the corresponding register. </p>
<p>The function writes the number of valid read words for the requested ADC block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabricRdVldWords</td><td>is Read fabric rate to be set for ADC block.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga3aefeace51c9f3dae22eb9cc523697c1">XRFDC_FAB_RATE_RD_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#gace3505a02363d9e4a1812d5f44038a2d">XRFDC_FAB_RATE_RD_SHIFT</a>.</p>

</div>
</div>
<a class="anchor" id="ga3783d543f295be039303d715ce7f9195"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetFabWrVldWords </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>FabricWrVldWords</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fabric data rate for the requested DAC block is set by writing to the corresponding register. </p>
<p>The function writes the number of valid write words for the requested DAC block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">FabricWrVldWords</td><td>is write fabric rate to be set for DAC block.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga8e4f35e763faba17bdb7a126c05a618f">XRFDC_DAC_FAB_RATE_WR_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gaa6645c553a75a5c6321035a3df183692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetIMRPassMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to set the DAC Image Reject Filter Pass mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Mode</td><td>valid values are 0 (for low pass) 1 (for high pass).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled / bad parameter passed</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga4cf5ab6c54a67d3797ca786b4c14be22">XRFDC_DAC_DATAPATH_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga09e759e03c7ab457cde350dcbac860b6">XRFDC_DATAPATH_IMR_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga7720097ba03065d7088e16fc5667cf42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetInterpolationFactor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>InterpolationFactor</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to set the interpolation factor and also update the FIFO read words w.r.t to interpolation factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">InterpolationFactor</td><td>to be set for DAC block. XRFDC_INTERP_DECIM_* defines the valid values.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga500c30f98d7b3b461ea75a0d03a17e55">XRFDC_DAC_INTERP_CTRL_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga9291cdab5a8ff89253c5e4dbbd5771db">XRFDC_DAC_ITERP_DATA_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga3aefeace51c9f3dae22eb9cc523697c1">XRFDC_FAB_RATE_RD_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gace3505a02363d9e4a1812d5f44038a2d">XRFDC_FAB_RATE_RD_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga2666ef5dd0f3aa8dc1fb8110030b1873">XRFDC_INTERP_MODE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gadb95c91e5245e2dae6b1a50dc4d773fc">XRFDC_INTERP_MODE_MASK_EXT</a>, <a class="el" href="group__rfdc__v6__0.html#gaa81ed15ff245d9830a7e35bca520cf59">XRFDC_INTERP_MODE_Q_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga9202860f0ef0efce9bacf9df483ce3c0">XRFDC_INTERP_MODE_Q_SHIFT_EXT</a>, and <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>.</p>

</div>
</div>
<a class="anchor" id="ga78e05abc52a947dafdaecb11a41f7fe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetInvSincFIR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to set the mode for the Inverse-Sinc filter. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Mode</td><td>valid values are 0(disable), 1(1st Nyquist zone) and 2(2nd Nyquist zone).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled/invalid mode.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gafe01e9fab71fc942e2e76c8384186000">XRFDC_DAC_INVSINC_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaad0e92bc8e42dfaca20bddc7dd1d53b8">XRFDC_EN_INVSINC_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga7956bcab0cdc8a5b307b77d86e7c02ce">XRFDC_MODE_INVSINC_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gadea09b22078ade615365c4d1b3c0ab08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetMixerSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___mixer___settings.html">XRFdc_Mixer_Settings</a> *&#160;</td>
          <td class="paramname"><em>MixerSettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The API is used to update various mixer settings, fine, coarse, NCO etc. </p>
<p>Mixer/NCO settings passed are used to update the corresponding block level registers. Driver structure is updated with the new values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">MixerSettingsPtr</td><td>Pointer to the <a class="el" href="struct_x_r_fdc___mixer___settings.html" title="Mixer settings.">XRFdc_Mixer_Settings</a> structure in which the Mixer/NCO settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>FineMixerScale in Mixer_Settings structure can have 3 values. XRFDC_MIXER_SCALE_* represents the valid values. XRFDC_MIXER_SCALE_AUTO - If mixer mode is R2C, Mixer Scale is set to 1 and for other modes mixer scale is set to 0.7 XRFDC_MIXER_SCALE_1P0 - To set fine mixer scale to 1. XRFDC_MIXER_SCALE_0P7 - To set fine mixer scale to 0.7. </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga99982520ba7d95d1a934a07fc07b3943">XRFDC_ADC_DECI_CONFIG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga1127c44e2f1c220a40704269365edf18">XRFDC_ADC_NCO_FQWD_LOW_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga1844134f5177f1ccec8eb9b11ab05e33">XRFDC_ADC_NCO_FQWD_MID_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga63604df4de7c15ca615a3556499b2260">XRFDC_ADC_NCO_FQWD_UPP_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabf73e35ca19fb6ac80abbfcb30437674">XRFDC_ADC_NCO_PHASE_MOD_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga122ceb1d0f0a5759d11e1c3b092b1de4">XRFDC_ADC_UPDATE_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga3c759fe5c55126808f5d02e6d66fd1fe">XRFDC_DAC_INTERP_DATA_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga9291cdab5a8ff89253c5e4dbbd5771db">XRFDC_DAC_ITERP_DATA_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabbf203eff6b1c80ae2eab5524e736622">XRFDC_DAC_UPDATE_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga33186feb8ac7f37e8bac96106471898e">XRFDC_DEC_CFG_4GSPS_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gab00c7a73030b63d1044c3984f28c9f3e">XRFDC_DEC_CFG_CHA_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gae8554eb910540c87a9f5d85f484ff731">XRFDC_DEC_CFG_IQ_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga5370ff85740b209be6e094d4a73816a7">XRFDC_DEC_CFG_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gabbbc3a97d82bec4822f938d5b1a1eec1">XRFDC_FINE_MIX_SCALE_MASK</a>, <a class="el" href="group__xrfdc__v6__0.html#gaab11b20e3aadaf71a627350a447e6f98">XRFdc_GetCalibrationMode()</a>, <a class="el" href="group__xrfdc__v6__0.html#ga7ab226b7c257253e4976343b3744e190">XRFdc_GetNyquistZone()</a>, <a class="el" href="group__rfdc__v6__0.html#ga0ebb53254fa0a4439ca102bf98a2e60c">XRFDC_MXR_MODE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga837c6d61b88a53aee708e95491eeb8fe">XRFDC_NCO_FQWD_MID_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gacc041f02657febd798b944b98f982e6c">XRFDC_NCO_FQWD_MID_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#gafc580daf242966b54276a73925eb9f41">XRFDC_NCO_FQWD_UPP_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga6cf794621d971e07a4965492adfb5116">XRFDC_NCO_FQWD_UPP_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga98aa4878d8ddb1d681f33a1221185398">XRFDC_NCO_PHASE_LOW_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gab67ff65090cbb823086d18c220c0b1e4">XRFDC_NCO_PHASE_MOD_EVEN</a>, <a class="el" href="group__rfdc__v6__0.html#ga94aae7714e373d3484d9a44a9accdd21">XRFDC_NCO_PHASE_MODE_ODD</a>, <a class="el" href="group__rfdc__v6__0.html#ga511eb14fc9d93eb331304c1bb6f2fb8f">XRFDC_NCO_PHASE_UPP_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gab08fa7dedfc69dccb3e9ff72b128df80">XRFDC_NCO_PHASE_UPP_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga82d1176a1527f504d142a46d13933714">XRFDC_NCO_PHASE_UPP_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#gad74ad2d78a0026ecf5108d6dce965985">XRFDC_NCO_UPDT_MODE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaef4dde6d2ec4eb16f045d3a2400e4f19">XRFDC_NCO_UPDT_OFFSET</a>, <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>, <a class="el" href="group__rfdc__v6__0.html#ga3280baae4fc36d8025ff9cb65661d2b3">XRFDC_UPDT_EVNT_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga68255c917fc740033dffa4350ada6418">XRFDC_UPDT_EVNT_NCO_MASK</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e5edd66ceb653abf8f316f8cb0bec38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetNyquistZone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>NyquistZone</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the Nyquist zone. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">NyquistZone</td><td>valid values are 1 (Odd),2 (Even).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga92a974ea3a027dab8edf9a752317f182">XRFDC_ADC_TI_TISK_CRL0_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga8ad46a818c4133624a1cdcc45400d932">XRFDC_DAC_MC_CFG0_OFFSET</a>, <a class="el" href="group__xrfdc__v6__0.html#gaab11b20e3aadaf71a627350a447e6f98">XRFdc_GetCalibrationMode()</a>, <a class="el" href="group__rfdc__v6__0.html#ga41579834b8f26afbb9fe452c5ecb45f7">XRFDC_MC_CFG0_MIX_MODE_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>, <a class="el" href="group__rfdc__v6__0.html#ga6f18444e5a5b7beb24c183eec21fa4a1">XRFDC_TI_TISK_ZONE_MASK</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga32b26582f802cbabc390adcf56f064f6">XRFdc_SetDataPathMode()</a>.</p>

</div>
</div>
<a class="anchor" id="gaaa95922df5ac3c26a066f4418fc1853e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetQMCSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___q_m_c___settings.html">XRFdc_QMC_Settings</a> *&#160;</td>
          <td class="paramname"><em>QMCSettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to update various QMC settings, eg gain, phase, offset etc. </p>
<p>QMC settings passed are used to update the corresponding block level registers. Driver structure is updated with the new values.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">QMCSettingsPtr</td><td>is Pointer to the <a class="el" href="struct_x_r_fdc___q_m_c___settings.html" title="QMC settings.">XRFdc_QMC_Settings</a> structure in which the QMC settings are passed.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga122ceb1d0f0a5759d11e1c3b092b1de4">XRFDC_ADC_UPDATE_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabbf203eff6b1c80ae2eab5524e736622">XRFDC_DAC_UPDATE_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabe7004e6cf9b489e33a91d6c260c2668">XRFDC_QMC_CFG_EN_GAIN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga594d5be058e8d9d0c8c66dbd61096c0c">XRFDC_QMC_CFG_EN_PHASE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gafd6eb2446c86b9f8aab5878f7bcea9ca">XRFDC_QMC_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga7c5eb86950c6cc5a41f9a18d22d199d5">XRFDC_QMC_CFG_PHASE_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga3c4647593fad2b0af4b0aeb4f79b3561">XRFDC_QMC_GAIN_CRCTN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga194b4b88e868b4265846fdd5f2477647">XRFDC_QMC_GAIN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gadf361c4825b276fc7fe5d86cdefaaf4c">XRFDC_QMC_OFF_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga071793b0bb699ee99defa1954b7a6d00">XRFDC_QMC_OFFST_CRCTN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga1f180b34a8de21344c0a903dcfa23c7d">XRFDC_QMC_PHASE_CRCTN_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gac3ae417057fbc9457e804936ec9004cc">XRFDC_QMC_PHASE_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9">XRFDC_QMC_UPDT_MODE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga56cc565194c7196b1eb05e3943ba46cd">XRFDC_QMC_UPDT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga3280baae4fc36d8025ff9cb65661d2b3">XRFDC_UPDT_EVNT_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga02758b59aa7200d893ad82cc536c9e82">XRFDC_UPDT_EVNT_QMC_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="gab72bb5191c688bb173b676e931dcacb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetSignalDetector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___signal___detector___settings.html">XRFdc_Signal_Detector_Settings</a> *&#160;</td>
          <td class="paramname"><em>SettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to set the ADC Signal Detector Settings. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">Block_Id</td><td>indicates Block number(0-3 for LS, 0-1 for HS). </td></tr>
    <tr><td class="paramname">SettingsPtr</td><td>pointer to the <a class="el" href="struct_x_r_fdc___signal___detector___settings.html" title="ADC Signal Detect Settings.">XRFdc_Signal_Detector_Settings</a> structure to set the signal detector configurations</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled, or invaid values.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Only for ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga6bf5f2749b975c1438cf616ace8d9cf5">XRFDC_ADC_SIG_DETECT_CTRL_OFFSET</a>, <a class="el" href="xrfdc__hw_8h.html#a3499da9ecc7697df2fd74dc6a9ba5cf2">XRFDC_ADC_SIG_DETECT_FLUSH_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a978446cb2a2a046e1874c33b4313701f">XRFDC_ADC_SIG_DETECT_HYST_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a72de774c29f6670c78dc515fafd0c9fb">XRFDC_ADC_SIG_DETECT_INTG_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#ad6b99afc9c48993a47e79943ebe15a3c">XRFDC_ADC_SIG_DETECT_MASK</a>, <a class="el" href="xrfdc__hw_8h.html#ac5cd37568b27e481f154240b6af805ee">XRFDC_ADC_SIG_DETECT_MODE_WRITE_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a75f6b7dcdb1a3cc785432c46b014be86">XRFDC_ADC_SIG_DETECT_TCONST_SHIFT</a>, <a class="el" href="xrfdc__hw_8h.html#a05aba6291241ac95d2f2761521cf0f19">XRFDC_ADC_SIG_DETECT_THRESH_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga981f11ef001e7db951a5a8689b35a834">XRFDC_ADC_SIG_DETECT_THRESHOLD0_LEVEL_OFFSET</a>, and <a class="el" href="group__rfdc__v6__0.html#ga13bff8062c7b6a6b667c7b28ae7c05d3">XRFDC_ADC_SIG_DETECT_THRESHOLD1_LEVEL_OFFSET</a>.</p>

</div>
</div>
<a class="anchor" id="gaab67d654d8e0eaa66fbd65c5f1b66823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XRFdc_SetStatusHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>CallBackRef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__rfdc__v6__0.html#ga0bd9f5b019da4efe2af3ac562636d798">XRFdc_StatusHandler</a>&#160;</td>
          <td class="paramname"><em>FunctionPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the status callback function, the status handler, which the driver calls when it encounters conditions that should be reported to the higher layer software. </p>
<p>The handler executes in an interrupt context, so the amount of processing should be minimized</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> instance. </td></tr>
    <tr><td class="paramname">CallBackRef</td><td>is the upper layer callback reference passed back when the callback function is invoked. </td></tr>
    <tr><td class="paramname">FunctionPtr</td><td>is the pointer to the callback function.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>The handler is called within interrupt context, so it should finish its work quickly. </p>

</div>
</div>
<a class="anchor" id="gac3fb87248f09b356e8fdb3836658eb27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetThresholdClrMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ThresholdToUpdate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ClrMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API sets the threshold clear mode. </p>
<p>The clear mode can be through explicit DRP access (manual) or auto clear (QMC gain update event).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADCC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">ThresholdToUpdate</td><td>Select which Threshold (Threshold0 or Threshold1 or both) to update. </td></tr>
    <tr><td class="paramname">ClrMode</td><td>can be DRP access (manual) or auto clear (QMC gain update event).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga618e1be96c3d091ed26b9186c5da8d50">XRFDC_ADC_TRSHD0_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gad9c1f8e41d63cbb570c6ca8e4dd2602d">XRFDC_ADC_TRSHD1_CFG_OFFSET</a>, <a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>, <a class="el" href="group__rfdc__v6__0.html#ga02af84ef0928e09e3ed9d9f2639409c8">XRFDC_TRSHD0_CLR_MOD_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaaff6bb032998c703e8a098e469e9074f">XRFDC_TRSHD1_CLR_MOD_MASK</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

</div>
</div>
<a class="anchor" id="gaba6dca1e8e40a31b090f14fa12ecd891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetThresholdSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___threshold___settings.html">XRFdc_Threshold_Settings</a> *&#160;</td>
          <td class="paramname"><em>ThresholdSettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Threshold settings are updated into the relevant registers. </p>
<p>Driver structure is updated with the new values. There can be two threshold settings: threshold0 and threshold1. Both of them are independent of each other. The function returns the requested threshold (which can be threshold0, threshold1, or both.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">ThresholdSettingsPtr</td><td>Pointer through which the register settings for thresholds are passed to the API.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga1fb61cf86024132b24efbde6924c1024">XRFDC_ADC_TRSHD0_AVG_LO_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gafc3782c386a46e229271fce06ebe2b94">XRFDC_ADC_TRSHD0_AVG_UP_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga618e1be96c3d091ed26b9186c5da8d50">XRFDC_ADC_TRSHD0_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga2d852a948038475db38f73493268e1a0">XRFDC_ADC_TRSHD0_OVER_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaceb9bd0439d92cceac590d9ea9b1c1bf">XRFDC_ADC_TRSHD0_UNDER_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga9f44d7132eab56d77b666b95ebaa5974">XRFDC_ADC_TRSHD1_AVG_LO_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gab2ab09d8237ffb91f5c064a5fe5c9c79">XRFDC_ADC_TRSHD1_AVG_UP_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gad9c1f8e41d63cbb570c6ca8e4dd2602d">XRFDC_ADC_TRSHD1_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga3085d89c7943e580f3457da407e202f5">XRFDC_ADC_TRSHD1_OVER_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga5c94834dee093323be3e7cf0bd66a409">XRFDC_ADC_TRSHD1_UNDER_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga241937dd7399a4dab70bc7457dc58941">XRFDC_TRSHD0_AVG_UPP_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga2c4631be6cebecd9af303c3f6bd8c338">XRFDC_TRSHD0_EN_MOD_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga1063718156e42b25517c7d0f7da69ce2">XRFDC_TRSHD0_OVER_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gacf3bfb2c38fdd53bd2e6d016656a034a">XRFDC_TRSHD0_UNDER_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga02ebba9852b1f6c40a7cf69c63e96a35">XRFDC_TRSHD1_AVG_UPP_SHIFT</a>, <a class="el" href="group__rfdc__v6__0.html#ga25fb89e74517cfec924ea6ee1d9ed306">XRFDC_TRSHD1_EN_MOD_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga7cbdbadacec444d7a2bd6d8b1ac2859c">XRFDC_TRSHD1_OVER_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga4874aa2b9526717f14e9d993c67444d4">XRFDC_TRSHD1_UNDER_MASK</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e19ff035540f521311eee8f7958a942"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetTileClkSettings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc___tile___clock___settings.html">XRFdc_Tile_Clock_Settings</a> *&#160;</td>
          <td class="paramname"><em>SettingsPtr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function is used to set the clock settings. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>indicates ADC/DAC. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>indicates Tile number (0-3). </td></tr>
    <tr><td class="paramname">SettingsPtr</td><td>pointer to set the clock settings</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if no valid distribution found. </li>
</ul>
</dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#gaa3f8b6206a330b53ad8f5c7e626c357e">XRFDC_CLK_NETWORK_CTRL1</a>, <a class="el" href="group__rfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, <a class="el" href="group__rfdc__v6__0.html#ga832bf9156241ed1634d2c591d128bb02">XRFDC_HSCOM_CLK_DSTR_MASK_ALT</a>, <a class="el" href="group__rfdc__v6__0.html#ga372af5c040222f82f0444ffce935cade">XRFDC_HSCOM_CLK_DSTR_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga245743becc464428c00a9083f1ce7994">XRFDC_HSCOM_NETWORK_CTRL1_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gac73689ba185afcdcf7811674fd436ed5">XRFDC_PLL_DIVIDER0</a>, <a class="el" href="group__rfdc__v6__0.html#gacecadaaeb86da41f9c0a3257ace61a9f">XRFDC_PLL_DIVIDER0_ALT_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaddc1e251944bdd70439c00ea2b91a4a1">XRFDC_PLL_REFDIV</a>, and <a class="el" href="group__rfdc__v6__0.html#ga29d68c85ca57823080a838bfb9868708">XRFDC_PLL_REFDIV_MASK</a>.</p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1">XRFdc_SetClkDistribution()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3dde59b87cf8a0b4cd7fdd0fd30c3046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_SetupFIFO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable and Disable the ADC/DAC FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Enable</td><td>valid values are 1 (FIFO enable) and 0 (FIFO Disable)</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
<li>XRFDC_FAILURE if Tile not enabled.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga45c84a78b951cf790e724a495dfa3fa7">XRFDC_FIFO_EN_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga670e05de2e491e8d3662629895285bdd">XRFDC_FIFO_ENABLE</a>.</p>

</div>
</div>
<a class="anchor" id="gac6a79b8a22618e638b7d8f6632437963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_Shutdown </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The API stops the tile as requested. </p>
<p>It can also stop all the tiles if asked for. It does not clear any of the existing register settings. It just stops the requested tile(s).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if tile is not enabled or available</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1">XRFdc_SetClkDistribution()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0441d93b399e5178606bf5dcf7481551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_StartUp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Tile_Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The API Restarts the requested tile. </p>
<p>It can restart a single tile and alternatively can restart all the tiles. Existing register settings are not lost or altered in the process. It just starts the requested tile(s).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3, and -1.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if tile is not enabled or available</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>None </dd></dl>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gad56eb12fd1e1e9dad5c4b8c0f7cc87c1">XRFdc_SetClkDistribution()</a>.</p>

</div>
</div>
<a class="anchor" id="ga69a7ae63cf7acb97d3a3cf591f8a37b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_ThresholdStickyClear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>ThresholdToUpdate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is to clear the Sticky bit in threshold config registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">ThresholdToUpdate</td><td>Select which Threshold (Threshold0 or Threshold1 or both) to update.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Only ADC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga618e1be96c3d091ed26b9186c5da8d50">XRFDC_ADC_TRSHD0_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gad9c1f8e41d63cbb570c6ca8e4dd2602d">XRFDC_ADC_TRSHD1_CFG_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga0d14cc79a3a529a1d2de6a1c9f8061e4">XRFDC_TRSHD0_STIKY_CLR_MASK</a>, and <a class="el" href="group__rfdc__v6__0.html#ga62fbe53a9ebbeb9703ec90e92d97dbfc">XRFDC_TRSHD1_STIKY_CLR_MASK</a>.</p>

</div>
</div>
<a class="anchor" id="ga340750315304dc48dc87089b429b5364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XRFdc_UpdateEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_r_fdc.html">XRFdc</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Tile_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Block_Id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Event</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function will trigger the update event for an event. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">Type</td><td>is ADC or DAC. 0 for ADC and 1 for DAC </td></tr>
    <tr><td class="paramname">Tile_Id</td><td>Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Block_Id</td><td>is ADC/DAC block number inside the tile. Valid values are 0-3. </td></tr>
    <tr><td class="paramname">Event</td><td>is for which dynamic update event will trigger. XRFDC_EVENT_* defines the different events.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XRFDC_SUCCESS if successful.</li>
</ul>
</dd></dl>
<ul>
<li>XRFDC_FAILURE if Block not enabled.</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>Common API for ADC/DAC blocks </dd></dl>

<p>References <a class="el" href="group__rfdc__v6__0.html#ga8133892750e33d55d1f17ed50eee2314">XRFDC_ADC_CRSE_DLY_UPDT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga122ceb1d0f0a5759d11e1c3b092b1de4">XRFDC_ADC_UPDATE_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gaff8002a03630bc9b752b4b34187404af">XRFDC_DAC_CRSE_DLY_UPDT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gabbf203eff6b1c80ae2eab5524e736622">XRFDC_DAC_UPDATE_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#ga89f025f88acd17f1226901735df769d9">XRFDC_HSCOM_UPDT_DYN_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gad74ad2d78a0026ecf5108d6dce965985">XRFDC_NCO_UPDT_MODE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#gaef4dde6d2ec4eb16f045d3a2400e4f19">XRFDC_NCO_UPDT_OFFSET</a>, <a class="el" href="group__rfdc__v6__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9">XRFDC_QMC_UPDT_MODE_MASK</a>, <a class="el" href="group__rfdc__v6__0.html#ga56cc565194c7196b1eb05e3943ba46cd">XRFDC_QMC_UPDT_OFFSET</a>, and <a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
