`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 14.03.2025 12:27:49
// Design Name: 
// Module Name: decoder4to16
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module decoder4to16(
    input [3:0] IN,
    output reg [15:0] O
    );

always@(IN) begin
    case(IN)
        4'b0000: O = 16'b0000000000000001;
        4'b0001: O = 16'b0000000000000010;
        4'b0010: O = 16'b0000000000000100;
        4'b0011: O = 16'b0000000000001000;
        4'b0100: O = 16'b0000000000010000;
        4'b0101: O = 16'b0000000000100000;
        4'b0110: O = 16'b0000000001000000;
        4'b0111: O = 16'b0000000010000000;
        4'b1000: O = 16'b0000000100000000;
        4'b1001: O = 16'b0000001000000000;
        4'b1010: O = 16'b0000010000000000; 
        4'b1011: O = 16'b0000100000000000; 
        4'b1100: O = 16'b0001000000000000; 
        4'b1101: O = 16'b0010000000000000; 
        4'b1110: O = 16'b0100000000000000; 
        4'b1111: O = 16'b1000000000000000; 
    endcase
end
endmodule
