// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/19/2024 15:54:24"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica2 (
	clock,
	ir,
	din,
	run,
	resetn,
	q);
input 	clock;
input 	[8:0] ir;
input 	[15:0] din;
input 	run;
input 	resetn;
output 	[15:0] q;

// Design Ports Information
// din[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[2]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[3]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[4]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[5]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[6]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[7]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[8]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[9]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[10]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[11]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[12]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[13]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[14]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// din[15]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// q[0]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[1]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[2]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[3]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[4]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[5]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[6]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[8]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[9]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[10]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[11]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[12]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[13]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[14]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// q[15]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// run	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[7]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[8]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[4]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[5]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[3]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[2]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[6]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ir[0]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica2_v_fast.sdo");
// synopsys translate_on

wire \mux_inst|Selector1~0_combout ;
wire \mux_inst|Selector1~1_combout ;
wire \mux_inst|Selector1~2_combout ;
wire \mux_inst|Selector0~0_combout ;
wire \mux_inst|Selector0~1_combout ;
wire \mux_inst|Selector0~2_combout ;
wire \mux_inst|Selector2~2_combout ;
wire \mux_inst|Selector7~2_combout ;
wire \mux_inst|Selector7~3_combout ;
wire \mux_inst|Selector9~0_combout ;
wire \mux_inst|Selector9~1_combout ;
wire \mux_inst|Selector10~1_combout ;
wire \mux_inst|Selector11~0_combout ;
wire \mux_inst|Selector11~2_combout ;
wire \mux_inst|Selector11~3_combout ;
wire \mux_inst|Selector12~1_combout ;
wire \mux_inst|Selector13~1_combout ;
wire \mux_inst|Selector14~1_combout ;
wire \mux_inst|Selector15~1_combout ;
wire \ctrl|r3_out~1_combout ;
wire \ctrl|r6_in~0_combout ;
wire \ctrl|Selector22~0_combout ;
wire \ctrl|r3_in~3_combout ;
wire \ctrl|r5_in~3_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \reg0|data_out[0]~feeder_combout ;
wire \reg1|data_out[0]~feeder_combout ;
wire \reg4|data_out[0]~feeder_combout ;
wire \reg2|data_out[0]~feeder_combout ;
wire \reg2|data_out[1]~feeder_combout ;
wire \reg2|data_out[5]~feeder_combout ;
wire \reg1|data_out[6]~feeder_combout ;
wire \reg2|data_out[9]~feeder_combout ;
wire \reg1|data_out[9]~feeder_combout ;
wire \reg4|data_out[9]~feeder_combout ;
wire \reg0|data_out[9]~feeder_combout ;
wire \reg0|data_out[11]~feeder_combout ;
wire \run~combout ;
wire \resetn~combout ;
wire \ctrl|Selector28~0_combout ;
wire \ctrl|Selector28~1_combout ;
wire \ctrl|done~regout ;
wire \ctrl|Selector30~4_combout ;
wire \ctrl|Selector30~5_combout ;
wire \ctrl|Tstate.T1~regout ;
wire \ctrl|Selector31~0_combout ;
wire \ctrl|Selector31~1_combout ;
wire \ctrl|Tstate.T2~regout ;
wire \ctrl|Tstate~10_combout ;
wire \ctrl|Selector29~0_combout ;
wire \ctrl|Tstate.000~regout ;
wire \ctrl|Tstate~9_combout ;
wire \ctrl|r1_out~0_combout ;
wire \ctrl|r1_out~1_combout ;
wire \ctrl|r6_out~0_combout ;
wire \ctrl|r6_out~1_combout ;
wire \ctrl|r6_out~2_combout ;
wire \ctrl|r6_out~3_combout ;
wire \ctrl|r6_out~4_combout ;
wire \ctrl|r6_out~regout ;
wire \ctrl|r4_out~0_combout ;
wire \ctrl|r4_out~1_combout ;
wire \ctrl|r4_out~2_combout ;
wire \ctrl|r4_out~regout ;
wire \ctrl|r0_out~0_combout ;
wire \ctrl|r0_out~1_combout ;
wire \ctrl|r0_out~2_combout ;
wire \ctrl|r0_out~regout ;
wire \ctrl|r2_out~0_combout ;
wire \ctrl|r2_out~1_combout ;
wire \ctrl|r2_out~2_combout ;
wire \ctrl|r2_out~regout ;
wire \ctrl|Selector24~0_combout ;
wire \ctrl|Selector21~0_combout ;
wire \ctrl|r3_out~0_combout ;
wire \ctrl|r3_out~2_combout ;
wire \ctrl|r3_out~3_combout ;
wire \ctrl|r3_out~regout ;
wire \mux_inst|always0~0_combout ;
wire \mux_inst|always0~1_combout ;
wire \ctrl|r6_in~1_combout ;
wire \ctrl|r6_in~2_combout ;
wire \ctrl|r6_in~3_combout ;
wire \ctrl|r6_in~4_combout ;
wire \ctrl|r6_in~5_combout ;
wire \ctrl|r6_in~regout ;
wire \mux_inst|always0~2_combout ;
wire \ctrl|r3_in~2_combout ;
wire \ctrl|r3_in~regout ;
wire \mux_inst|Selector1~3_combout ;
wire \mux_inst|Selector1~4_combout ;
wire \ctrl|g_out~0_combout ;
wire \ctrl|g_out~1_combout ;
wire \ctrl|g_out~2_combout ;
wire \ctrl|g_out~regout ;
wire \mux_inst|always0~3_combout ;
wire \mux_inst|always0~4_combout ;
wire \mux_inst|always0~4clkctrl_outclk ;
wire \mux_inst|Selector0~3_combout ;
wire \mux_inst|Selector0~4_combout ;
wire \reg3|data_out[2]~feeder_combout ;
wire \mux_inst|Selector2~3_combout ;
wire \ctrl|Selector27~0_combout ;
wire \ctrl|r0_in~3_combout ;
wire \ctrl|r0_in~2_combout ;
wire \ctrl|r0_in~regout ;
wire \ctrl|r2_in~0_combout ;
wire \ctrl|r2_in~1_combout ;
wire \ctrl|r2_in~regout ;
wire \ctrl|r1_out~2_combout ;
wire \ctrl|r1_out~3_combout ;
wire \ctrl|r1_out~4_combout ;
wire \ctrl|r1_out~regout ;
wire \mux_inst|Selector2~0_combout ;
wire \mux_inst|Selector2~1_combout ;
wire \mux_inst|Selector2~4_combout ;
wire \ctrl|r5_in~2_combout ;
wire \ctrl|r5_in~regout ;
wire \ctrl|r5_out~0_combout ;
wire \ctrl|r5_out~1_combout ;
wire \ctrl|r5_out~2_combout ;
wire \ctrl|r5_out~regout ;
wire \mux_inst|Selector3~2_combout ;
wire \reg3|data_out[3]~feeder_combout ;
wire \mux_inst|Selector3~3_combout ;
wire \ctrl|Selector26~0_combout ;
wire \ctrl|r1_in~3_combout ;
wire \ctrl|r1_in~2_combout ;
wire \ctrl|r1_in~regout ;
wire \mux_inst|Selector3~0_combout ;
wire \mux_inst|Selector3~1_combout ;
wire \mux_inst|Selector3~4_combout ;
wire \mux_inst|Selector4~2_combout ;
wire \mux_inst|Selector4~3_combout ;
wire \mux_inst|Selector4~0_combout ;
wire \mux_inst|Selector4~1_combout ;
wire \mux_inst|Selector4~4_combout ;
wire \mux_inst|Selector5~0_combout ;
wire \mux_inst|Selector5~1_combout ;
wire \mux_inst|Selector5~2_combout ;
wire \mux_inst|Selector5~3_combout ;
wire \mux_inst|Selector5~4_combout ;
wire \reg2|data_out[6]~feeder_combout ;
wire \mux_inst|Selector6~0_combout ;
wire \mux_inst|Selector6~1_combout ;
wire \mux_inst|Selector6~2_combout ;
wire \mux_inst|Selector6~3_combout ;
wire \mux_inst|Selector6~4_combout ;
wire \mux_inst|Selector7~0_combout ;
wire \mux_inst|Selector7~1_combout ;
wire \mux_inst|Selector7~4_combout ;
wire \mux_inst|Selector8~2_combout ;
wire \mux_inst|Selector8~3_combout ;
wire \mux_inst|Selector8~0_combout ;
wire \mux_inst|Selector8~1_combout ;
wire \mux_inst|Selector8~4_combout ;
wire \mux_inst|Selector9~2_combout ;
wire \mux_inst|Selector9~3_combout ;
wire \mux_inst|Selector9~4_combout ;
wire \reg0|data_out[10]~feeder_combout ;
wire \mux_inst|Selector10~0_combout ;
wire \ctrl|Selector23~0_combout ;
wire \ctrl|r4_in~3_combout ;
wire \ctrl|r4_in~2_combout ;
wire \ctrl|r4_in~regout ;
wire \mux_inst|Selector10~2_combout ;
wire \mux_inst|Selector10~3_combout ;
wire \mux_inst|Selector10~4_combout ;
wire \mux_inst|Selector10~5_combout ;
wire \mux_inst|Selector11~1_combout ;
wire \mux_inst|Selector11~4_combout ;
wire \mux_inst|Selector11~5_combout ;
wire \mux_inst|Selector12~0_combout ;
wire \mux_inst|Selector12~2_combout ;
wire \mux_inst|Selector12~3_combout ;
wire \mux_inst|Selector12~4_combout ;
wire \mux_inst|Selector12~5_combout ;
wire \mux_inst|Selector13~0_combout ;
wire \reg4|data_out[13]~feeder_combout ;
wire \mux_inst|Selector13~2_combout ;
wire \mux_inst|Selector13~3_combout ;
wire \mux_inst|Selector13~4_combout ;
wire \mux_inst|Selector13~5_combout ;
wire \mux_inst|Selector14~0_combout ;
wire \mux_inst|Selector14~2_combout ;
wire \mux_inst|Selector14~3_combout ;
wire \mux_inst|Selector14~4_combout ;
wire \mux_inst|Selector14~5_combout ;
wire \mux_inst|Selector15~0_combout ;
wire \mux_inst|Selector15~2_combout ;
wire \mux_inst|Selector15~3_combout ;
wire \mux_inst|Selector15~4_combout ;
wire \mux_inst|Selector15~5_combout ;
wire [8:0] \ir~combout ;
wire [15:0] \reg3|data_out ;
wire [15:0] \reg4|data_out ;
wire [15:0] \reg1|data_out ;
wire [15:0] \reg5|data_out ;
wire [15:0] \reg6|data_out ;
wire [15:0] \reg2|data_out ;
wire [15:0] \mux_inst|buswires ;
wire [15:0] \reg0|data_out ;


// Location: LCFF_X44_Y33_N5
cycloneii_lcell_ff \reg0|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [0]));

// Location: LCFF_X44_Y33_N19
cycloneii_lcell_ff \reg1|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [0]));

// Location: LCFF_X41_Y34_N17
cycloneii_lcell_ff \reg2|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg2|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [0]));

// Location: LCCOMB_X41_Y33_N10
cycloneii_lcell_comb \mux_inst|Selector1~0 (
// Equation(s):
// \mux_inst|Selector1~0_combout  = (\ctrl|r1_out~regout  & (((\reg1|data_out [0])))) # (!\ctrl|r1_out~regout  & (\reg2|data_out [0] & ((\ctrl|r2_out~regout ))))

	.dataa(\reg2|data_out [0]),
	.datab(\reg1|data_out [0]),
	.datac(\ctrl|r2_out~regout ),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~0 .lut_mask = 16'hCCA0;
defparam \mux_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneii_lcell_comb \mux_inst|Selector1~1 (
// Equation(s):
// \mux_inst|Selector1~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [0])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector1~0_combout )))

	.dataa(vcc),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg0|data_out [0]),
	.datad(\mux_inst|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~1 .lut_mask = 16'hF3C0;
defparam \mux_inst|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N17
cycloneii_lcell_ff \reg5|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [0]));

// Location: LCFF_X40_Y33_N17
cycloneii_lcell_ff \reg4|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg4|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [0]));

// Location: LCCOMB_X42_Y33_N16
cycloneii_lcell_comb \mux_inst|Selector1~2 (
// Equation(s):
// \mux_inst|Selector1~2_combout  = (\ctrl|r4_out~regout  & (((\reg4|data_out [0])))) # (!\ctrl|r4_out~regout  & (\ctrl|r5_out~regout  & ((\reg5|data_out [0]))))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\reg4|data_out [0]),
	.datac(\reg5|data_out [0]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~2 .lut_mask = 16'hCCA0;
defparam \mux_inst|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \reg0|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [1]));

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \reg1|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [1]));

// Location: LCFF_X45_Y33_N17
cycloneii_lcell_ff \reg2|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg2|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [1]));

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \mux_inst|Selector0~0 (
// Equation(s):
// \mux_inst|Selector0~0_combout  = (\ctrl|r1_out~regout  & (((\reg1|data_out [1])))) # (!\ctrl|r1_out~regout  & (\reg2|data_out [1] & ((\ctrl|r2_out~regout ))))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\reg2|data_out [1]),
	.datac(\reg1|data_out [1]),
	.datad(\ctrl|r2_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~0 .lut_mask = 16'hE4A0;
defparam \mux_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
cycloneii_lcell_comb \mux_inst|Selector0~1 (
// Equation(s):
// \mux_inst|Selector0~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [1])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector0~0_combout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(vcc),
	.datac(\reg0|data_out [1]),
	.datad(\mux_inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~1 .lut_mask = 16'hF5A0;
defparam \mux_inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N9
cycloneii_lcell_ff \reg5|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [1]));

// Location: LCFF_X43_Y33_N9
cycloneii_lcell_ff \reg4|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [1]));

// Location: LCCOMB_X42_Y33_N8
cycloneii_lcell_comb \mux_inst|Selector0~2 (
// Equation(s):
// \mux_inst|Selector0~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [1])) # (!\ctrl|r4_out~regout  & (((\ctrl|r5_out~regout  & \reg5|data_out [1]))))

	.dataa(\reg4|data_out [1]),
	.datab(\ctrl|r5_out~regout ),
	.datac(\reg5|data_out [1]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~2 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N9
cycloneii_lcell_ff \reg1|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [2]));

// Location: LCFF_X42_Y32_N7
cycloneii_lcell_ff \reg5|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [2]));

// Location: LCFF_X41_Y32_N15
cycloneii_lcell_ff \reg4|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [2]));

// Location: LCCOMB_X42_Y32_N6
cycloneii_lcell_comb \mux_inst|Selector2~2 (
// Equation(s):
// \mux_inst|Selector2~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [2])) # (!\ctrl|r4_out~regout  & (((\reg5|data_out [2] & \ctrl|r5_out~regout ))))

	.dataa(\reg4|data_out [2]),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [2]),
	.datad(\ctrl|r5_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~2 .lut_mask = 16'hB888;
defparam \mux_inst|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N3
cycloneii_lcell_ff \reg2|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [3]));

// Location: LCFF_X41_Y32_N9
cycloneii_lcell_ff \reg4|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [3]));

// Location: LCFF_X40_Y32_N7
cycloneii_lcell_ff \reg2|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [4]));

// Location: LCFF_X43_Y32_N13
cycloneii_lcell_ff \reg3|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [4]));

// Location: LCFF_X41_Y32_N1
cycloneii_lcell_ff \reg4|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [4]));

// Location: LCFF_X40_Y32_N23
cycloneii_lcell_ff \reg2|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg2|data_out[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [5]));

// Location: LCFF_X43_Y32_N23
cycloneii_lcell_ff \reg3|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [5]));

// Location: LCFF_X41_Y32_N21
cycloneii_lcell_ff \reg4|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [5]));

// Location: LCFF_X40_Y32_N21
cycloneii_lcell_ff \reg1|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [6]));

// Location: LCFF_X41_Y32_N27
cycloneii_lcell_ff \reg4|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [6]));

// Location: LCFF_X41_Y32_N5
cycloneii_lcell_ff \reg0|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [7]));

// Location: LCFF_X41_Y33_N17
cycloneii_lcell_ff \reg3|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [7]));

// Location: LCFF_X42_Y32_N23
cycloneii_lcell_ff \reg5|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [7]));

// Location: LCFF_X41_Y32_N3
cycloneii_lcell_ff \reg4|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [7]));

// Location: LCCOMB_X42_Y32_N22
cycloneii_lcell_comb \mux_inst|Selector7~2 (
// Equation(s):
// \mux_inst|Selector7~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [7])) # (!\ctrl|r4_out~regout  & (((\ctrl|r5_out~regout  & \reg5|data_out [7]))))

	.dataa(\reg4|data_out [7]),
	.datab(\ctrl|r5_out~regout ),
	.datac(\reg5|data_out [7]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~2 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneii_lcell_comb \mux_inst|Selector7~3 (
// Equation(s):
// \mux_inst|Selector7~3_combout  = (\mux_inst|always0~0_combout  & ((\mux_inst|Selector7~2_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [7])))) # (!\mux_inst|always0~0_combout  & (\mux_inst|always0~2_combout  & (\reg3|data_out [7])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [7]),
	.datad(\mux_inst|Selector7~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~3 .lut_mask = 16'hEAC0;
defparam \mux_inst|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y33_N31
cycloneii_lcell_ff \reg6|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [8]));

// Location: LCFF_X40_Y33_N21
cycloneii_lcell_ff \reg4|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [8]));

// Location: LCFF_X40_Y34_N15
cycloneii_lcell_ff \reg0|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [9]));

// Location: LCFF_X41_Y34_N11
cycloneii_lcell_ff \reg1|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg1|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [9]));

// Location: LCFF_X41_Y34_N5
cycloneii_lcell_ff \reg2|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg2|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [9]));

// Location: LCCOMB_X42_Y34_N28
cycloneii_lcell_comb \mux_inst|Selector9~0 (
// Equation(s):
// \mux_inst|Selector9~0_combout  = (\ctrl|r1_out~regout  & (((\reg1|data_out [9])))) # (!\ctrl|r1_out~regout  & (\ctrl|r2_out~regout  & (\reg2|data_out [9])))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg2|data_out [9]),
	.datad(\reg1|data_out [9]),
	.cin(gnd),
	.combout(\mux_inst|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~0 .lut_mask = 16'hEA40;
defparam \mux_inst|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
cycloneii_lcell_comb \mux_inst|Selector9~1 (
// Equation(s):
// \mux_inst|Selector9~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [9])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector9~0_combout )))

	.dataa(\reg0|data_out [9]),
	.datab(\ctrl|r0_out~regout ),
	.datac(vcc),
	.datad(\mux_inst|Selector9~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~1 .lut_mask = 16'hBB88;
defparam \mux_inst|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y33_N29
cycloneii_lcell_ff \reg4|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg4|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [9]));

// Location: LCFF_X42_Y33_N11
cycloneii_lcell_ff \reg5|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [10]));

// Location: LCCOMB_X42_Y33_N10
cycloneii_lcell_comb \mux_inst|Selector10~1 (
// Equation(s):
// \mux_inst|Selector10~1_combout  = (\ctrl|r5_out~regout  & (\mux_inst|always0~0_combout  & (\reg5|data_out [10] & !\ctrl|r4_out~regout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg5|data_out [10]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~1 .lut_mask = 16'h0080;
defparam \mux_inst|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N27
cycloneii_lcell_ff \reg3|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [10]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [10]));

// Location: LCFF_X44_Y33_N21
cycloneii_lcell_ff \reg0|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [11]));

// Location: LCFF_X44_Y33_N7
cycloneii_lcell_ff \reg1|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [11]));

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \mux_inst|Selector11~0 (
// Equation(s):
// \mux_inst|Selector11~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [11])) # (!\ctrl|r0_out~regout  & (((\reg1|data_out [11] & \ctrl|r1_out~regout ))))

	.dataa(\reg0|data_out [11]),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg1|data_out [11]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~0 .lut_mask = 16'hB888;
defparam \mux_inst|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N31
cycloneii_lcell_ff \reg2|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [11]));

// Location: LCCOMB_X42_Y34_N30
cycloneii_lcell_comb \mux_inst|Selector11~2 (
// Equation(s):
// \mux_inst|Selector11~2_combout  = (!\ctrl|r1_out~regout  & (\ctrl|r2_out~regout  & (\reg2|data_out [11] & !\ctrl|r0_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg2|data_out [11]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~2 .lut_mask = 16'h0040;
defparam \mux_inst|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N17
cycloneii_lcell_ff \reg4|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [11]));

// Location: LCCOMB_X42_Y34_N16
cycloneii_lcell_comb \mux_inst|Selector11~3 (
// Equation(s):
// \mux_inst|Selector11~3_combout  = (\mux_inst|Selector11~2_combout ) # ((\ctrl|r4_out~regout  & (\reg4|data_out [11] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\mux_inst|Selector11~2_combout ),
	.datac(\reg4|data_out [11]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~3 .lut_mask = 16'hECCC;
defparam \mux_inst|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N25
cycloneii_lcell_ff \reg5|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [12]));

// Location: LCCOMB_X42_Y33_N24
cycloneii_lcell_comb \mux_inst|Selector12~1 (
// Equation(s):
// \mux_inst|Selector12~1_combout  = (\ctrl|r5_out~regout  & (\mux_inst|always0~0_combout  & (\reg5|data_out [12] & !\ctrl|r4_out~regout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg5|data_out [12]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~1 .lut_mask = 16'h0080;
defparam \mux_inst|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N13
cycloneii_lcell_ff \reg3|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [12]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [12]));

// Location: LCFF_X42_Y33_N5
cycloneii_lcell_ff \reg5|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [13]));

// Location: LCCOMB_X42_Y33_N4
cycloneii_lcell_comb \mux_inst|Selector13~1 (
// Equation(s):
// \mux_inst|Selector13~1_combout  = (!\ctrl|r4_out~regout  & (\mux_inst|always0~0_combout  & (\reg5|data_out [13] & \ctrl|r5_out~regout )))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg5|data_out [13]),
	.datad(\ctrl|r5_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~1 .lut_mask = 16'h4000;
defparam \mux_inst|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N7
cycloneii_lcell_ff \reg5|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [14]));

// Location: LCCOMB_X42_Y33_N6
cycloneii_lcell_comb \mux_inst|Selector14~1 (
// Equation(s):
// \mux_inst|Selector14~1_combout  = (\ctrl|r5_out~regout  & (\mux_inst|always0~0_combout  & (\reg5|data_out [14] & !\ctrl|r4_out~regout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg5|data_out [14]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~1 .lut_mask = 16'h0080;
defparam \mux_inst|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N17
cycloneii_lcell_ff \reg3|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [14]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [14]));

// Location: LCFF_X42_Y33_N21
cycloneii_lcell_ff \reg5|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [15]));

// Location: LCCOMB_X42_Y33_N20
cycloneii_lcell_comb \mux_inst|Selector15~1 (
// Equation(s):
// \mux_inst|Selector15~1_combout  = (\ctrl|r5_out~regout  & (\mux_inst|always0~0_combout  & (\reg5|data_out [15] & !\ctrl|r4_out~regout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg5|data_out [15]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~1 .lut_mask = 16'h0080;
defparam \mux_inst|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N11
cycloneii_lcell_ff \reg3|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [15]));

// Location: LCCOMB_X44_Y34_N26
cycloneii_lcell_comb \ctrl|r3_out~1 (
// Equation(s):
// \ctrl|r3_out~1_combout  = (!\ir~combout [2] & \ir~combout [1])

	.dataa(\ir~combout [2]),
	.datab(vcc),
	.datac(\ir~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|r3_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r3_out~1 .lut_mask = 16'h5050;
defparam \ctrl|r3_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneii_lcell_comb \ctrl|r6_in~0 (
// Equation(s):
// \ctrl|r6_in~0_combout  = (\ir~combout [8]) # (\ir~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ir~combout [8]),
	.datad(\ir~combout [7]),
	.cin(gnd),
	.combout(\ctrl|r6_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_in~0 .lut_mask = 16'hFFF0;
defparam \ctrl|r6_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N16
cycloneii_lcell_comb \ctrl|Selector22~0 (
// Equation(s):
// \ctrl|Selector22~0_combout  = (\ir~combout [3] & (\ir~combout [5] & !\ir~combout [4]))

	.dataa(vcc),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector22~0 .lut_mask = 16'h00C0;
defparam \ctrl|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N4
cycloneii_lcell_comb \ctrl|r3_in~3 (
// Equation(s):
// \ctrl|r3_in~3_combout  = (\ctrl|Selector24~0_combout  & ((\ctrl|g_out~1_combout ) # ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|g_out~1_combout ),
	.datab(\ctrl|Selector24~0_combout ),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|r3_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r3_in~3 .lut_mask = 16'hCC8C;
defparam \ctrl|r3_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N2
cycloneii_lcell_comb \ctrl|r5_in~3 (
// Equation(s):
// \ctrl|r5_in~3_combout  = (\ctrl|Selector22~0_combout  & ((\ctrl|g_out~1_combout ) # ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|Selector22~0_combout ),
	.datab(\ctrl|g_out~1_combout ),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|r5_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r5_in~3 .lut_mask = 16'hAA8A;
defparam \ctrl|r5_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \reg0|data_out[0]~feeder (
// Equation(s):
// \reg0|data_out[0]~feeder_combout  = \mux_inst|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\reg0|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \reg1|data_out[0]~feeder (
// Equation(s):
// \reg1|data_out[0]~feeder_combout  = \mux_inst|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\reg1|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
cycloneii_lcell_comb \reg4|data_out[0]~feeder (
// Equation(s):
// \reg4|data_out[0]~feeder_combout  = \mux_inst|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\reg4|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \reg4|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
cycloneii_lcell_comb \reg2|data_out[0]~feeder (
// Equation(s):
// \reg2|data_out[0]~feeder_combout  = \mux_inst|buswires [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [0]),
	.cin(gnd),
	.combout(\reg2|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \reg2|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneii_lcell_comb \reg2|data_out[1]~feeder (
// Equation(s):
// \reg2|data_out[1]~feeder_combout  = \mux_inst|buswires [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [1]),
	.cin(gnd),
	.combout(\reg2|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \reg2|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N22
cycloneii_lcell_comb \reg2|data_out[5]~feeder (
// Equation(s):
// \reg2|data_out[5]~feeder_combout  = \mux_inst|buswires [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [5]),
	.cin(gnd),
	.combout(\reg2|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|data_out[5]~feeder .lut_mask = 16'hFF00;
defparam \reg2|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
cycloneii_lcell_comb \reg1|data_out[6]~feeder (
// Equation(s):
// \reg1|data_out[6]~feeder_combout  = \mux_inst|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\reg1|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
cycloneii_lcell_comb \reg2|data_out[9]~feeder (
// Equation(s):
// \reg2|data_out[9]~feeder_combout  = \mux_inst|buswires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [9]),
	.cin(gnd),
	.combout(\reg2|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \reg2|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
cycloneii_lcell_comb \reg1|data_out[9]~feeder (
// Equation(s):
// \reg1|data_out[9]~feeder_combout  = \mux_inst|buswires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [9]),
	.cin(gnd),
	.combout(\reg1|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg1|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \reg1|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
cycloneii_lcell_comb \reg4|data_out[9]~feeder (
// Equation(s):
// \reg4|data_out[9]~feeder_combout  = \mux_inst|buswires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [9]),
	.cin(gnd),
	.combout(\reg4|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \reg4|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N14
cycloneii_lcell_comb \reg0|data_out[9]~feeder (
// Equation(s):
// \reg0|data_out[9]~feeder_combout  = \mux_inst|buswires [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [9]),
	.cin(gnd),
	.combout(\reg0|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \reg0|data_out[11]~feeder (
// Equation(s):
// \reg0|data_out[11]~feeder_combout  = \mux_inst|buswires [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [11]),
	.cin(gnd),
	.combout(\reg0|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[11]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(run));
// synopsys translate_off
defparam \run~I .input_async_reset = "none";
defparam \run~I .input_power_up = "low";
defparam \run~I .input_register_mode = "none";
defparam \run~I .input_sync_reset = "none";
defparam \run~I .oe_async_reset = "none";
defparam \run~I .oe_power_up = "low";
defparam \run~I .oe_register_mode = "none";
defparam \run~I .oe_sync_reset = "none";
defparam \run~I .operation_mode = "input";
defparam \run~I .output_async_reset = "none";
defparam \run~I .output_power_up = "low";
defparam \run~I .output_register_mode = "none";
defparam \run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[8]));
// synopsys translate_off
defparam \ir[8]~I .input_async_reset = "none";
defparam \ir[8]~I .input_power_up = "low";
defparam \ir[8]~I .input_register_mode = "none";
defparam \ir[8]~I .input_sync_reset = "none";
defparam \ir[8]~I .oe_async_reset = "none";
defparam \ir[8]~I .oe_power_up = "low";
defparam \ir[8]~I .oe_register_mode = "none";
defparam \ir[8]~I .oe_sync_reset = "none";
defparam \ir[8]~I .operation_mode = "input";
defparam \ir[8]~I .output_async_reset = "none";
defparam \ir[8]~I .output_power_up = "low";
defparam \ir[8]~I .output_register_mode = "none";
defparam \ir[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[7]));
// synopsys translate_off
defparam \ir[7]~I .input_async_reset = "none";
defparam \ir[7]~I .input_power_up = "low";
defparam \ir[7]~I .input_register_mode = "none";
defparam \ir[7]~I .input_sync_reset = "none";
defparam \ir[7]~I .oe_async_reset = "none";
defparam \ir[7]~I .oe_power_up = "low";
defparam \ir[7]~I .oe_register_mode = "none";
defparam \ir[7]~I .oe_sync_reset = "none";
defparam \ir[7]~I .operation_mode = "input";
defparam \ir[7]~I .output_async_reset = "none";
defparam \ir[7]~I .output_power_up = "low";
defparam \ir[7]~I .output_register_mode = "none";
defparam \ir[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[6]));
// synopsys translate_off
defparam \ir[6]~I .input_async_reset = "none";
defparam \ir[6]~I .input_power_up = "low";
defparam \ir[6]~I .input_register_mode = "none";
defparam \ir[6]~I .input_sync_reset = "none";
defparam \ir[6]~I .oe_async_reset = "none";
defparam \ir[6]~I .oe_power_up = "low";
defparam \ir[6]~I .oe_register_mode = "none";
defparam \ir[6]~I .oe_sync_reset = "none";
defparam \ir[6]~I .operation_mode = "input";
defparam \ir[6]~I .output_async_reset = "none";
defparam \ir[6]~I .output_power_up = "low";
defparam \ir[6]~I .output_register_mode = "none";
defparam \ir[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
cycloneii_lcell_comb \ctrl|Selector28~0 (
// Equation(s):
// \ctrl|Selector28~0_combout  = (\ir~combout [7] & (((!\ir~combout [6] & \ctrl|Tstate~10_combout )))) # (!\ir~combout [7] & (!\ctrl|Tstate~9_combout ))

	.dataa(\ctrl|Tstate~9_combout ),
	.datab(\ir~combout [7]),
	.datac(\ir~combout [6]),
	.datad(\ctrl|Tstate~10_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~0 .lut_mask = 16'h1D11;
defparam \ctrl|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneii_lcell_comb \ctrl|Selector28~1 (
// Equation(s):
// \ctrl|Selector28~1_combout  = (\run~combout  & (!\ir~combout [8] & \ctrl|Selector28~0_combout ))

	.dataa(\run~combout ),
	.datab(\ir~combout [8]),
	.datac(vcc),
	.datad(\ctrl|Selector28~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector28~1 .lut_mask = 16'h2200;
defparam \ctrl|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N1
cycloneii_lcell_ff \ctrl|done (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector28~1_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\resetn~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|done~regout ));

// Location: LCCOMB_X42_Y35_N8
cycloneii_lcell_comb \ctrl|Selector30~4 (
// Equation(s):
// \ctrl|Selector30~4_combout  = (!\resetn~combout  & (\ctrl|Tstate.T1~regout  & (!\run~combout  & !\ctrl|done~regout )))

	.dataa(\resetn~combout ),
	.datab(\ctrl|Tstate.T1~regout ),
	.datac(\run~combout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector30~4 .lut_mask = 16'h0004;
defparam \ctrl|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N26
cycloneii_lcell_comb \ctrl|Selector30~5 (
// Equation(s):
// \ctrl|Selector30~5_combout  = (\ctrl|Selector30~4_combout ) # ((!\resetn~combout  & (\run~combout  & !\ctrl|Tstate~9_combout )))

	.dataa(\resetn~combout ),
	.datab(\run~combout ),
	.datac(\ctrl|Selector30~4_combout ),
	.datad(\ctrl|Tstate~9_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector30~5 .lut_mask = 16'hF0F4;
defparam \ctrl|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N27
cycloneii_lcell_ff \ctrl|Tstate.T1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector30~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T1~regout ));

// Location: LCCOMB_X43_Y35_N10
cycloneii_lcell_comb \ctrl|Selector31~0 (
// Equation(s):
// \ctrl|Selector31~0_combout  = (\ctrl|Tstate.T1~regout  & ((\run~combout  $ (\ctrl|done~regout )))) # (!\ctrl|Tstate.T1~regout  & (\ctrl|Tstate.T2~regout  & (!\run~combout )))

	.dataa(\ctrl|Tstate.T2~regout ),
	.datab(\run~combout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.T1~regout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~0 .lut_mask = 16'h3C22;
defparam \ctrl|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N20
cycloneii_lcell_comb \ctrl|Selector31~1 (
// Equation(s):
// \ctrl|Selector31~1_combout  = (!\ctrl|done~regout  & (!\resetn~combout  & \ctrl|Selector31~0_combout ))

	.dataa(\ctrl|done~regout ),
	.datab(vcc),
	.datac(\resetn~combout ),
	.datad(\ctrl|Selector31~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector31~1 .lut_mask = 16'h0500;
defparam \ctrl|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N21
cycloneii_lcell_ff \ctrl|Tstate.T2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.T2~regout ));

// Location: LCCOMB_X43_Y35_N22
cycloneii_lcell_comb \ctrl|Tstate~10 (
// Equation(s):
// \ctrl|Tstate~10_combout  = (\ctrl|Tstate.T2~regout  & !\ctrl|done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|Tstate.T2~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~10_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~10 .lut_mask = 16'h00F0;
defparam \ctrl|Tstate~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneii_lcell_comb \ctrl|Selector29~0 (
// Equation(s):
// \ctrl|Selector29~0_combout  = (!\resetn~combout  & ((\ctrl|Tstate~10_combout  & (!\run~combout )) # (!\ctrl|Tstate~10_combout  & ((\run~combout ) # (\ctrl|Tstate~9_combout )))))

	.dataa(\resetn~combout ),
	.datab(\ctrl|Tstate~10_combout ),
	.datac(\run~combout ),
	.datad(\ctrl|Tstate~9_combout ),
	.cin(gnd),
	.combout(\ctrl|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector29~0 .lut_mask = 16'h1514;
defparam \ctrl|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y35_N25
cycloneii_lcell_ff \ctrl|Tstate.000 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|Selector29~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Tstate.000~regout ));

// Location: LCCOMB_X43_Y35_N6
cycloneii_lcell_comb \ctrl|Tstate~9 (
// Equation(s):
// \ctrl|Tstate~9_combout  = (\ctrl|Tstate.000~regout  & !\ctrl|done~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|Tstate~9_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Tstate~9 .lut_mask = 16'h00F0;
defparam \ctrl|Tstate~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneii_lcell_comb \ctrl|r1_out~0 (
// Equation(s):
// \ctrl|r1_out~0_combout  = (!\ctrl|done~regout  & (\ir~combout [7] & (!\ir~combout [8] & \ctrl|Tstate.T1~regout )))

	.dataa(\ctrl|done~regout ),
	.datab(\ir~combout [7]),
	.datac(\ir~combout [8]),
	.datad(\ctrl|Tstate.T1~regout ),
	.cin(gnd),
	.combout(\ctrl|r1_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_out~0 .lut_mask = 16'h0400;
defparam \ctrl|r1_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
cycloneii_lcell_comb \ctrl|r1_out~1 (
// Equation(s):
// \ctrl|r1_out~1_combout  = (!\resetn~combout  & (\run~combout  & ((\ctrl|r1_out~0_combout ) # (!\ctrl|Tstate~9_combout ))))

	.dataa(\resetn~combout ),
	.datab(\run~combout ),
	.datac(\ctrl|Tstate~9_combout ),
	.datad(\ctrl|r1_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r1_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_out~1 .lut_mask = 16'h4404;
defparam \ctrl|r1_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[1]));
// synopsys translate_off
defparam \ir[1]~I .input_async_reset = "none";
defparam \ir[1]~I .input_power_up = "low";
defparam \ir[1]~I .input_register_mode = "none";
defparam \ir[1]~I .input_sync_reset = "none";
defparam \ir[1]~I .oe_async_reset = "none";
defparam \ir[1]~I .oe_power_up = "low";
defparam \ir[1]~I .oe_register_mode = "none";
defparam \ir[1]~I .oe_sync_reset = "none";
defparam \ir[1]~I .operation_mode = "input";
defparam \ir[1]~I .output_async_reset = "none";
defparam \ir[1]~I .output_power_up = "low";
defparam \ir[1]~I .output_register_mode = "none";
defparam \ir[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[3]));
// synopsys translate_off
defparam \ir[3]~I .input_async_reset = "none";
defparam \ir[3]~I .input_power_up = "low";
defparam \ir[3]~I .input_register_mode = "none";
defparam \ir[3]~I .input_sync_reset = "none";
defparam \ir[3]~I .oe_async_reset = "none";
defparam \ir[3]~I .oe_power_up = "low";
defparam \ir[3]~I .oe_register_mode = "none";
defparam \ir[3]~I .oe_sync_reset = "none";
defparam \ir[3]~I .operation_mode = "input";
defparam \ir[3]~I .output_async_reset = "none";
defparam \ir[3]~I .output_power_up = "low";
defparam \ir[3]~I .output_register_mode = "none";
defparam \ir[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[5]));
// synopsys translate_off
defparam \ir[5]~I .input_async_reset = "none";
defparam \ir[5]~I .input_power_up = "low";
defparam \ir[5]~I .input_register_mode = "none";
defparam \ir[5]~I .input_sync_reset = "none";
defparam \ir[5]~I .oe_async_reset = "none";
defparam \ir[5]~I .oe_power_up = "low";
defparam \ir[5]~I .oe_register_mode = "none";
defparam \ir[5]~I .oe_sync_reset = "none";
defparam \ir[5]~I .operation_mode = "input";
defparam \ir[5]~I .output_async_reset = "none";
defparam \ir[5]~I .output_power_up = "low";
defparam \ir[5]~I .output_register_mode = "none";
defparam \ir[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
cycloneii_lcell_comb \ctrl|r6_out~0 (
// Equation(s):
// \ctrl|r6_out~0_combout  = (!\ir~combout [8] & (\ir~combout [7] & ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ir~combout [8]),
	.datab(\ir~combout [7]),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.000~regout ),
	.cin(gnd),
	.combout(\ctrl|r6_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_out~0 .lut_mask = 16'h4044;
defparam \ctrl|r6_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N24
cycloneii_lcell_comb \ctrl|r6_out~1 (
// Equation(s):
// \ctrl|r6_out~1_combout  = (\ir~combout [4] & (!\ir~combout [3] & (\ir~combout [5] & \ctrl|r6_out~0_combout )))

	.dataa(\ir~combout [4]),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ctrl|r6_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r6_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_out~1 .lut_mask = 16'h2000;
defparam \ctrl|r6_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[0]));
// synopsys translate_off
defparam \ir[0]~I .input_async_reset = "none";
defparam \ir[0]~I .input_power_up = "low";
defparam \ir[0]~I .input_register_mode = "none";
defparam \ir[0]~I .input_sync_reset = "none";
defparam \ir[0]~I .oe_async_reset = "none";
defparam \ir[0]~I .oe_power_up = "low";
defparam \ir[0]~I .oe_register_mode = "none";
defparam \ir[0]~I .oe_sync_reset = "none";
defparam \ir[0]~I .operation_mode = "input";
defparam \ir[0]~I .output_async_reset = "none";
defparam \ir[0]~I .output_power_up = "low";
defparam \ir[0]~I .output_register_mode = "none";
defparam \ir[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneii_lcell_comb \ctrl|r6_out~2 (
// Equation(s):
// \ctrl|r6_out~2_combout  = (!\ir~combout [0] & ((\ctrl|Tstate~9_combout ) # ((\ctrl|Selector21~0_combout  & !\ir~combout [6]))))

	.dataa(\ctrl|Selector21~0_combout ),
	.datab(\ir~combout [0]),
	.datac(\ctrl|Tstate~9_combout ),
	.datad(\ir~combout [6]),
	.cin(gnd),
	.combout(\ctrl|r6_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_out~2 .lut_mask = 16'h3032;
defparam \ctrl|r6_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneii_lcell_comb \ctrl|r6_out~3 (
// Equation(s):
// \ctrl|r6_out~3_combout  = (\ctrl|r6_out~1_combout ) # ((\ir~combout [2] & (\ir~combout [1] & \ctrl|r6_out~2_combout )))

	.dataa(\ir~combout [2]),
	.datab(\ir~combout [1]),
	.datac(\ctrl|r6_out~1_combout ),
	.datad(\ctrl|r6_out~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r6_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_out~3 .lut_mask = 16'hF8F0;
defparam \ctrl|r6_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
cycloneii_lcell_comb \ctrl|r6_out~4 (
// Equation(s):
// \ctrl|r6_out~4_combout  = (\ctrl|done~regout  & (\ctrl|r1_out~1_combout  & ((\ctrl|r6_out~3_combout )))) # (!\ctrl|done~regout  & ((\ctrl|r6_out~regout ) # ((\ctrl|r1_out~1_combout  & \ctrl|r6_out~3_combout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|r1_out~1_combout ),
	.datac(\ctrl|r6_out~regout ),
	.datad(\ctrl|r6_out~3_combout ),
	.cin(gnd),
	.combout(\ctrl|r6_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_out~4 .lut_mask = 16'hDC50;
defparam \ctrl|r6_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N15
cycloneii_lcell_ff \ctrl|r6_out (
	.clk(\clock~combout ),
	.datain(\ctrl|r6_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r6_out~regout ));

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[2]));
// synopsys translate_off
defparam \ir[2]~I .input_async_reset = "none";
defparam \ir[2]~I .input_power_up = "low";
defparam \ir[2]~I .input_register_mode = "none";
defparam \ir[2]~I .input_sync_reset = "none";
defparam \ir[2]~I .oe_async_reset = "none";
defparam \ir[2]~I .oe_power_up = "low";
defparam \ir[2]~I .oe_register_mode = "none";
defparam \ir[2]~I .oe_sync_reset = "none";
defparam \ir[2]~I .operation_mode = "input";
defparam \ir[2]~I .output_async_reset = "none";
defparam \ir[2]~I .output_power_up = "low";
defparam \ir[2]~I .output_register_mode = "none";
defparam \ir[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N20
cycloneii_lcell_comb \ctrl|r4_out~0 (
// Equation(s):
// \ctrl|r4_out~0_combout  = (!\ir~combout [4] & (!\ir~combout [3] & (\ir~combout [5] & \ctrl|r6_out~0_combout )))

	.dataa(\ir~combout [4]),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ctrl|r6_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r4_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r4_out~0 .lut_mask = 16'h1000;
defparam \ctrl|r4_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
cycloneii_lcell_comb \ctrl|r4_out~1 (
// Equation(s):
// \ctrl|r4_out~1_combout  = (\ctrl|r4_out~0_combout ) # ((\ctrl|r6_out~2_combout  & (!\ir~combout [1] & \ir~combout [2])))

	.dataa(\ctrl|r6_out~2_combout ),
	.datab(\ir~combout [1]),
	.datac(\ir~combout [2]),
	.datad(\ctrl|r4_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r4_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r4_out~1 .lut_mask = 16'hFF20;
defparam \ctrl|r4_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneii_lcell_comb \ctrl|r4_out~2 (
// Equation(s):
// \ctrl|r4_out~2_combout  = (\ctrl|r1_out~1_combout  & ((\ctrl|r4_out~1_combout ) # ((!\ctrl|done~regout  & \ctrl|r4_out~regout )))) # (!\ctrl|r1_out~1_combout  & (!\ctrl|done~regout  & (\ctrl|r4_out~regout )))

	.dataa(\ctrl|r1_out~1_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|r4_out~regout ),
	.datad(\ctrl|r4_out~1_combout ),
	.cin(gnd),
	.combout(\ctrl|r4_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r4_out~2 .lut_mask = 16'hBA30;
defparam \ctrl|r4_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N15
cycloneii_lcell_ff \ctrl|r4_out (
	.clk(\clock~combout ),
	.datain(\ctrl|r4_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r4_out~regout ));

// Location: LCCOMB_X44_Y34_N10
cycloneii_lcell_comb \ctrl|r0_out~0 (
// Equation(s):
// \ctrl|r0_out~0_combout  = (!\ir~combout [4] & (!\ir~combout [3] & (!\ir~combout [5] & \ctrl|r6_out~0_combout )))

	.dataa(\ir~combout [4]),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ctrl|r6_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r0_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r0_out~0 .lut_mask = 16'h0100;
defparam \ctrl|r0_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneii_lcell_comb \ctrl|r0_out~1 (
// Equation(s):
// \ctrl|r0_out~1_combout  = (\ctrl|r0_out~0_combout ) # ((!\ir~combout [2] & (!\ir~combout [1] & \ctrl|r6_out~2_combout )))

	.dataa(\ir~combout [2]),
	.datab(\ir~combout [1]),
	.datac(\ctrl|r0_out~0_combout ),
	.datad(\ctrl|r6_out~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r0_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r0_out~1 .lut_mask = 16'hF1F0;
defparam \ctrl|r0_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
cycloneii_lcell_comb \ctrl|r0_out~2 (
// Equation(s):
// \ctrl|r0_out~2_combout  = (\ctrl|r1_out~1_combout  & ((\ctrl|r0_out~1_combout ) # ((!\ctrl|done~regout  & \ctrl|r0_out~regout )))) # (!\ctrl|r1_out~1_combout  & (!\ctrl|done~regout  & (\ctrl|r0_out~regout )))

	.dataa(\ctrl|r1_out~1_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|r0_out~regout ),
	.datad(\ctrl|r0_out~1_combout ),
	.cin(gnd),
	.combout(\ctrl|r0_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r0_out~2 .lut_mask = 16'hBA30;
defparam \ctrl|r0_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N29
cycloneii_lcell_ff \ctrl|r0_out (
	.clk(\clock~combout ),
	.datain(\ctrl|r0_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_out~regout ));

// Location: LCCOMB_X44_Y34_N16
cycloneii_lcell_comb \ctrl|r2_out~0 (
// Equation(s):
// \ctrl|r2_out~0_combout  = (\ir~combout [4] & (!\ir~combout [3] & (!\ir~combout [5] & \ctrl|r6_out~0_combout )))

	.dataa(\ir~combout [4]),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ctrl|r6_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r2_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r2_out~0 .lut_mask = 16'h0200;
defparam \ctrl|r2_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
cycloneii_lcell_comb \ctrl|r2_out~1 (
// Equation(s):
// \ctrl|r2_out~1_combout  = (\ctrl|r2_out~0_combout ) # ((!\ir~combout [2] & (\ir~combout [1] & \ctrl|r6_out~2_combout )))

	.dataa(\ir~combout [2]),
	.datab(\ir~combout [1]),
	.datac(\ctrl|r2_out~0_combout ),
	.datad(\ctrl|r6_out~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r2_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r2_out~1 .lut_mask = 16'hF4F0;
defparam \ctrl|r2_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneii_lcell_comb \ctrl|r2_out~2 (
// Equation(s):
// \ctrl|r2_out~2_combout  = (\ctrl|r1_out~1_combout  & ((\ctrl|r2_out~1_combout ) # ((!\ctrl|done~regout  & \ctrl|r2_out~regout )))) # (!\ctrl|r1_out~1_combout  & (!\ctrl|done~regout  & (\ctrl|r2_out~regout )))

	.dataa(\ctrl|r1_out~1_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|r2_out~regout ),
	.datad(\ctrl|r2_out~1_combout ),
	.cin(gnd),
	.combout(\ctrl|r2_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r2_out~2 .lut_mask = 16'hBA30;
defparam \ctrl|r2_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N9
cycloneii_lcell_ff \ctrl|r2_out (
	.clk(\clock~combout ),
	.datain(\ctrl|r2_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r2_out~regout ));

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ir[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ir~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ir[4]));
// synopsys translate_off
defparam \ir[4]~I .input_async_reset = "none";
defparam \ir[4]~I .input_power_up = "low";
defparam \ir[4]~I .input_register_mode = "none";
defparam \ir[4]~I .input_sync_reset = "none";
defparam \ir[4]~I .oe_async_reset = "none";
defparam \ir[4]~I .oe_power_up = "low";
defparam \ir[4]~I .oe_register_mode = "none";
defparam \ir[4]~I .oe_sync_reset = "none";
defparam \ir[4]~I .operation_mode = "input";
defparam \ir[4]~I .output_async_reset = "none";
defparam \ir[4]~I .output_power_up = "low";
defparam \ir[4]~I .output_register_mode = "none";
defparam \ir[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N14
cycloneii_lcell_comb \ctrl|Selector24~0 (
// Equation(s):
// \ctrl|Selector24~0_combout  = (!\ir~combout [5] & (\ir~combout [3] & \ir~combout [4]))

	.dataa(\ir~combout [5]),
	.datab(vcc),
	.datac(\ir~combout [3]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector24~0 .lut_mask = 16'h5000;
defparam \ctrl|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N12
cycloneii_lcell_comb \ctrl|Selector21~0 (
// Equation(s):
// \ctrl|Selector21~0_combout  = (!\ir~combout [8] & !\ir~combout [7])

	.dataa(\ir~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ir~combout [7]),
	.cin(gnd),
	.combout(\ctrl|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector21~0 .lut_mask = 16'h0055;
defparam \ctrl|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N8
cycloneii_lcell_comb \ctrl|r3_out~0 (
// Equation(s):
// \ctrl|r3_out~0_combout  = (\ir~combout [0] & ((\ctrl|Tstate~9_combout ) # ((\ctrl|Selector21~0_combout  & !\ir~combout [6]))))

	.dataa(\ir~combout [0]),
	.datab(\ctrl|Selector21~0_combout ),
	.datac(\ir~combout [6]),
	.datad(\ctrl|Tstate~9_combout ),
	.cin(gnd),
	.combout(\ctrl|r3_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r3_out~0 .lut_mask = 16'hAA08;
defparam \ctrl|r3_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneii_lcell_comb \ctrl|r3_out~2 (
// Equation(s):
// \ctrl|r3_out~2_combout  = (\ctrl|r3_out~1_combout  & ((\ctrl|r3_out~0_combout ) # ((\ctrl|r6_out~0_combout  & \ctrl|Selector24~0_combout )))) # (!\ctrl|r3_out~1_combout  & (\ctrl|r6_out~0_combout  & (\ctrl|Selector24~0_combout )))

	.dataa(\ctrl|r3_out~1_combout ),
	.datab(\ctrl|r6_out~0_combout ),
	.datac(\ctrl|Selector24~0_combout ),
	.datad(\ctrl|r3_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r3_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r3_out~2 .lut_mask = 16'hEAC0;
defparam \ctrl|r3_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
cycloneii_lcell_comb \ctrl|r3_out~3 (
// Equation(s):
// \ctrl|r3_out~3_combout  = (\ctrl|r1_out~1_combout  & ((\ctrl|r3_out~2_combout ) # ((!\ctrl|done~regout  & \ctrl|r3_out~regout )))) # (!\ctrl|r1_out~1_combout  & (!\ctrl|done~regout  & (\ctrl|r3_out~regout )))

	.dataa(\ctrl|r1_out~1_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|r3_out~regout ),
	.datad(\ctrl|r3_out~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r3_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r3_out~3 .lut_mask = 16'hBA30;
defparam \ctrl|r3_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N19
cycloneii_lcell_ff \ctrl|r3_out (
	.clk(\clock~combout ),
	.datain(\ctrl|r3_out~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r3_out~regout ));

// Location: LCCOMB_X43_Y33_N0
cycloneii_lcell_comb \mux_inst|always0~0 (
// Equation(s):
// \mux_inst|always0~0_combout  = (!\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|r2_out~regout  & !\ctrl|r3_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|r2_out~regout ),
	.datad(\ctrl|r3_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~0 .lut_mask = 16'h0001;
defparam \mux_inst|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneii_lcell_comb \mux_inst|always0~1 (
// Equation(s):
// \mux_inst|always0~1_combout  = (!\ctrl|r5_out~regout  & (\ctrl|r6_out~regout  & (!\ctrl|r4_out~regout  & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\ctrl|r6_out~regout ),
	.datac(\ctrl|r4_out~regout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~1 .lut_mask = 16'h0400;
defparam \mux_inst|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
cycloneii_lcell_comb \ctrl|r6_in~1 (
// Equation(s):
// \ctrl|r6_in~1_combout  = (\ctrl|done~regout  & (\ctrl|r6_in~0_combout )) # (!\ctrl|done~regout  & ((\ctrl|Tstate.000~regout  & ((\ctrl|Tstate.T1~regout ))) # (!\ctrl|Tstate.000~regout  & (\ctrl|r6_in~0_combout ))))

	.dataa(\ctrl|r6_in~0_combout ),
	.datab(\ctrl|Tstate.T1~regout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.000~regout ),
	.cin(gnd),
	.combout(\ctrl|r6_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_in~1 .lut_mask = 16'hACAA;
defparam \ctrl|r6_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
cycloneii_lcell_comb \ctrl|r6_in~2 (
// Equation(s):
// \ctrl|r6_in~2_combout  = (!\resetn~combout  & (\run~combout  & !\ctrl|r6_in~1_combout ))

	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(\run~combout ),
	.datad(\ctrl|r6_in~1_combout ),
	.cin(gnd),
	.combout(\ctrl|r6_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_in~2 .lut_mask = 16'h0050;
defparam \ctrl|r6_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
cycloneii_lcell_comb \ctrl|r6_in~3 (
// Equation(s):
// \ctrl|r6_in~3_combout  = (\ir~combout [4] & !\ir~combout [3])

	.dataa(vcc),
	.datab(\ir~combout [4]),
	.datac(\ir~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|r6_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_in~3 .lut_mask = 16'h0C0C;
defparam \ctrl|r6_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N2
cycloneii_lcell_comb \ctrl|r6_in~4 (
// Equation(s):
// \ctrl|r6_in~4_combout  = (\ctrl|r6_in~3_combout  & (\ir~combout [5] & ((\ctrl|g_out~1_combout ) # (!\ctrl|Tstate~9_combout ))))

	.dataa(\ctrl|g_out~1_combout ),
	.datab(\ctrl|r6_in~3_combout ),
	.datac(\ir~combout [5]),
	.datad(\ctrl|Tstate~9_combout ),
	.cin(gnd),
	.combout(\ctrl|r6_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_in~4 .lut_mask = 16'h80C0;
defparam \ctrl|r6_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
cycloneii_lcell_comb \ctrl|r6_in~5 (
// Equation(s):
// \ctrl|r6_in~5_combout  = (\ctrl|done~regout  & (\ctrl|r6_in~2_combout  & ((\ctrl|r6_in~4_combout )))) # (!\ctrl|done~regout  & ((\ctrl|r6_in~regout ) # ((\ctrl|r6_in~2_combout  & \ctrl|r6_in~4_combout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|r6_in~2_combout ),
	.datac(\ctrl|r6_in~regout ),
	.datad(\ctrl|r6_in~4_combout ),
	.cin(gnd),
	.combout(\ctrl|r6_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r6_in~5 .lut_mask = 16'hDC50;
defparam \ctrl|r6_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N13
cycloneii_lcell_ff \ctrl|r6_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|r6_in~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r6_in~regout ));

// Location: LCFF_X41_Y33_N1
cycloneii_lcell_ff \reg6|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [0]));

// Location: LCCOMB_X42_Y34_N12
cycloneii_lcell_comb \mux_inst|always0~2 (
// Equation(s):
// \mux_inst|always0~2_combout  = (!\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (!\ctrl|r2_out~regout  & \ctrl|r3_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\ctrl|r2_out~regout ),
	.datad(\ctrl|r3_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~2 .lut_mask = 16'h0100;
defparam \mux_inst|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N10
cycloneii_lcell_comb \ctrl|r3_in~2 (
// Equation(s):
// \ctrl|r3_in~2_combout  = (\ctrl|r3_in~3_combout  & ((\ctrl|r6_in~2_combout ) # ((!\ctrl|done~regout  & \ctrl|r3_in~regout )))) # (!\ctrl|r3_in~3_combout  & (!\ctrl|done~regout  & (\ctrl|r3_in~regout )))

	.dataa(\ctrl|r3_in~3_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|r3_in~regout ),
	.datad(\ctrl|r6_in~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r3_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r3_in~2 .lut_mask = 16'hBA30;
defparam \ctrl|r3_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N11
cycloneii_lcell_ff \ctrl|r3_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|r3_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r3_in~regout ));

// Location: LCFF_X41_Y33_N23
cycloneii_lcell_ff \reg3|data_out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [0]));

// Location: LCCOMB_X41_Y33_N28
cycloneii_lcell_comb \mux_inst|Selector1~3 (
// Equation(s):
// \mux_inst|Selector1~3_combout  = (\mux_inst|Selector1~2_combout  & ((\mux_inst|always0~0_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [0])))) # (!\mux_inst|Selector1~2_combout  & (\mux_inst|always0~2_combout  & ((\reg3|data_out [0]))))

	.dataa(\mux_inst|Selector1~2_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\reg3|data_out [0]),
	.cin(gnd),
	.combout(\mux_inst|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~3 .lut_mask = 16'hECA0;
defparam \mux_inst|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneii_lcell_comb \mux_inst|Selector1~4 (
// Equation(s):
// \mux_inst|Selector1~4_combout  = (\mux_inst|Selector1~1_combout ) # ((\mux_inst|Selector1~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [0])))

	.dataa(\mux_inst|Selector1~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [0]),
	.datad(\mux_inst|Selector1~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector1~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N4
cycloneii_lcell_comb \ctrl|g_out~0 (
// Equation(s):
// \ctrl|g_out~0_combout  = (\run~combout  & !\resetn~combout )

	.dataa(vcc),
	.datab(\run~combout ),
	.datac(vcc),
	.datad(\resetn~combout ),
	.cin(gnd),
	.combout(\ctrl|g_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_out~0 .lut_mask = 16'h00CC;
defparam \ctrl|g_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneii_lcell_comb \ctrl|g_out~1 (
// Equation(s):
// \ctrl|g_out~1_combout  = (!\ir~combout [8] & (!\ir~combout [6] & \ir~combout [7]))

	.dataa(vcc),
	.datab(\ir~combout [8]),
	.datac(\ir~combout [6]),
	.datad(\ir~combout [7]),
	.cin(gnd),
	.combout(\ctrl|g_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_out~1 .lut_mask = 16'h0300;
defparam \ctrl|g_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
cycloneii_lcell_comb \ctrl|g_out~2 (
// Equation(s):
// \ctrl|g_out~2_combout  = (\ctrl|g_out~regout ) # ((\ctrl|Tstate.T2~regout  & (\ctrl|g_out~0_combout  & \ctrl|g_out~1_combout )))

	.dataa(\ctrl|Tstate.T2~regout ),
	.datab(\ctrl|g_out~0_combout ),
	.datac(\ctrl|g_out~regout ),
	.datad(\ctrl|g_out~1_combout ),
	.cin(gnd),
	.combout(\ctrl|g_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|g_out~2 .lut_mask = 16'hF8F0;
defparam \ctrl|g_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N9
cycloneii_lcell_ff \ctrl|g_out (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|g_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\ctrl|done~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|g_out~regout ));

// Location: LCCOMB_X44_Y34_N6
cycloneii_lcell_comb \mux_inst|always0~3 (
// Equation(s):
// \mux_inst|always0~3_combout  = (\ctrl|g_out~regout ) # (\ctrl|r6_out~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|g_out~regout ),
	.datad(\ctrl|r6_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~3 .lut_mask = 16'hFFF0;
defparam \mux_inst|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneii_lcell_comb \mux_inst|always0~4 (
// Equation(s):
// \mux_inst|always0~4_combout  = (\ctrl|r5_out~regout ) # (((\ctrl|r4_out~regout ) # (\mux_inst|always0~3_combout )) # (!\mux_inst|always0~0_combout ))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\ctrl|r4_out~regout ),
	.datad(\mux_inst|always0~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|always0~4 .lut_mask = 16'hFFFB;
defparam \mux_inst|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \mux_inst|always0~4clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\mux_inst|always0~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\mux_inst|always0~4clkctrl_outclk ));
// synopsys translate_off
defparam \mux_inst|always0~4clkctrl .clock_type = "global clock";
defparam \mux_inst|always0~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
cycloneii_lcell_comb \mux_inst|buswires[0] (
// Equation(s):
// \mux_inst|buswires [0] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector1~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [0]))

	.dataa(\mux_inst|buswires [0]),
	.datab(\mux_inst|Selector1~4_combout ),
	.datac(vcc),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [0]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[0] .lut_mask = 16'hCCAA;
defparam \mux_inst|buswires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N31
cycloneii_lcell_ff \reg6|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [1]));

// Location: LCFF_X43_Y33_N5
cycloneii_lcell_ff \reg3|data_out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [1]));

// Location: LCCOMB_X43_Y33_N4
cycloneii_lcell_comb \mux_inst|Selector0~3 (
// Equation(s):
// \mux_inst|Selector0~3_combout  = (\mux_inst|Selector0~2_combout  & ((\mux_inst|always0~0_combout ) # ((\reg3|data_out [1] & \mux_inst|always0~2_combout )))) # (!\mux_inst|Selector0~2_combout  & (((\reg3|data_out [1] & \mux_inst|always0~2_combout ))))

	.dataa(\mux_inst|Selector0~2_combout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg3|data_out [1]),
	.datad(\mux_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~3 .lut_mask = 16'hF888;
defparam \mux_inst|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneii_lcell_comb \mux_inst|Selector0~4 (
// Equation(s):
// \mux_inst|Selector0~4_combout  = (\mux_inst|Selector0~1_combout ) # ((\mux_inst|Selector0~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [1])))

	.dataa(\mux_inst|Selector0~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [1]),
	.datad(\mux_inst|Selector0~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector0~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneii_lcell_comb \mux_inst|buswires[1] (
// Equation(s):
// \mux_inst|buswires [1] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector0~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [1]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [1]),
	.datac(\mux_inst|Selector0~4_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [1]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[1] .lut_mask = 16'hF0CC;
defparam \mux_inst|buswires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneii_lcell_comb \reg3|data_out[2]~feeder (
// Equation(s):
// \reg3|data_out[2]~feeder_combout  = \mux_inst|buswires [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [2]),
	.cin(gnd),
	.combout(\reg3|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N17
cycloneii_lcell_ff \reg3|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [2]));

// Location: LCCOMB_X42_Y32_N8
cycloneii_lcell_comb \mux_inst|Selector2~3 (
// Equation(s):
// \mux_inst|Selector2~3_combout  = (\mux_inst|Selector2~2_combout  & ((\mux_inst|always0~0_combout ) # ((\reg3|data_out [2] & \mux_inst|always0~2_combout )))) # (!\mux_inst|Selector2~2_combout  & (((\reg3|data_out [2] & \mux_inst|always0~2_combout ))))

	.dataa(\mux_inst|Selector2~2_combout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg3|data_out [2]),
	.datad(\mux_inst|always0~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~3 .lut_mask = 16'hF888;
defparam \mux_inst|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N1
cycloneii_lcell_ff \reg6|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [2]));

// Location: LCCOMB_X44_Y35_N24
cycloneii_lcell_comb \ctrl|Selector27~0 (
// Equation(s):
// \ctrl|Selector27~0_combout  = (!\ir~combout [3] & (!\ir~combout [5] & !\ir~combout [4]))

	.dataa(vcc),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector27~0 .lut_mask = 16'h0003;
defparam \ctrl|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneii_lcell_comb \ctrl|r0_in~3 (
// Equation(s):
// \ctrl|r0_in~3_combout  = (\ctrl|Selector27~0_combout  & ((\ctrl|g_out~1_combout ) # ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|g_out~1_combout ),
	.datab(\ctrl|Selector27~0_combout ),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|r0_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r0_in~3 .lut_mask = 16'hCC8C;
defparam \ctrl|r0_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
cycloneii_lcell_comb \ctrl|r0_in~2 (
// Equation(s):
// \ctrl|r0_in~2_combout  = (\ctrl|done~regout  & (\ctrl|r0_in~3_combout  & ((\ctrl|r6_in~2_combout )))) # (!\ctrl|done~regout  & ((\ctrl|r0_in~regout ) # ((\ctrl|r0_in~3_combout  & \ctrl|r6_in~2_combout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|r0_in~3_combout ),
	.datac(\ctrl|r0_in~regout ),
	.datad(\ctrl|r6_in~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r0_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r0_in~2 .lut_mask = 16'hDC50;
defparam \ctrl|r0_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N25
cycloneii_lcell_ff \ctrl|r0_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|r0_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r0_in~regout ));

// Location: LCFF_X41_Y32_N13
cycloneii_lcell_ff \reg0|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [2]));

// Location: LCCOMB_X42_Y35_N30
cycloneii_lcell_comb \ctrl|r2_in~0 (
// Equation(s):
// \ctrl|r2_in~0_combout  = (\ctrl|r6_in~3_combout  & (!\ir~combout [5] & ((\ctrl|g_out~1_combout ) # (!\ctrl|Tstate~9_combout ))))

	.dataa(\ctrl|g_out~1_combout ),
	.datab(\ctrl|r6_in~3_combout ),
	.datac(\ir~combout [5]),
	.datad(\ctrl|Tstate~9_combout ),
	.cin(gnd),
	.combout(\ctrl|r2_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r2_in~0 .lut_mask = 16'h080C;
defparam \ctrl|r2_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N4
cycloneii_lcell_comb \ctrl|r2_in~1 (
// Equation(s):
// \ctrl|r2_in~1_combout  = (\ctrl|done~regout  & (\ctrl|r6_in~2_combout  & ((\ctrl|r2_in~0_combout )))) # (!\ctrl|done~regout  & ((\ctrl|r2_in~regout ) # ((\ctrl|r6_in~2_combout  & \ctrl|r2_in~0_combout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|r6_in~2_combout ),
	.datac(\ctrl|r2_in~regout ),
	.datad(\ctrl|r2_in~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r2_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r2_in~1 .lut_mask = 16'hDC50;
defparam \ctrl|r2_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N5
cycloneii_lcell_ff \ctrl|r2_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|r2_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r2_in~regout ));

// Location: LCFF_X40_Y32_N15
cycloneii_lcell_ff \reg2|data_out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [2]));

// Location: LCCOMB_X44_Y34_N22
cycloneii_lcell_comb \ctrl|r1_out~2 (
// Equation(s):
// \ctrl|r1_out~2_combout  = (!\ir~combout [4] & (\ir~combout [3] & (!\ir~combout [5] & \ctrl|r6_out~0_combout )))

	.dataa(\ir~combout [4]),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ctrl|r6_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r1_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_out~2 .lut_mask = 16'h0400;
defparam \ctrl|r1_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneii_lcell_comb \ctrl|r1_out~3 (
// Equation(s):
// \ctrl|r1_out~3_combout  = (\ctrl|r1_out~2_combout ) # ((!\ir~combout [2] & (!\ir~combout [1] & \ctrl|r3_out~0_combout )))

	.dataa(\ir~combout [2]),
	.datab(\ir~combout [1]),
	.datac(\ctrl|r3_out~0_combout ),
	.datad(\ctrl|r1_out~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r1_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_out~3 .lut_mask = 16'hFF10;
defparam \ctrl|r1_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneii_lcell_comb \ctrl|r1_out~4 (
// Equation(s):
// \ctrl|r1_out~4_combout  = (\ctrl|r1_out~1_combout  & ((\ctrl|r1_out~3_combout ) # ((!\ctrl|done~regout  & \ctrl|r1_out~regout )))) # (!\ctrl|r1_out~1_combout  & (!\ctrl|done~regout  & (\ctrl|r1_out~regout )))

	.dataa(\ctrl|r1_out~1_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|r1_out~regout ),
	.datad(\ctrl|r1_out~3_combout ),
	.cin(gnd),
	.combout(\ctrl|r1_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_out~4 .lut_mask = 16'hBA30;
defparam \ctrl|r1_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N17
cycloneii_lcell_ff \ctrl|r1_out (
	.clk(\clock~combout ),
	.datain(\ctrl|r1_out~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_out~regout ));

// Location: LCCOMB_X40_Y32_N14
cycloneii_lcell_comb \mux_inst|Selector2~0 (
// Equation(s):
// \mux_inst|Selector2~0_combout  = (\ctrl|r1_out~regout  & (\reg1|data_out [2])) # (!\ctrl|r1_out~regout  & (((\ctrl|r2_out~regout  & \reg2|data_out [2]))))

	.dataa(\reg1|data_out [2]),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg2|data_out [2]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~0 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneii_lcell_comb \mux_inst|Selector2~1 (
// Equation(s):
// \mux_inst|Selector2~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [2])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector2~0_combout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(vcc),
	.datac(\reg0|data_out [2]),
	.datad(\mux_inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~1 .lut_mask = 16'hF5A0;
defparam \mux_inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneii_lcell_comb \mux_inst|Selector2~4 (
// Equation(s):
// \mux_inst|Selector2~4_combout  = (\mux_inst|Selector2~3_combout ) # ((\mux_inst|Selector2~1_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [2])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector2~3_combout ),
	.datac(\reg6|data_out [2]),
	.datad(\mux_inst|Selector2~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector2~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneii_lcell_comb \mux_inst|buswires[2] (
// Equation(s):
// \mux_inst|buswires [2] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector2~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [2]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [2]),
	.datac(\mux_inst|Selector2~4_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [2]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[2] .lut_mask = 16'hF0CC;
defparam \mux_inst|buswires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
cycloneii_lcell_comb \ctrl|r5_in~2 (
// Equation(s):
// \ctrl|r5_in~2_combout  = (\ctrl|r5_in~3_combout  & ((\ctrl|r6_in~2_combout ) # ((!\ctrl|done~regout  & \ctrl|r5_in~regout )))) # (!\ctrl|r5_in~3_combout  & (!\ctrl|done~regout  & (\ctrl|r5_in~regout )))

	.dataa(\ctrl|r5_in~3_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|r5_in~regout ),
	.datad(\ctrl|r6_in~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r5_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r5_in~2 .lut_mask = 16'hBA30;
defparam \ctrl|r5_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N17
cycloneii_lcell_ff \ctrl|r5_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|r5_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r5_in~regout ));

// Location: LCFF_X42_Y32_N29
cycloneii_lcell_ff \reg5|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [3]));

// Location: LCCOMB_X44_Y34_N18
cycloneii_lcell_comb \ctrl|r5_out~0 (
// Equation(s):
// \ctrl|r5_out~0_combout  = (!\ir~combout [4] & (\ir~combout [3] & (\ir~combout [5] & \ctrl|r6_out~0_combout )))

	.dataa(\ir~combout [4]),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ctrl|r6_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r5_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r5_out~0 .lut_mask = 16'h4000;
defparam \ctrl|r5_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N28
cycloneii_lcell_comb \ctrl|r5_out~1 (
// Equation(s):
// \ctrl|r5_out~1_combout  = (\ctrl|r5_out~0_combout ) # ((\ir~combout [2] & (!\ir~combout [1] & \ctrl|r3_out~0_combout )))

	.dataa(\ir~combout [2]),
	.datab(\ir~combout [1]),
	.datac(\ctrl|r3_out~0_combout ),
	.datad(\ctrl|r5_out~0_combout ),
	.cin(gnd),
	.combout(\ctrl|r5_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r5_out~1 .lut_mask = 16'hFF20;
defparam \ctrl|r5_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneii_lcell_comb \ctrl|r5_out~2 (
// Equation(s):
// \ctrl|r5_out~2_combout  = (\ctrl|r1_out~1_combout  & ((\ctrl|r5_out~1_combout ) # ((!\ctrl|done~regout  & \ctrl|r5_out~regout )))) # (!\ctrl|r1_out~1_combout  & (!\ctrl|done~regout  & (\ctrl|r5_out~regout )))

	.dataa(\ctrl|r1_out~1_combout ),
	.datab(\ctrl|done~regout ),
	.datac(\ctrl|r5_out~regout ),
	.datad(\ctrl|r5_out~1_combout ),
	.cin(gnd),
	.combout(\ctrl|r5_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r5_out~2 .lut_mask = 16'hBA30;
defparam \ctrl|r5_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N7
cycloneii_lcell_ff \ctrl|r5_out (
	.clk(\clock~combout ),
	.datain(\ctrl|r5_out~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r5_out~regout ));

// Location: LCCOMB_X42_Y32_N28
cycloneii_lcell_comb \mux_inst|Selector3~2 (
// Equation(s):
// \mux_inst|Selector3~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [3])) # (!\ctrl|r4_out~regout  & (((\reg5|data_out [3] & \ctrl|r5_out~regout ))))

	.dataa(\reg4|data_out [3]),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [3]),
	.datad(\ctrl|r5_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~2 .lut_mask = 16'hB888;
defparam \mux_inst|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneii_lcell_comb \reg3|data_out[3]~feeder (
// Equation(s):
// \reg3|data_out[3]~feeder_combout  = \mux_inst|buswires [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [3]),
	.cin(gnd),
	.combout(\reg3|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg3|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \reg3|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N27
cycloneii_lcell_ff \reg3|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg3|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [3]));

// Location: LCCOMB_X42_Y32_N26
cycloneii_lcell_comb \mux_inst|Selector3~3 (
// Equation(s):
// \mux_inst|Selector3~3_combout  = (\mux_inst|always0~2_combout  & ((\reg3|data_out [3]) # ((\mux_inst|Selector3~2_combout  & \mux_inst|always0~0_combout )))) # (!\mux_inst|always0~2_combout  & (\mux_inst|Selector3~2_combout  & ((\mux_inst|always0~0_combout 
// ))))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector3~2_combout ),
	.datac(\reg3|data_out [3]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~3 .lut_mask = 16'hECA0;
defparam \mux_inst|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N11
cycloneii_lcell_ff \reg6|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [3]));

// Location: LCFF_X41_Y32_N25
cycloneii_lcell_ff \reg0|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [3]));

// Location: LCCOMB_X44_Y35_N30
cycloneii_lcell_comb \ctrl|Selector26~0 (
// Equation(s):
// \ctrl|Selector26~0_combout  = (\ir~combout [3] & (!\ir~combout [5] & !\ir~combout [4]))

	.dataa(vcc),
	.datab(\ir~combout [3]),
	.datac(\ir~combout [5]),
	.datad(\ir~combout [4]),
	.cin(gnd),
	.combout(\ctrl|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector26~0 .lut_mask = 16'h000C;
defparam \ctrl|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N30
cycloneii_lcell_comb \ctrl|r1_in~3 (
// Equation(s):
// \ctrl|r1_in~3_combout  = (\ctrl|Selector26~0_combout  & ((\ctrl|g_out~1_combout ) # ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|g_out~1_combout ),
	.datab(\ctrl|Selector26~0_combout ),
	.datac(\ctrl|Tstate.000~regout ),
	.datad(\ctrl|done~regout ),
	.cin(gnd),
	.combout(\ctrl|r1_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_in~3 .lut_mask = 16'hCC8C;
defparam \ctrl|r1_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
cycloneii_lcell_comb \ctrl|r1_in~2 (
// Equation(s):
// \ctrl|r1_in~2_combout  = (\ctrl|done~regout  & (\ctrl|r1_in~3_combout  & ((\ctrl|r6_in~2_combout )))) # (!\ctrl|done~regout  & ((\ctrl|r1_in~regout ) # ((\ctrl|r1_in~3_combout  & \ctrl|r6_in~2_combout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|r1_in~3_combout ),
	.datac(\ctrl|r1_in~regout ),
	.datad(\ctrl|r6_in~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r1_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r1_in~2 .lut_mask = 16'hDC50;
defparam \ctrl|r1_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N7
cycloneii_lcell_ff \ctrl|r1_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|r1_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r1_in~regout ));

// Location: LCFF_X40_Y32_N17
cycloneii_lcell_ff \reg1|data_out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [3]));

// Location: LCCOMB_X41_Y32_N30
cycloneii_lcell_comb \mux_inst|Selector3~0 (
// Equation(s):
// \mux_inst|Selector3~0_combout  = (\ctrl|r1_out~regout  & (((\reg1|data_out [3])))) # (!\ctrl|r1_out~regout  & (\reg2|data_out [3] & ((\ctrl|r2_out~regout ))))

	.dataa(\reg2|data_out [3]),
	.datab(\reg1|data_out [3]),
	.datac(\ctrl|r2_out~regout ),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~0 .lut_mask = 16'hCCA0;
defparam \mux_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneii_lcell_comb \mux_inst|Selector3~1 (
// Equation(s):
// \mux_inst|Selector3~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [3])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector3~0_combout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(vcc),
	.datac(\reg0|data_out [3]),
	.datad(\mux_inst|Selector3~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~1 .lut_mask = 16'hF5A0;
defparam \mux_inst|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneii_lcell_comb \mux_inst|Selector3~4 (
// Equation(s):
// \mux_inst|Selector3~4_combout  = (\mux_inst|Selector3~3_combout ) # ((\mux_inst|Selector3~1_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [3])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector3~3_combout ),
	.datac(\reg6|data_out [3]),
	.datad(\mux_inst|Selector3~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector3~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneii_lcell_comb \mux_inst|buswires[3] (
// Equation(s):
// \mux_inst|buswires [3] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector3~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [3]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [3]),
	.datac(\mux_inst|Selector3~4_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [3]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[3] .lut_mask = 16'hF0CC;
defparam \mux_inst|buswires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N15
cycloneii_lcell_ff \reg5|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [4]));

// Location: LCCOMB_X42_Y32_N14
cycloneii_lcell_comb \mux_inst|Selector4~2 (
// Equation(s):
// \mux_inst|Selector4~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [4])) # (!\ctrl|r4_out~regout  & (((\reg5|data_out [4] & \ctrl|r5_out~regout ))))

	.dataa(\reg4|data_out [4]),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [4]),
	.datad(\ctrl|r5_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~2 .lut_mask = 16'hB888;
defparam \mux_inst|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneii_lcell_comb \mux_inst|Selector4~3 (
// Equation(s):
// \mux_inst|Selector4~3_combout  = (\reg3|data_out [4] & ((\mux_inst|always0~2_combout ) # ((\mux_inst|Selector4~2_combout  & \mux_inst|always0~0_combout )))) # (!\reg3|data_out [4] & (((\mux_inst|Selector4~2_combout  & \mux_inst|always0~0_combout ))))

	.dataa(\reg3|data_out [4]),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\mux_inst|Selector4~2_combout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~3 .lut_mask = 16'hF888;
defparam \mux_inst|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N13
cycloneii_lcell_ff \reg6|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [4]));

// Location: LCFF_X41_Y32_N19
cycloneii_lcell_ff \reg0|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [4]));

// Location: LCFF_X40_Y32_N25
cycloneii_lcell_ff \reg1|data_out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [4]));

// Location: LCCOMB_X40_Y32_N24
cycloneii_lcell_comb \mux_inst|Selector4~0 (
// Equation(s):
// \mux_inst|Selector4~0_combout  = (\ctrl|r1_out~regout  & (((\reg1|data_out [4])))) # (!\ctrl|r1_out~regout  & (\reg2|data_out [4] & (\ctrl|r2_out~regout )))

	.dataa(\reg2|data_out [4]),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg1|data_out [4]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~0 .lut_mask = 16'hF088;
defparam \mux_inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneii_lcell_comb \mux_inst|Selector4~1 (
// Equation(s):
// \mux_inst|Selector4~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [4])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector4~0_combout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(vcc),
	.datac(\reg0|data_out [4]),
	.datad(\mux_inst|Selector4~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~1 .lut_mask = 16'hF5A0;
defparam \mux_inst|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneii_lcell_comb \mux_inst|Selector4~4 (
// Equation(s):
// \mux_inst|Selector4~4_combout  = (\mux_inst|Selector4~3_combout ) # ((\mux_inst|Selector4~1_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [4])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector4~3_combout ),
	.datac(\reg6|data_out [4]),
	.datad(\mux_inst|Selector4~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector4~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneii_lcell_comb \mux_inst|buswires[4] (
// Equation(s):
// \mux_inst|buswires [4] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector4~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [4]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [4]),
	.datac(\mux_inst|Selector4~4_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [4]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[4] .lut_mask = 16'hF0CC;
defparam \mux_inst|buswires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N31
cycloneii_lcell_ff \reg6|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [5]));

// Location: LCFF_X41_Y32_N7
cycloneii_lcell_ff \reg0|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [5]));

// Location: LCFF_X40_Y32_N13
cycloneii_lcell_ff \reg1|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [5]));

// Location: LCCOMB_X40_Y32_N12
cycloneii_lcell_comb \mux_inst|Selector5~0 (
// Equation(s):
// \mux_inst|Selector5~0_combout  = (\ctrl|r1_out~regout  & (((\reg1|data_out [5])))) # (!\ctrl|r1_out~regout  & (\reg2|data_out [5] & (\ctrl|r2_out~regout )))

	.dataa(\reg2|data_out [5]),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg1|data_out [5]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~0 .lut_mask = 16'hF088;
defparam \mux_inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneii_lcell_comb \mux_inst|Selector5~1 (
// Equation(s):
// \mux_inst|Selector5~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [5])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector5~0_combout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(vcc),
	.datac(\reg0|data_out [5]),
	.datad(\mux_inst|Selector5~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~1 .lut_mask = 16'hF5A0;
defparam \mux_inst|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N21
cycloneii_lcell_ff \reg5|data_out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [5]));

// Location: LCCOMB_X42_Y32_N20
cycloneii_lcell_comb \mux_inst|Selector5~2 (
// Equation(s):
// \mux_inst|Selector5~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [5])) # (!\ctrl|r4_out~regout  & (((\ctrl|r5_out~regout  & \reg5|data_out [5]))))

	.dataa(\reg4|data_out [5]),
	.datab(\ctrl|r5_out~regout ),
	.datac(\reg5|data_out [5]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~2 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cycloneii_lcell_comb \mux_inst|Selector5~3 (
// Equation(s):
// \mux_inst|Selector5~3_combout  = (\reg3|data_out [5] & ((\mux_inst|always0~2_combout ) # ((\mux_inst|Selector5~2_combout  & \mux_inst|always0~0_combout )))) # (!\reg3|data_out [5] & (((\mux_inst|Selector5~2_combout  & \mux_inst|always0~0_combout ))))

	.dataa(\reg3|data_out [5]),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\mux_inst|Selector5~2_combout ),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~3 .lut_mask = 16'hF888;
defparam \mux_inst|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cycloneii_lcell_comb \mux_inst|Selector5~4 (
// Equation(s):
// \mux_inst|Selector5~4_combout  = (\mux_inst|Selector5~1_combout ) # ((\mux_inst|Selector5~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [5])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\reg6|data_out [5]),
	.datac(\mux_inst|Selector5~1_combout ),
	.datad(\mux_inst|Selector5~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector5~4 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneii_lcell_comb \mux_inst|buswires[5] (
// Equation(s):
// \mux_inst|buswires [5] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector5~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [5]))

	.dataa(\mux_inst|buswires [5]),
	.datab(vcc),
	.datac(\mux_inst|Selector5~4_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [5]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[5] .lut_mask = 16'hF0AA;
defparam \mux_inst|buswires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y32_N23
cycloneii_lcell_ff \reg0|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [6]));

// Location: LCCOMB_X40_Y32_N18
cycloneii_lcell_comb \reg2|data_out[6]~feeder (
// Equation(s):
// \reg2|data_out[6]~feeder_combout  = \mux_inst|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [6]),
	.cin(gnd),
	.combout(\reg2|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg2|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \reg2|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N19
cycloneii_lcell_ff \reg2|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg2|data_out[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [6]));

// Location: LCCOMB_X41_Y32_N28
cycloneii_lcell_comb \mux_inst|Selector6~0 (
// Equation(s):
// \mux_inst|Selector6~0_combout  = (\ctrl|r1_out~regout  & (\reg1|data_out [6])) # (!\ctrl|r1_out~regout  & (((\reg2|data_out [6] & \ctrl|r2_out~regout ))))

	.dataa(\reg1|data_out [6]),
	.datab(\reg2|data_out [6]),
	.datac(\ctrl|r2_out~regout ),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~0 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneii_lcell_comb \mux_inst|Selector6~1 (
// Equation(s):
// \mux_inst|Selector6~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [6])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector6~0_combout )))

	.dataa(\ctrl|r0_out~regout ),
	.datab(vcc),
	.datac(\reg0|data_out [6]),
	.datad(\mux_inst|Selector6~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~1 .lut_mask = 16'hF5A0;
defparam \mux_inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N19
cycloneii_lcell_ff \reg6|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [6]));

// Location: LCFF_X42_Y32_N25
cycloneii_lcell_ff \reg5|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [6]));

// Location: LCCOMB_X42_Y32_N24
cycloneii_lcell_comb \mux_inst|Selector6~2 (
// Equation(s):
// \mux_inst|Selector6~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [6])) # (!\ctrl|r4_out~regout  & (((\ctrl|r5_out~regout  & \reg5|data_out [6]))))

	.dataa(\reg4|data_out [6]),
	.datab(\ctrl|r5_out~regout ),
	.datac(\reg5|data_out [6]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~2 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N25
cycloneii_lcell_ff \reg3|data_out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [6]));

// Location: LCCOMB_X43_Y32_N24
cycloneii_lcell_comb \mux_inst|Selector6~3 (
// Equation(s):
// \mux_inst|Selector6~3_combout  = (\mux_inst|always0~2_combout  & ((\reg3|data_out [6]) # ((\mux_inst|Selector6~2_combout  & \mux_inst|always0~0_combout )))) # (!\mux_inst|always0~2_combout  & (\mux_inst|Selector6~2_combout  & ((\mux_inst|always0~0_combout 
// ))))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\mux_inst|Selector6~2_combout ),
	.datac(\reg3|data_out [6]),
	.datad(\mux_inst|always0~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~3 .lut_mask = 16'hECA0;
defparam \mux_inst|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneii_lcell_comb \mux_inst|Selector6~4 (
// Equation(s):
// \mux_inst|Selector6~4_combout  = (\mux_inst|Selector6~1_combout ) # ((\mux_inst|Selector6~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [6])))

	.dataa(\mux_inst|always0~1_combout ),
	.datab(\mux_inst|Selector6~1_combout ),
	.datac(\reg6|data_out [6]),
	.datad(\mux_inst|Selector6~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector6~4 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneii_lcell_comb \mux_inst|buswires[6] (
// Equation(s):
// \mux_inst|buswires [6] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector6~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [6]))

	.dataa(\mux_inst|buswires [6]),
	.datab(\mux_inst|always0~4clkctrl_outclk ),
	.datac(vcc),
	.datad(\mux_inst|Selector6~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [6]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[6] .lut_mask = 16'hEE22;
defparam \mux_inst|buswires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N19
cycloneii_lcell_ff \reg6|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [7]));

// Location: LCFF_X40_Y32_N27
cycloneii_lcell_ff \reg2|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [7]));

// Location: LCFF_X40_Y32_N1
cycloneii_lcell_ff \reg1|data_out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [7]));

// Location: LCCOMB_X40_Y32_N0
cycloneii_lcell_comb \mux_inst|Selector7~0 (
// Equation(s):
// \mux_inst|Selector7~0_combout  = (\ctrl|r1_out~regout  & (((\reg1|data_out [7])))) # (!\ctrl|r1_out~regout  & (\ctrl|r2_out~regout  & (\reg2|data_out [7])))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\reg2|data_out [7]),
	.datac(\reg1|data_out [7]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~0 .lut_mask = 16'hF088;
defparam \mux_inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
cycloneii_lcell_comb \mux_inst|Selector7~1 (
// Equation(s):
// \mux_inst|Selector7~1_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [7])) # (!\ctrl|r0_out~regout  & ((\mux_inst|Selector7~0_combout )))

	.dataa(\reg0|data_out [7]),
	.datab(vcc),
	.datac(\ctrl|r0_out~regout ),
	.datad(\mux_inst|Selector7~0_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~1 .lut_mask = 16'hAFA0;
defparam \mux_inst|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneii_lcell_comb \mux_inst|Selector7~4 (
// Equation(s):
// \mux_inst|Selector7~4_combout  = (\mux_inst|Selector7~3_combout ) # ((\mux_inst|Selector7~1_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [7])))

	.dataa(\mux_inst|Selector7~3_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [7]),
	.datad(\mux_inst|Selector7~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector7~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneii_lcell_comb \mux_inst|buswires[7] (
// Equation(s):
// \mux_inst|buswires [7] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector7~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [7]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [7]),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector7~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [7]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[7] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N21
cycloneii_lcell_ff \reg3|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [8]));

// Location: LCFF_X40_Y34_N17
cycloneii_lcell_ff \reg5|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [8]));

// Location: LCCOMB_X40_Y34_N16
cycloneii_lcell_comb \mux_inst|Selector8~2 (
// Equation(s):
// \mux_inst|Selector8~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [8])) # (!\ctrl|r4_out~regout  & (((\ctrl|r5_out~regout  & \reg5|data_out [8]))))

	.dataa(\reg4|data_out [8]),
	.datab(\ctrl|r5_out~regout ),
	.datac(\reg5|data_out [8]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~2 .lut_mask = 16'hAAC0;
defparam \mux_inst|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneii_lcell_comb \mux_inst|Selector8~3 (
// Equation(s):
// \mux_inst|Selector8~3_combout  = (\mux_inst|always0~0_combout  & ((\mux_inst|Selector8~2_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [8])))) # (!\mux_inst|always0~0_combout  & (\mux_inst|always0~2_combout  & (\reg3|data_out [8])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [8]),
	.datad(\mux_inst|Selector8~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~3 .lut_mask = 16'hEAC0;
defparam \mux_inst|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N31
cycloneii_lcell_ff \reg1|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [8]));

// Location: LCFF_X41_Y34_N13
cycloneii_lcell_ff \reg2|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [8]));

// Location: LCCOMB_X42_Y34_N26
cycloneii_lcell_comb \mux_inst|Selector8~0 (
// Equation(s):
// \mux_inst|Selector8~0_combout  = (\ctrl|r1_out~regout  & (((\reg1|data_out [8])))) # (!\ctrl|r1_out~regout  & (\ctrl|r2_out~regout  & ((\reg2|data_out [8]))))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg1|data_out [8]),
	.datad(\reg2|data_out [8]),
	.cin(gnd),
	.combout(\mux_inst|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~0 .lut_mask = 16'hE4A0;
defparam \mux_inst|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y32_N17
cycloneii_lcell_ff \reg0|data_out[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [8]));

// Location: LCCOMB_X41_Y33_N26
cycloneii_lcell_comb \mux_inst|Selector8~1 (
// Equation(s):
// \mux_inst|Selector8~1_combout  = (\ctrl|r0_out~regout  & ((\reg0|data_out [8]))) # (!\ctrl|r0_out~regout  & (\mux_inst|Selector8~0_combout ))

	.dataa(vcc),
	.datab(\ctrl|r0_out~regout ),
	.datac(\mux_inst|Selector8~0_combout ),
	.datad(\reg0|data_out [8]),
	.cin(gnd),
	.combout(\mux_inst|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~1 .lut_mask = 16'hFC30;
defparam \mux_inst|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cycloneii_lcell_comb \mux_inst|Selector8~4 (
// Equation(s):
// \mux_inst|Selector8~4_combout  = (\mux_inst|Selector8~3_combout ) # ((\mux_inst|Selector8~1_combout ) # ((\reg6|data_out [8] & \mux_inst|always0~1_combout )))

	.dataa(\reg6|data_out [8]),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\mux_inst|Selector8~3_combout ),
	.datad(\mux_inst|Selector8~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector8~4 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
cycloneii_lcell_comb \mux_inst|buswires[8] (
// Equation(s):
// \mux_inst|buswires [8] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|Selector8~4_combout )) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|buswires [8])))

	.dataa(vcc),
	.datab(\mux_inst|Selector8~4_combout ),
	.datac(\mux_inst|buswires [8]),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [8]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[8] .lut_mask = 16'hCCF0;
defparam \mux_inst|buswires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y33_N15
cycloneii_lcell_ff \reg6|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [9]));

// Location: LCFF_X41_Y33_N25
cycloneii_lcell_ff \reg3|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [9]));

// Location: LCFF_X40_Y34_N5
cycloneii_lcell_ff \reg5|data_out[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [9]));

// Location: LCCOMB_X40_Y34_N4
cycloneii_lcell_comb \mux_inst|Selector9~2 (
// Equation(s):
// \mux_inst|Selector9~2_combout  = (\ctrl|r4_out~regout  & (\reg4|data_out [9])) # (!\ctrl|r4_out~regout  & (((\reg5|data_out [9] & \ctrl|r5_out~regout ))))

	.dataa(\reg4|data_out [9]),
	.datab(\ctrl|r4_out~regout ),
	.datac(\reg5|data_out [9]),
	.datad(\ctrl|r5_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~2 .lut_mask = 16'hB888;
defparam \mux_inst|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
cycloneii_lcell_comb \mux_inst|Selector9~3 (
// Equation(s):
// \mux_inst|Selector9~3_combout  = (\mux_inst|always0~0_combout  & ((\mux_inst|Selector9~2_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [9])))) # (!\mux_inst|always0~0_combout  & (\mux_inst|always0~2_combout  & (\reg3|data_out [9])))

	.dataa(\mux_inst|always0~0_combout ),
	.datab(\mux_inst|always0~2_combout ),
	.datac(\reg3|data_out [9]),
	.datad(\mux_inst|Selector9~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~3 .lut_mask = 16'hEAC0;
defparam \mux_inst|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
cycloneii_lcell_comb \mux_inst|Selector9~4 (
// Equation(s):
// \mux_inst|Selector9~4_combout  = (\mux_inst|Selector9~1_combout ) # ((\mux_inst|Selector9~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [9])))

	.dataa(\mux_inst|Selector9~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [9]),
	.datad(\mux_inst|Selector9~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector9~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N22
cycloneii_lcell_comb \mux_inst|buswires[9] (
// Equation(s):
// \mux_inst|buswires [9] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector9~4_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [9]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [9]),
	.datac(\mux_inst|Selector9~4_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [9]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[9] .lut_mask = 16'hF0CC;
defparam \mux_inst|buswires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \reg0|data_out[10]~feeder (
// Equation(s):
// \reg0|data_out[10]~feeder_combout  = \mux_inst|buswires [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [10]),
	.cin(gnd),
	.combout(\reg0|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg0|data_out[10]~feeder .lut_mask = 16'hFF00;
defparam \reg0|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N1
cycloneii_lcell_ff \reg0|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg0|data_out[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [10]));

// Location: LCFF_X44_Y33_N27
cycloneii_lcell_ff \reg1|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [10]));

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \mux_inst|Selector10~0 (
// Equation(s):
// \mux_inst|Selector10~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [10])))) # (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & ((\reg1|data_out [10]))))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\reg0|data_out [10]),
	.datac(\reg1|data_out [10]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~0 .lut_mask = 16'hCCA0;
defparam \mux_inst|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N29
cycloneii_lcell_ff \reg6|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [10]));

// Location: LCCOMB_X42_Y35_N20
cycloneii_lcell_comb \ctrl|Selector23~0 (
// Equation(s):
// \ctrl|Selector23~0_combout  = (!\ir~combout [3] & (!\ir~combout [4] & \ir~combout [5]))

	.dataa(\ir~combout [3]),
	.datab(\ir~combout [4]),
	.datac(\ir~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ctrl|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Selector23~0 .lut_mask = 16'h1010;
defparam \ctrl|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N14
cycloneii_lcell_comb \ctrl|r4_in~3 (
// Equation(s):
// \ctrl|r4_in~3_combout  = (\ctrl|Selector23~0_combout  & ((\ctrl|g_out~1_combout ) # ((\ctrl|done~regout ) # (!\ctrl|Tstate.000~regout ))))

	.dataa(\ctrl|g_out~1_combout ),
	.datab(\ctrl|Selector23~0_combout ),
	.datac(\ctrl|done~regout ),
	.datad(\ctrl|Tstate.000~regout ),
	.cin(gnd),
	.combout(\ctrl|r4_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r4_in~3 .lut_mask = 16'hC8CC;
defparam \ctrl|r4_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
cycloneii_lcell_comb \ctrl|r4_in~2 (
// Equation(s):
// \ctrl|r4_in~2_combout  = (\ctrl|done~regout  & (\ctrl|r4_in~3_combout  & ((\ctrl|r6_in~2_combout )))) # (!\ctrl|done~regout  & ((\ctrl|r4_in~regout ) # ((\ctrl|r4_in~3_combout  & \ctrl|r6_in~2_combout ))))

	.dataa(\ctrl|done~regout ),
	.datab(\ctrl|r4_in~3_combout ),
	.datac(\ctrl|r4_in~regout ),
	.datad(\ctrl|r6_in~2_combout ),
	.cin(gnd),
	.combout(\ctrl|r4_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|r4_in~2 .lut_mask = 16'hDC50;
defparam \ctrl|r4_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y35_N19
cycloneii_lcell_ff \ctrl|r4_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ctrl|r4_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|r4_in~regout ));

// Location: LCFF_X43_Y33_N31
cycloneii_lcell_ff \reg4|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [10]));

// Location: LCFF_X43_Y34_N21
cycloneii_lcell_ff \reg2|data_out[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [10]));

// Location: LCCOMB_X43_Y34_N20
cycloneii_lcell_comb \mux_inst|Selector10~2 (
// Equation(s):
// \mux_inst|Selector10~2_combout  = (!\ctrl|r1_out~regout  & (\ctrl|r2_out~regout  & (\reg2|data_out [10] & !\ctrl|r0_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg2|data_out [10]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~2 .lut_mask = 16'h0040;
defparam \mux_inst|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneii_lcell_comb \mux_inst|Selector10~3 (
// Equation(s):
// \mux_inst|Selector10~3_combout  = (\mux_inst|Selector10~2_combout ) # ((\ctrl|r4_out~regout  & (\mux_inst|always0~0_combout  & \reg4|data_out [10])))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg4|data_out [10]),
	.datad(\mux_inst|Selector10~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneii_lcell_comb \mux_inst|Selector10~4 (
// Equation(s):
// \mux_inst|Selector10~4_combout  = (\mux_inst|Selector10~1_combout ) # ((\mux_inst|Selector10~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [10])))

	.dataa(\mux_inst|Selector10~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [10]),
	.datad(\mux_inst|Selector10~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneii_lcell_comb \mux_inst|Selector10~5 (
// Equation(s):
// \mux_inst|Selector10~5_combout  = (\mux_inst|Selector10~0_combout ) # ((\mux_inst|Selector10~4_combout ) # ((\reg3|data_out [10] & \mux_inst|always0~2_combout )))

	.dataa(\reg3|data_out [10]),
	.datab(\mux_inst|Selector10~0_combout ),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector10~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector10~5 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneii_lcell_comb \mux_inst|buswires[10] (
// Equation(s):
// \mux_inst|buswires [10] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector10~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [10]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [10]),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector10~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [10]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[10] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N15
cycloneii_lcell_ff \reg3|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [11]));

// Location: LCFF_X42_Y33_N15
cycloneii_lcell_ff \reg6|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [11]));

// Location: LCFF_X42_Y33_N1
cycloneii_lcell_ff \reg5|data_out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg5|data_out [11]));

// Location: LCCOMB_X42_Y33_N0
cycloneii_lcell_comb \mux_inst|Selector11~1 (
// Equation(s):
// \mux_inst|Selector11~1_combout  = (\ctrl|r5_out~regout  & (\mux_inst|always0~0_combout  & (\reg5|data_out [11] & !\ctrl|r4_out~regout )))

	.dataa(\ctrl|r5_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg5|data_out [11]),
	.datad(\ctrl|r4_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~1 .lut_mask = 16'h0080;
defparam \mux_inst|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneii_lcell_comb \mux_inst|Selector11~4 (
// Equation(s):
// \mux_inst|Selector11~4_combout  = (\mux_inst|Selector11~3_combout ) # ((\mux_inst|Selector11~1_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [11])))

	.dataa(\mux_inst|Selector11~3_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [11]),
	.datad(\mux_inst|Selector11~1_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cycloneii_lcell_comb \mux_inst|Selector11~5 (
// Equation(s):
// \mux_inst|Selector11~5_combout  = (\mux_inst|Selector11~0_combout ) # ((\mux_inst|Selector11~4_combout ) # ((\reg3|data_out [11] & \mux_inst|always0~2_combout )))

	.dataa(\mux_inst|Selector11~0_combout ),
	.datab(\reg3|data_out [11]),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector11~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector11~5 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneii_lcell_comb \mux_inst|buswires[11] (
// Equation(s):
// \mux_inst|buswires [11] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector11~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [11]))

	.dataa(vcc),
	.datab(\mux_inst|buswires [11]),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector11~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [11]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[11] .lut_mask = 16'hFC0C;
defparam \mux_inst|buswires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N11
cycloneii_lcell_ff \reg1|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [12]));

// Location: LCFF_X44_Y33_N29
cycloneii_lcell_ff \reg0|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [12]));

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \mux_inst|Selector12~0 (
// Equation(s):
// \mux_inst|Selector12~0_combout  = (\ctrl|r0_out~regout  & (((\reg0|data_out [12])))) # (!\ctrl|r0_out~regout  & (\ctrl|r1_out~regout  & (\reg1|data_out [12])))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\ctrl|r1_out~regout ),
	.datac(\reg1|data_out [12]),
	.datad(\reg0|data_out [12]),
	.cin(gnd),
	.combout(\mux_inst|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~0 .lut_mask = 16'hEA40;
defparam \mux_inst|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N23
cycloneii_lcell_ff \reg6|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [12]));

// Location: LCFF_X43_Y33_N25
cycloneii_lcell_ff \reg4|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [12]));

// Location: LCFF_X43_Y34_N31
cycloneii_lcell_ff \reg2|data_out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [12]));

// Location: LCCOMB_X43_Y34_N30
cycloneii_lcell_comb \mux_inst|Selector12~2 (
// Equation(s):
// \mux_inst|Selector12~2_combout  = (!\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [12] & \ctrl|r2_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [12]),
	.datad(\ctrl|r2_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~2 .lut_mask = 16'h1000;
defparam \mux_inst|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneii_lcell_comb \mux_inst|Selector12~3 (
// Equation(s):
// \mux_inst|Selector12~3_combout  = (\mux_inst|Selector12~2_combout ) # ((\ctrl|r4_out~regout  & (\mux_inst|always0~0_combout  & \reg4|data_out [12])))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg4|data_out [12]),
	.datad(\mux_inst|Selector12~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneii_lcell_comb \mux_inst|Selector12~4 (
// Equation(s):
// \mux_inst|Selector12~4_combout  = (\mux_inst|Selector12~1_combout ) # ((\mux_inst|Selector12~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [12])))

	.dataa(\mux_inst|Selector12~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [12]),
	.datad(\mux_inst|Selector12~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneii_lcell_comb \mux_inst|Selector12~5 (
// Equation(s):
// \mux_inst|Selector12~5_combout  = (\mux_inst|Selector12~0_combout ) # ((\mux_inst|Selector12~4_combout ) # ((\reg3|data_out [12] & \mux_inst|always0~2_combout )))

	.dataa(\reg3|data_out [12]),
	.datab(\mux_inst|Selector12~0_combout ),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector12~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector12~5 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cycloneii_lcell_comb \mux_inst|buswires[12] (
// Equation(s):
// \mux_inst|buswires [12] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector12~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [12]))

	.dataa(\mux_inst|buswires [12]),
	.datab(vcc),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector12~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [12]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[12] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N31
cycloneii_lcell_ff \reg3|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux_inst|buswires [13]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg3|data_out [13]));

// Location: LCFF_X44_Y33_N17
cycloneii_lcell_ff \reg0|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [13]));

// Location: LCFF_X44_Y33_N31
cycloneii_lcell_ff \reg1|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [13]));

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \mux_inst|Selector13~0 (
// Equation(s):
// \mux_inst|Selector13~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [13])) # (!\ctrl|r0_out~regout  & (((\reg1|data_out [13] & \ctrl|r1_out~regout ))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\reg0|data_out [13]),
	.datac(\reg1|data_out [13]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N13
cycloneii_lcell_ff \reg6|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [13]));

// Location: LCCOMB_X40_Y33_N26
cycloneii_lcell_comb \reg4|data_out[13]~feeder (
// Equation(s):
// \reg4|data_out[13]~feeder_combout  = \mux_inst|buswires [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux_inst|buswires [13]),
	.cin(gnd),
	.combout(\reg4|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg4|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \reg4|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y33_N27
cycloneii_lcell_ff \reg4|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\reg4|data_out[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [13]));

// Location: LCFF_X42_Y34_N19
cycloneii_lcell_ff \reg2|data_out[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [13]));

// Location: LCCOMB_X42_Y34_N18
cycloneii_lcell_comb \mux_inst|Selector13~2 (
// Equation(s):
// \mux_inst|Selector13~2_combout  = (!\ctrl|r1_out~regout  & (\ctrl|r2_out~regout  & (\reg2|data_out [13] & !\ctrl|r0_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r2_out~regout ),
	.datac(\reg2|data_out [13]),
	.datad(\ctrl|r0_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~2 .lut_mask = 16'h0040;
defparam \mux_inst|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
cycloneii_lcell_comb \mux_inst|Selector13~3 (
// Equation(s):
// \mux_inst|Selector13~3_combout  = (\mux_inst|Selector13~2_combout ) # ((\ctrl|r4_out~regout  & (\reg4|data_out [13] & \mux_inst|always0~0_combout )))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\reg4|data_out [13]),
	.datac(\mux_inst|always0~0_combout ),
	.datad(\mux_inst|Selector13~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneii_lcell_comb \mux_inst|Selector13~4 (
// Equation(s):
// \mux_inst|Selector13~4_combout  = (\mux_inst|Selector13~1_combout ) # ((\mux_inst|Selector13~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [13])))

	.dataa(\mux_inst|Selector13~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [13]),
	.datad(\mux_inst|Selector13~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cycloneii_lcell_comb \mux_inst|Selector13~5 (
// Equation(s):
// \mux_inst|Selector13~5_combout  = (\mux_inst|Selector13~0_combout ) # ((\mux_inst|Selector13~4_combout ) # ((\mux_inst|always0~2_combout  & \reg3|data_out [13])))

	.dataa(\mux_inst|always0~2_combout ),
	.datab(\reg3|data_out [13]),
	.datac(\mux_inst|Selector13~0_combout ),
	.datad(\mux_inst|Selector13~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector13~5 .lut_mask = 16'hFFF8;
defparam \mux_inst|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cycloneii_lcell_comb \mux_inst|buswires[13] (
// Equation(s):
// \mux_inst|buswires [13] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector13~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [13]))

	.dataa(\mux_inst|buswires [13]),
	.datab(vcc),
	.datac(\mux_inst|Selector13~5_combout ),
	.datad(\mux_inst|always0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\mux_inst|buswires [13]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[13] .lut_mask = 16'hF0AA;
defparam \mux_inst|buswires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N13
cycloneii_lcell_ff \reg0|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [14]));

// Location: LCFF_X44_Y33_N23
cycloneii_lcell_ff \reg1|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [14]));

// Location: LCCOMB_X44_Y33_N22
cycloneii_lcell_comb \mux_inst|Selector14~0 (
// Equation(s):
// \mux_inst|Selector14~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [14])) # (!\ctrl|r0_out~regout  & (((\reg1|data_out [14] & \ctrl|r1_out~regout ))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\reg0|data_out [14]),
	.datac(\reg1|data_out [14]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N13
cycloneii_lcell_ff \reg6|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [14]));

// Location: LCFF_X43_Y33_N23
cycloneii_lcell_ff \reg4|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [14]));

// Location: LCFF_X43_Y34_N3
cycloneii_lcell_ff \reg2|data_out[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [14]));

// Location: LCCOMB_X43_Y34_N2
cycloneii_lcell_comb \mux_inst|Selector14~2 (
// Equation(s):
// \mux_inst|Selector14~2_combout  = (!\ctrl|r1_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [14] & \ctrl|r2_out~regout )))

	.dataa(\ctrl|r1_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [14]),
	.datad(\ctrl|r2_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~2 .lut_mask = 16'h1000;
defparam \mux_inst|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneii_lcell_comb \mux_inst|Selector14~3 (
// Equation(s):
// \mux_inst|Selector14~3_combout  = (\mux_inst|Selector14~2_combout ) # ((\ctrl|r4_out~regout  & (\mux_inst|always0~0_combout  & \reg4|data_out [14])))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg4|data_out [14]),
	.datad(\mux_inst|Selector14~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneii_lcell_comb \mux_inst|Selector14~4 (
// Equation(s):
// \mux_inst|Selector14~4_combout  = (\mux_inst|Selector14~1_combout ) # ((\mux_inst|Selector14~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [14])))

	.dataa(\mux_inst|Selector14~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [14]),
	.datad(\mux_inst|Selector14~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneii_lcell_comb \mux_inst|Selector14~5 (
// Equation(s):
// \mux_inst|Selector14~5_combout  = (\mux_inst|Selector14~0_combout ) # ((\mux_inst|Selector14~4_combout ) # ((\reg3|data_out [14] & \mux_inst|always0~2_combout )))

	.dataa(\reg3|data_out [14]),
	.datab(\mux_inst|Selector14~0_combout ),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector14~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector14~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector14~5 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneii_lcell_comb \mux_inst|buswires[14] (
// Equation(s):
// \mux_inst|buswires [14] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector14~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [14]))

	.dataa(\mux_inst|buswires [14]),
	.datab(vcc),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector14~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [14]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[14] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N25
cycloneii_lcell_ff \reg0|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg0|data_out [15]));

// Location: LCFF_X44_Y33_N15
cycloneii_lcell_ff \reg1|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg1|data_out [15]));

// Location: LCCOMB_X44_Y33_N14
cycloneii_lcell_comb \mux_inst|Selector15~0 (
// Equation(s):
// \mux_inst|Selector15~0_combout  = (\ctrl|r0_out~regout  & (\reg0|data_out [15])) # (!\ctrl|r0_out~regout  & (((\reg1|data_out [15] & \ctrl|r1_out~regout ))))

	.dataa(\ctrl|r0_out~regout ),
	.datab(\reg0|data_out [15]),
	.datac(\reg1|data_out [15]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~0 .lut_mask = 16'hD888;
defparam \mux_inst|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N3
cycloneii_lcell_ff \reg6|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r6_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg6|data_out [15]));

// Location: LCFF_X43_Y33_N19
cycloneii_lcell_ff \reg4|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg4|data_out [15]));

// Location: LCFF_X42_Y34_N1
cycloneii_lcell_ff \reg2|data_out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux_inst|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\reg2|data_out [15]));

// Location: LCCOMB_X42_Y34_N0
cycloneii_lcell_comb \mux_inst|Selector15~2 (
// Equation(s):
// \mux_inst|Selector15~2_combout  = (\ctrl|r2_out~regout  & (!\ctrl|r0_out~regout  & (\reg2|data_out [15] & !\ctrl|r1_out~regout )))

	.dataa(\ctrl|r2_out~regout ),
	.datab(\ctrl|r0_out~regout ),
	.datac(\reg2|data_out [15]),
	.datad(\ctrl|r1_out~regout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~2 .lut_mask = 16'h0020;
defparam \mux_inst|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneii_lcell_comb \mux_inst|Selector15~3 (
// Equation(s):
// \mux_inst|Selector15~3_combout  = (\mux_inst|Selector15~2_combout ) # ((\ctrl|r4_out~regout  & (\mux_inst|always0~0_combout  & \reg4|data_out [15])))

	.dataa(\ctrl|r4_out~regout ),
	.datab(\mux_inst|always0~0_combout ),
	.datac(\reg4|data_out [15]),
	.datad(\mux_inst|Selector15~2_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~3 .lut_mask = 16'hFF80;
defparam \mux_inst|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cycloneii_lcell_comb \mux_inst|Selector15~4 (
// Equation(s):
// \mux_inst|Selector15~4_combout  = (\mux_inst|Selector15~1_combout ) # ((\mux_inst|Selector15~3_combout ) # ((\mux_inst|always0~1_combout  & \reg6|data_out [15])))

	.dataa(\mux_inst|Selector15~1_combout ),
	.datab(\mux_inst|always0~1_combout ),
	.datac(\reg6|data_out [15]),
	.datad(\mux_inst|Selector15~3_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~4 .lut_mask = 16'hFFEA;
defparam \mux_inst|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneii_lcell_comb \mux_inst|Selector15~5 (
// Equation(s):
// \mux_inst|Selector15~5_combout  = (\mux_inst|Selector15~0_combout ) # ((\mux_inst|Selector15~4_combout ) # ((\reg3|data_out [15] & \mux_inst|always0~2_combout )))

	.dataa(\reg3|data_out [15]),
	.datab(\mux_inst|Selector15~0_combout ),
	.datac(\mux_inst|always0~2_combout ),
	.datad(\mux_inst|Selector15~4_combout ),
	.cin(gnd),
	.combout(\mux_inst|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_inst|Selector15~5 .lut_mask = 16'hFFEC;
defparam \mux_inst|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneii_lcell_comb \mux_inst|buswires[15] (
// Equation(s):
// \mux_inst|buswires [15] = (GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & ((\mux_inst|Selector15~5_combout ))) # (!GLOBAL(\mux_inst|always0~4clkctrl_outclk ) & (\mux_inst|buswires [15]))

	.dataa(\mux_inst|buswires [15]),
	.datab(vcc),
	.datac(\mux_inst|always0~4clkctrl_outclk ),
	.datad(\mux_inst|Selector15~5_combout ),
	.cin(gnd),
	.combout(\mux_inst|buswires [15]),
	.cout());
// synopsys translate_off
defparam \mux_inst|buswires[15] .lut_mask = 16'hFA0A;
defparam \mux_inst|buswires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[0]));
// synopsys translate_off
defparam \din[0]~I .input_async_reset = "none";
defparam \din[0]~I .input_power_up = "low";
defparam \din[0]~I .input_register_mode = "none";
defparam \din[0]~I .input_sync_reset = "none";
defparam \din[0]~I .oe_async_reset = "none";
defparam \din[0]~I .oe_power_up = "low";
defparam \din[0]~I .oe_register_mode = "none";
defparam \din[0]~I .oe_sync_reset = "none";
defparam \din[0]~I .operation_mode = "input";
defparam \din[0]~I .output_async_reset = "none";
defparam \din[0]~I .output_power_up = "low";
defparam \din[0]~I .output_register_mode = "none";
defparam \din[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[1]));
// synopsys translate_off
defparam \din[1]~I .input_async_reset = "none";
defparam \din[1]~I .input_power_up = "low";
defparam \din[1]~I .input_register_mode = "none";
defparam \din[1]~I .input_sync_reset = "none";
defparam \din[1]~I .oe_async_reset = "none";
defparam \din[1]~I .oe_power_up = "low";
defparam \din[1]~I .oe_register_mode = "none";
defparam \din[1]~I .oe_sync_reset = "none";
defparam \din[1]~I .operation_mode = "input";
defparam \din[1]~I .output_async_reset = "none";
defparam \din[1]~I .output_power_up = "low";
defparam \din[1]~I .output_register_mode = "none";
defparam \din[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[2]));
// synopsys translate_off
defparam \din[2]~I .input_async_reset = "none";
defparam \din[2]~I .input_power_up = "low";
defparam \din[2]~I .input_register_mode = "none";
defparam \din[2]~I .input_sync_reset = "none";
defparam \din[2]~I .oe_async_reset = "none";
defparam \din[2]~I .oe_power_up = "low";
defparam \din[2]~I .oe_register_mode = "none";
defparam \din[2]~I .oe_sync_reset = "none";
defparam \din[2]~I .operation_mode = "input";
defparam \din[2]~I .output_async_reset = "none";
defparam \din[2]~I .output_power_up = "low";
defparam \din[2]~I .output_register_mode = "none";
defparam \din[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[3]));
// synopsys translate_off
defparam \din[3]~I .input_async_reset = "none";
defparam \din[3]~I .input_power_up = "low";
defparam \din[3]~I .input_register_mode = "none";
defparam \din[3]~I .input_sync_reset = "none";
defparam \din[3]~I .oe_async_reset = "none";
defparam \din[3]~I .oe_power_up = "low";
defparam \din[3]~I .oe_register_mode = "none";
defparam \din[3]~I .oe_sync_reset = "none";
defparam \din[3]~I .operation_mode = "input";
defparam \din[3]~I .output_async_reset = "none";
defparam \din[3]~I .output_power_up = "low";
defparam \din[3]~I .output_register_mode = "none";
defparam \din[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[4]));
// synopsys translate_off
defparam \din[4]~I .input_async_reset = "none";
defparam \din[4]~I .input_power_up = "low";
defparam \din[4]~I .input_register_mode = "none";
defparam \din[4]~I .input_sync_reset = "none";
defparam \din[4]~I .oe_async_reset = "none";
defparam \din[4]~I .oe_power_up = "low";
defparam \din[4]~I .oe_register_mode = "none";
defparam \din[4]~I .oe_sync_reset = "none";
defparam \din[4]~I .operation_mode = "input";
defparam \din[4]~I .output_async_reset = "none";
defparam \din[4]~I .output_power_up = "low";
defparam \din[4]~I .output_register_mode = "none";
defparam \din[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[5]));
// synopsys translate_off
defparam \din[5]~I .input_async_reset = "none";
defparam \din[5]~I .input_power_up = "low";
defparam \din[5]~I .input_register_mode = "none";
defparam \din[5]~I .input_sync_reset = "none";
defparam \din[5]~I .oe_async_reset = "none";
defparam \din[5]~I .oe_power_up = "low";
defparam \din[5]~I .oe_register_mode = "none";
defparam \din[5]~I .oe_sync_reset = "none";
defparam \din[5]~I .operation_mode = "input";
defparam \din[5]~I .output_async_reset = "none";
defparam \din[5]~I .output_power_up = "low";
defparam \din[5]~I .output_register_mode = "none";
defparam \din[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[6]));
// synopsys translate_off
defparam \din[6]~I .input_async_reset = "none";
defparam \din[6]~I .input_power_up = "low";
defparam \din[6]~I .input_register_mode = "none";
defparam \din[6]~I .input_sync_reset = "none";
defparam \din[6]~I .oe_async_reset = "none";
defparam \din[6]~I .oe_power_up = "low";
defparam \din[6]~I .oe_register_mode = "none";
defparam \din[6]~I .oe_sync_reset = "none";
defparam \din[6]~I .operation_mode = "input";
defparam \din[6]~I .output_async_reset = "none";
defparam \din[6]~I .output_power_up = "low";
defparam \din[6]~I .output_register_mode = "none";
defparam \din[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[7]));
// synopsys translate_off
defparam \din[7]~I .input_async_reset = "none";
defparam \din[7]~I .input_power_up = "low";
defparam \din[7]~I .input_register_mode = "none";
defparam \din[7]~I .input_sync_reset = "none";
defparam \din[7]~I .oe_async_reset = "none";
defparam \din[7]~I .oe_power_up = "low";
defparam \din[7]~I .oe_register_mode = "none";
defparam \din[7]~I .oe_sync_reset = "none";
defparam \din[7]~I .operation_mode = "input";
defparam \din[7]~I .output_async_reset = "none";
defparam \din[7]~I .output_power_up = "low";
defparam \din[7]~I .output_register_mode = "none";
defparam \din[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[8]));
// synopsys translate_off
defparam \din[8]~I .input_async_reset = "none";
defparam \din[8]~I .input_power_up = "low";
defparam \din[8]~I .input_register_mode = "none";
defparam \din[8]~I .input_sync_reset = "none";
defparam \din[8]~I .oe_async_reset = "none";
defparam \din[8]~I .oe_power_up = "low";
defparam \din[8]~I .oe_register_mode = "none";
defparam \din[8]~I .oe_sync_reset = "none";
defparam \din[8]~I .operation_mode = "input";
defparam \din[8]~I .output_async_reset = "none";
defparam \din[8]~I .output_power_up = "low";
defparam \din[8]~I .output_register_mode = "none";
defparam \din[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[9]));
// synopsys translate_off
defparam \din[9]~I .input_async_reset = "none";
defparam \din[9]~I .input_power_up = "low";
defparam \din[9]~I .input_register_mode = "none";
defparam \din[9]~I .input_sync_reset = "none";
defparam \din[9]~I .oe_async_reset = "none";
defparam \din[9]~I .oe_power_up = "low";
defparam \din[9]~I .oe_register_mode = "none";
defparam \din[9]~I .oe_sync_reset = "none";
defparam \din[9]~I .operation_mode = "input";
defparam \din[9]~I .output_async_reset = "none";
defparam \din[9]~I .output_power_up = "low";
defparam \din[9]~I .output_register_mode = "none";
defparam \din[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[10]));
// synopsys translate_off
defparam \din[10]~I .input_async_reset = "none";
defparam \din[10]~I .input_power_up = "low";
defparam \din[10]~I .input_register_mode = "none";
defparam \din[10]~I .input_sync_reset = "none";
defparam \din[10]~I .oe_async_reset = "none";
defparam \din[10]~I .oe_power_up = "low";
defparam \din[10]~I .oe_register_mode = "none";
defparam \din[10]~I .oe_sync_reset = "none";
defparam \din[10]~I .operation_mode = "input";
defparam \din[10]~I .output_async_reset = "none";
defparam \din[10]~I .output_power_up = "low";
defparam \din[10]~I .output_register_mode = "none";
defparam \din[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[11]));
// synopsys translate_off
defparam \din[11]~I .input_async_reset = "none";
defparam \din[11]~I .input_power_up = "low";
defparam \din[11]~I .input_register_mode = "none";
defparam \din[11]~I .input_sync_reset = "none";
defparam \din[11]~I .oe_async_reset = "none";
defparam \din[11]~I .oe_power_up = "low";
defparam \din[11]~I .oe_register_mode = "none";
defparam \din[11]~I .oe_sync_reset = "none";
defparam \din[11]~I .operation_mode = "input";
defparam \din[11]~I .output_async_reset = "none";
defparam \din[11]~I .output_power_up = "low";
defparam \din[11]~I .output_register_mode = "none";
defparam \din[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[12]));
// synopsys translate_off
defparam \din[12]~I .input_async_reset = "none";
defparam \din[12]~I .input_power_up = "low";
defparam \din[12]~I .input_register_mode = "none";
defparam \din[12]~I .input_sync_reset = "none";
defparam \din[12]~I .oe_async_reset = "none";
defparam \din[12]~I .oe_power_up = "low";
defparam \din[12]~I .oe_register_mode = "none";
defparam \din[12]~I .oe_sync_reset = "none";
defparam \din[12]~I .operation_mode = "input";
defparam \din[12]~I .output_async_reset = "none";
defparam \din[12]~I .output_power_up = "low";
defparam \din[12]~I .output_register_mode = "none";
defparam \din[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[13]));
// synopsys translate_off
defparam \din[13]~I .input_async_reset = "none";
defparam \din[13]~I .input_power_up = "low";
defparam \din[13]~I .input_register_mode = "none";
defparam \din[13]~I .input_sync_reset = "none";
defparam \din[13]~I .oe_async_reset = "none";
defparam \din[13]~I .oe_power_up = "low";
defparam \din[13]~I .oe_register_mode = "none";
defparam \din[13]~I .oe_sync_reset = "none";
defparam \din[13]~I .operation_mode = "input";
defparam \din[13]~I .output_async_reset = "none";
defparam \din[13]~I .output_power_up = "low";
defparam \din[13]~I .output_register_mode = "none";
defparam \din[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[14]));
// synopsys translate_off
defparam \din[14]~I .input_async_reset = "none";
defparam \din[14]~I .input_power_up = "low";
defparam \din[14]~I .input_register_mode = "none";
defparam \din[14]~I .input_sync_reset = "none";
defparam \din[14]~I .oe_async_reset = "none";
defparam \din[14]~I .oe_power_up = "low";
defparam \din[14]~I .oe_register_mode = "none";
defparam \din[14]~I .oe_sync_reset = "none";
defparam \din[14]~I .operation_mode = "input";
defparam \din[14]~I .output_async_reset = "none";
defparam \din[14]~I .output_power_up = "low";
defparam \din[14]~I .output_register_mode = "none";
defparam \din[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \din[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(din[15]));
// synopsys translate_off
defparam \din[15]~I .input_async_reset = "none";
defparam \din[15]~I .input_power_up = "low";
defparam \din[15]~I .input_register_mode = "none";
defparam \din[15]~I .input_sync_reset = "none";
defparam \din[15]~I .oe_async_reset = "none";
defparam \din[15]~I .oe_power_up = "low";
defparam \din[15]~I .oe_register_mode = "none";
defparam \din[15]~I .oe_sync_reset = "none";
defparam \din[15]~I .operation_mode = "input";
defparam \din[15]~I .output_async_reset = "none";
defparam \din[15]~I .output_power_up = "low";
defparam \din[15]~I .output_register_mode = "none";
defparam \din[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[0]~I (
	.datain(\mux_inst|buswires [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[0]));
// synopsys translate_off
defparam \q[0]~I .input_async_reset = "none";
defparam \q[0]~I .input_power_up = "low";
defparam \q[0]~I .input_register_mode = "none";
defparam \q[0]~I .input_sync_reset = "none";
defparam \q[0]~I .oe_async_reset = "none";
defparam \q[0]~I .oe_power_up = "low";
defparam \q[0]~I .oe_register_mode = "none";
defparam \q[0]~I .oe_sync_reset = "none";
defparam \q[0]~I .operation_mode = "output";
defparam \q[0]~I .output_async_reset = "none";
defparam \q[0]~I .output_power_up = "low";
defparam \q[0]~I .output_register_mode = "none";
defparam \q[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[1]~I (
	.datain(\mux_inst|buswires [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[1]));
// synopsys translate_off
defparam \q[1]~I .input_async_reset = "none";
defparam \q[1]~I .input_power_up = "low";
defparam \q[1]~I .input_register_mode = "none";
defparam \q[1]~I .input_sync_reset = "none";
defparam \q[1]~I .oe_async_reset = "none";
defparam \q[1]~I .oe_power_up = "low";
defparam \q[1]~I .oe_register_mode = "none";
defparam \q[1]~I .oe_sync_reset = "none";
defparam \q[1]~I .operation_mode = "output";
defparam \q[1]~I .output_async_reset = "none";
defparam \q[1]~I .output_power_up = "low";
defparam \q[1]~I .output_register_mode = "none";
defparam \q[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[2]~I (
	.datain(\mux_inst|buswires [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[2]));
// synopsys translate_off
defparam \q[2]~I .input_async_reset = "none";
defparam \q[2]~I .input_power_up = "low";
defparam \q[2]~I .input_register_mode = "none";
defparam \q[2]~I .input_sync_reset = "none";
defparam \q[2]~I .oe_async_reset = "none";
defparam \q[2]~I .oe_power_up = "low";
defparam \q[2]~I .oe_register_mode = "none";
defparam \q[2]~I .oe_sync_reset = "none";
defparam \q[2]~I .operation_mode = "output";
defparam \q[2]~I .output_async_reset = "none";
defparam \q[2]~I .output_power_up = "low";
defparam \q[2]~I .output_register_mode = "none";
defparam \q[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[3]~I (
	.datain(\mux_inst|buswires [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[3]));
// synopsys translate_off
defparam \q[3]~I .input_async_reset = "none";
defparam \q[3]~I .input_power_up = "low";
defparam \q[3]~I .input_register_mode = "none";
defparam \q[3]~I .input_sync_reset = "none";
defparam \q[3]~I .oe_async_reset = "none";
defparam \q[3]~I .oe_power_up = "low";
defparam \q[3]~I .oe_register_mode = "none";
defparam \q[3]~I .oe_sync_reset = "none";
defparam \q[3]~I .operation_mode = "output";
defparam \q[3]~I .output_async_reset = "none";
defparam \q[3]~I .output_power_up = "low";
defparam \q[3]~I .output_register_mode = "none";
defparam \q[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[4]~I (
	.datain(\mux_inst|buswires [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[4]));
// synopsys translate_off
defparam \q[4]~I .input_async_reset = "none";
defparam \q[4]~I .input_power_up = "low";
defparam \q[4]~I .input_register_mode = "none";
defparam \q[4]~I .input_sync_reset = "none";
defparam \q[4]~I .oe_async_reset = "none";
defparam \q[4]~I .oe_power_up = "low";
defparam \q[4]~I .oe_register_mode = "none";
defparam \q[4]~I .oe_sync_reset = "none";
defparam \q[4]~I .operation_mode = "output";
defparam \q[4]~I .output_async_reset = "none";
defparam \q[4]~I .output_power_up = "low";
defparam \q[4]~I .output_register_mode = "none";
defparam \q[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[5]~I (
	.datain(\mux_inst|buswires [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[5]));
// synopsys translate_off
defparam \q[5]~I .input_async_reset = "none";
defparam \q[5]~I .input_power_up = "low";
defparam \q[5]~I .input_register_mode = "none";
defparam \q[5]~I .input_sync_reset = "none";
defparam \q[5]~I .oe_async_reset = "none";
defparam \q[5]~I .oe_power_up = "low";
defparam \q[5]~I .oe_register_mode = "none";
defparam \q[5]~I .oe_sync_reset = "none";
defparam \q[5]~I .operation_mode = "output";
defparam \q[5]~I .output_async_reset = "none";
defparam \q[5]~I .output_power_up = "low";
defparam \q[5]~I .output_register_mode = "none";
defparam \q[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[6]~I (
	.datain(\mux_inst|buswires [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[6]));
// synopsys translate_off
defparam \q[6]~I .input_async_reset = "none";
defparam \q[6]~I .input_power_up = "low";
defparam \q[6]~I .input_register_mode = "none";
defparam \q[6]~I .input_sync_reset = "none";
defparam \q[6]~I .oe_async_reset = "none";
defparam \q[6]~I .oe_power_up = "low";
defparam \q[6]~I .oe_register_mode = "none";
defparam \q[6]~I .oe_sync_reset = "none";
defparam \q[6]~I .operation_mode = "output";
defparam \q[6]~I .output_async_reset = "none";
defparam \q[6]~I .output_power_up = "low";
defparam \q[6]~I .output_register_mode = "none";
defparam \q[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[7]~I (
	.datain(\mux_inst|buswires [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[7]));
// synopsys translate_off
defparam \q[7]~I .input_async_reset = "none";
defparam \q[7]~I .input_power_up = "low";
defparam \q[7]~I .input_register_mode = "none";
defparam \q[7]~I .input_sync_reset = "none";
defparam \q[7]~I .oe_async_reset = "none";
defparam \q[7]~I .oe_power_up = "low";
defparam \q[7]~I .oe_register_mode = "none";
defparam \q[7]~I .oe_sync_reset = "none";
defparam \q[7]~I .operation_mode = "output";
defparam \q[7]~I .output_async_reset = "none";
defparam \q[7]~I .output_power_up = "low";
defparam \q[7]~I .output_register_mode = "none";
defparam \q[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[8]~I (
	.datain(\mux_inst|buswires [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[8]));
// synopsys translate_off
defparam \q[8]~I .input_async_reset = "none";
defparam \q[8]~I .input_power_up = "low";
defparam \q[8]~I .input_register_mode = "none";
defparam \q[8]~I .input_sync_reset = "none";
defparam \q[8]~I .oe_async_reset = "none";
defparam \q[8]~I .oe_power_up = "low";
defparam \q[8]~I .oe_register_mode = "none";
defparam \q[8]~I .oe_sync_reset = "none";
defparam \q[8]~I .operation_mode = "output";
defparam \q[8]~I .output_async_reset = "none";
defparam \q[8]~I .output_power_up = "low";
defparam \q[8]~I .output_register_mode = "none";
defparam \q[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[9]~I (
	.datain(\mux_inst|buswires [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[9]));
// synopsys translate_off
defparam \q[9]~I .input_async_reset = "none";
defparam \q[9]~I .input_power_up = "low";
defparam \q[9]~I .input_register_mode = "none";
defparam \q[9]~I .input_sync_reset = "none";
defparam \q[9]~I .oe_async_reset = "none";
defparam \q[9]~I .oe_power_up = "low";
defparam \q[9]~I .oe_register_mode = "none";
defparam \q[9]~I .oe_sync_reset = "none";
defparam \q[9]~I .operation_mode = "output";
defparam \q[9]~I .output_async_reset = "none";
defparam \q[9]~I .output_power_up = "low";
defparam \q[9]~I .output_register_mode = "none";
defparam \q[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[10]~I (
	.datain(\mux_inst|buswires [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[10]));
// synopsys translate_off
defparam \q[10]~I .input_async_reset = "none";
defparam \q[10]~I .input_power_up = "low";
defparam \q[10]~I .input_register_mode = "none";
defparam \q[10]~I .input_sync_reset = "none";
defparam \q[10]~I .oe_async_reset = "none";
defparam \q[10]~I .oe_power_up = "low";
defparam \q[10]~I .oe_register_mode = "none";
defparam \q[10]~I .oe_sync_reset = "none";
defparam \q[10]~I .operation_mode = "output";
defparam \q[10]~I .output_async_reset = "none";
defparam \q[10]~I .output_power_up = "low";
defparam \q[10]~I .output_register_mode = "none";
defparam \q[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[11]~I (
	.datain(\mux_inst|buswires [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[11]));
// synopsys translate_off
defparam \q[11]~I .input_async_reset = "none";
defparam \q[11]~I .input_power_up = "low";
defparam \q[11]~I .input_register_mode = "none";
defparam \q[11]~I .input_sync_reset = "none";
defparam \q[11]~I .oe_async_reset = "none";
defparam \q[11]~I .oe_power_up = "low";
defparam \q[11]~I .oe_register_mode = "none";
defparam \q[11]~I .oe_sync_reset = "none";
defparam \q[11]~I .operation_mode = "output";
defparam \q[11]~I .output_async_reset = "none";
defparam \q[11]~I .output_power_up = "low";
defparam \q[11]~I .output_register_mode = "none";
defparam \q[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[12]~I (
	.datain(\mux_inst|buswires [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[12]));
// synopsys translate_off
defparam \q[12]~I .input_async_reset = "none";
defparam \q[12]~I .input_power_up = "low";
defparam \q[12]~I .input_register_mode = "none";
defparam \q[12]~I .input_sync_reset = "none";
defparam \q[12]~I .oe_async_reset = "none";
defparam \q[12]~I .oe_power_up = "low";
defparam \q[12]~I .oe_register_mode = "none";
defparam \q[12]~I .oe_sync_reset = "none";
defparam \q[12]~I .operation_mode = "output";
defparam \q[12]~I .output_async_reset = "none";
defparam \q[12]~I .output_power_up = "low";
defparam \q[12]~I .output_register_mode = "none";
defparam \q[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[13]~I (
	.datain(\mux_inst|buswires [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[13]));
// synopsys translate_off
defparam \q[13]~I .input_async_reset = "none";
defparam \q[13]~I .input_power_up = "low";
defparam \q[13]~I .input_register_mode = "none";
defparam \q[13]~I .input_sync_reset = "none";
defparam \q[13]~I .oe_async_reset = "none";
defparam \q[13]~I .oe_power_up = "low";
defparam \q[13]~I .oe_register_mode = "none";
defparam \q[13]~I .oe_sync_reset = "none";
defparam \q[13]~I .operation_mode = "output";
defparam \q[13]~I .output_async_reset = "none";
defparam \q[13]~I .output_power_up = "low";
defparam \q[13]~I .output_register_mode = "none";
defparam \q[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[14]~I (
	.datain(\mux_inst|buswires [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[14]));
// synopsys translate_off
defparam \q[14]~I .input_async_reset = "none";
defparam \q[14]~I .input_power_up = "low";
defparam \q[14]~I .input_register_mode = "none";
defparam \q[14]~I .input_sync_reset = "none";
defparam \q[14]~I .oe_async_reset = "none";
defparam \q[14]~I .oe_power_up = "low";
defparam \q[14]~I .oe_register_mode = "none";
defparam \q[14]~I .oe_sync_reset = "none";
defparam \q[14]~I .operation_mode = "output";
defparam \q[14]~I .output_async_reset = "none";
defparam \q[14]~I .output_power_up = "low";
defparam \q[14]~I .output_register_mode = "none";
defparam \q[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \q[15]~I (
	.datain(\mux_inst|buswires [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(q[15]));
// synopsys translate_off
defparam \q[15]~I .input_async_reset = "none";
defparam \q[15]~I .input_power_up = "low";
defparam \q[15]~I .input_register_mode = "none";
defparam \q[15]~I .input_sync_reset = "none";
defparam \q[15]~I .oe_async_reset = "none";
defparam \q[15]~I .oe_power_up = "low";
defparam \q[15]~I .oe_register_mode = "none";
defparam \q[15]~I .oe_sync_reset = "none";
defparam \q[15]~I .operation_mode = "output";
defparam \q[15]~I .output_async_reset = "none";
defparam \q[15]~I .output_power_up = "low";
defparam \q[15]~I .output_register_mode = "none";
defparam \q[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
