Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_top_tb_behav xil_defaultlib.pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v" Line 1. Module pipeline_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/if_stage.v" Line 1. Module if_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/incr4.v" Line 2. Module incr4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/mux2to1.v" Line 3. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/inst_memory.v" Line 1. Module inst_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/if_id_reg.v" Line 1. Module if_id_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_stage.v" Line 1. Module id_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/reg_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/sign_extend.v" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_ex_reg.v" Line 1. Module id_ex_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/ex_stage.v" Line 1. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/alu_control_ex.v" Line 1. Module alu_control_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/mux2_ex.v" Line 1. Module mux2_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/alu_ex.v" Line 1. Module alu_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/mux2_ex.v" Line 1. Module mux2_ex(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/pipeline_top.v" Line 1. Module pipeline_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/if_stage.v" Line 1. Module if_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/pc_reg.v" Line 1. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/incr4.v" Line 2. Module incr4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/mux2to1.v" Line 3. Module mux2to1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/inst_memory.v" Line 1. Module inst_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/if_id_reg.v" Line 1. Module if_id_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_stage.v" Line 1. Module id_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/control_unit.v" Line 1. Module control_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/reg_file.v" Line 1. Module reg_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/sign_extend.v" Line 1. Module sign_extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Desktop/4203/IF STAGE/4300lab1a.srcs/sources_1/new/id_ex_reg.v" Line 1. Module id_ex_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/ex_stage.v" Line 1. Module ex_stage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/alu_control_ex.v" Line 1. Module alu_control_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/mux2_ex.v" Line 1. Module mux2_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/alu_ex.v" Line 1. Module alu_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/admin/Documents/GitHub/ECE-4300-Computer-Architecture-Implementing-a-Datapath-in-Verilog/IF + ID/4300lab1a.srcs/sources_1/new/mux2_ex.v" Line 1. Module mux2_ex(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.incr4
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.inst_memory
Compiling module xil_defaultlib.if_id_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.id_ex_reg
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.alu_control_ex
Compiling module xil_defaultlib.mux2_ex
Compiling module xil_defaultlib.alu_ex
Compiling module xil_defaultlib.mux2_ex(WIDTH=5)
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.pipeline_top
Compiling module xil_defaultlib.pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_top_tb_behav
