
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010131                       # Number of seconds simulated
sim_ticks                                 10130723934                       # Number of ticks simulated
final_tick                               536317708698                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 204318                       # Simulator instruction rate (inst/s)
host_op_rate                                   257207                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 255660                       # Simulator tick rate (ticks/s)
host_mem_usage                               67337156                       # Number of bytes of host memory used
host_seconds                                 39625.84                       # Real time elapsed on the host
sim_insts                                  8096262259                       # Number of instructions simulated
sim_ops                                   10192050191                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        94208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       105344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       106880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        93440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        95616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       154112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       260352                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1054976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           37120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       513536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            513536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          736                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          823                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          835                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          730                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          747                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1204                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2034                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8242                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4012                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4012                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       442219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9299237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       492758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10398467                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       480124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10550085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       492758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10651164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       442219                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9223428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       454854                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9438220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       429584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15212338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       429584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     25699249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               104136289                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       442219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       492758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       480124                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       492758                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       442219                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       454854                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       429584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       429584                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3664101                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50690948                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50690948                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50690948                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       442219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9299237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       492758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10398467                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       480124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10550085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       492758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10651164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       442219                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9223428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       454854                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9438220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       429584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15212338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       429584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     25699249                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              154827237                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus0.numCycles                24294303                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2210995                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1840675                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       201903                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       846551                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          807860                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          237693                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9431                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19216610                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12126040                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2210995                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1045553                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2527192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         564103                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        584790                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1194469                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       192856                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     22688933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.657047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.033379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20161741     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          154716      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          194945      0.86%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          309983      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          130594      0.58%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          168209      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          195219      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           89813      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1283713      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     22688933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091009                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.499131                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19103088                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       709530                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2514982                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1273                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        360058                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       336475                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14824690                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1632                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        360058                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19123035                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          62225                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       592486                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2496264                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        54861                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14732062                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          7876                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        38222                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     20570044                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     68506309                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     68506309                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17188036                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3381994                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3569                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1863                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           193697                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1383142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       721411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8235                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       164452                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14382042                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3585                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13787455                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        13724                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1763046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3610555                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     22688933                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.607673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.328251                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16847494     74.25%     74.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2662765     11.74%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1089412      4.80%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       611954      2.70%     93.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       827437      3.65%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       255023      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       249515      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       134613      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        10720      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     22688933                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          94491     78.82%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13057     10.89%     89.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12334     10.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11613419     84.23%     84.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       188407      1.37%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1265004      9.18%     94.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       718920      5.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13787455                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.567518                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             119882                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008695                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50397449                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16148759                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13426561                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13907337                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        10347                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       265800                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11190                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        360058                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          47431                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6051                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14385633                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        11394                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1383142                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       721411                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1864                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          5294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118540                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       232930                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13546959                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1244067                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240496                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1962885                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1915251                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            718818                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557619                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13426645                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13426561                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8045996                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         21614173                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.552663                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372256                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12322356                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2063337                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3445                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       203422                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22328875                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.551857                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372161                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17112280     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2644318     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       960022      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       478177      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       437160      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183346      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       181981      0.82%     98.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86521      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       245070      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22328875                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12322356                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1827560                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117339                       # Number of loads committed
system.switch_cpus0.commit.membars               1718                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1785946                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11094269                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254460                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       245070                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36469420                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29131466                       # The number of ROB writes
system.switch_cpus0.timesIdled                 293426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1605370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12322356                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.429430                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.429430                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411619                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411619                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60953111                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18759776                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13707535                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3442                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                24294303                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2015720                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1649069                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198694                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       823288                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          790854                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          208086                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9044                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19407468                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11275078                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2015720                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       998940                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2351378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         543905                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        385739                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1188917                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       198800                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     22487220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20135842     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          109015      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          173156      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          235546      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          242074      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          204888      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          114882      0.51%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          171680      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1100137      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     22487220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082971                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464104                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19211916                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       583231                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2347072                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2631                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        342369                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       331838                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          267                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13834148                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1568                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        342369                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19264433                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         123350                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       339821                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2297900                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       119344                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13828980                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         15752                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        52304                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19295882                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     64331084                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     64331084                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16697481                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2598394                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3380                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1737                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           361205                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1294984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       700860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8143                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       222826                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13811662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13107965                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1941                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1544230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3702204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           81                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     22487220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582907                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270902                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     16898723     75.15%     75.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2332225     10.37%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1171070      5.21%     90.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       854216      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       676450      3.01%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       276790      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       175114      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        90538      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12094      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     22487220                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2702     12.43%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8037     36.97%     49.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11001     50.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11024040     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195566      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1641      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1188175      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       698543      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13107965                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.539549                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              21740                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001659                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     48726831                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15359353                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12908212                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13129705                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26246                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       209923                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10576                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        342369                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          96964                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11537                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13815086                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          714                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1294984                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       700860                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111858                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226997                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12924561                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1117177                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       183404                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   31                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1815665                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1836050                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            698488                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.532000                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12908338                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12908212                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7410353                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19972932                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.531327                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371020                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9733960                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11978076                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1837025                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200958                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22144851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540897                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.383094                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17193973     77.64%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2472507     11.17%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       916482      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       438204      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       390958      1.77%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       213434      0.96%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171497      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        84359      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       263437      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22144851                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9733960                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11978076                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1775345                       # Number of memory references committed
system.switch_cpus1.commit.loads              1085061                       # Number of loads committed
system.switch_cpus1.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1727405                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10792045                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246723                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       263437                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35696437                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           27972595                       # The number of ROB writes
system.switch_cpus1.timesIdled                 295855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1807083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9733960                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11978076                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9733960                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.495829                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.495829                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400668                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400668                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        58168653                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17979520                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12823777                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3308                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                24294303                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2015278                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1648540                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       198735                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       822462                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          790007                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          207905                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9063                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19408303                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11270118                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2015278                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       997912                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2349871                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         543639                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        390371                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1188868                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       198911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     22490870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20140999     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          108946      0.48%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          173261      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          234779      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          241773      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          204494      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          114808      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          171749      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1100061      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     22490870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082953                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463900                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19213696                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       586921                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2345559                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2633                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        342060                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       331948                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      13828320                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1560                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        342060                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19265935                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         123953                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       343354                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2296624                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       118941                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      13823247                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         15760                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        52038                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     19287645                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     64304544                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     64304544                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16694335                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2593304                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3326                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1684                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           359845                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1294462                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       700681                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8121                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       280514                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          13805893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3337                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13105971                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1919                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1539209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3686167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     22490870                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.267434                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16858246     74.96%     74.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2385405     10.61%     85.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1187740      5.28%     90.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       838549      3.73%     94.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       667091      2.97%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       276375      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       175060      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        90392      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        12012      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     22490870                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2679     12.34%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          8050     37.07%     49.40% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10989     50.60%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11022683     84.10%     84.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       195432      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1641      0.01%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1187794      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       698421      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13105971                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.539467                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              21718                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001657                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     48726449                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15348511                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12905140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13127689                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        26162                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       209589                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10520                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        342060                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          97680                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11533                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     13809259                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1294462                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       700681                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1684                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       114879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       112354                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       227233                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     12921401                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1116709                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       184570                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1815068                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1836190                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            698359                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531870                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              12905256                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             12905140                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7408309                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         19968990                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.531200                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370991                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9732142                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11975842                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1833432                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       200999                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22148810                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.376100                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17161684     77.48%     77.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2508154     11.32%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       913623      4.12%     92.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       437356      1.97%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       413389      1.87%     96.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       214250      0.97%     97.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       157205      0.71%     98.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        84854      0.38%     98.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       258295      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22148810                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9732142                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11975842                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1775030                       # Number of memory references committed
system.switch_cpus2.commit.loads              1084869                       # Number of loads committed
system.switch_cpus2.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1727082                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10790043                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246680                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       258295                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35699711                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           27960636                       # The number of ROB writes
system.switch_cpus2.timesIdled                 295726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1803433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9732142                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11975842                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9732142                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.496296                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.496296                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.400594                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.400594                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        58152840                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       17976027                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12818354                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3306                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                24294303                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2016954                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1649775                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       198238                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       824144                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          790998                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          207976                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9007                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19404015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11278305                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2016954                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       998974                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2351306                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         542738                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        391706                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1188305                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       198316                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     22488951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20137645     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          108837      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          172767      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          234891      1.04%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          242100      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          205300      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          115666      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          171620      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1100125      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     22488951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.083022                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464237                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19208887                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       588850                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2346824                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2728                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        341661                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       332280                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13837274                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1552                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        341661                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19261460                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         125085                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       343417                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2297617                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       119708                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13831732                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         15880                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        52414                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19299421                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     64342624                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     64342624                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16707294                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2592084                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3409                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1763                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           361497                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1294328                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       701342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8200                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       260965                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13814755                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3422                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13112348                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1929                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1539550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3690746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     22488951                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.583057                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268882                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16869991     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2367171     10.53%     85.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1181658      5.25%     90.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       844562      3.76%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       671522      2.99%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       276853      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       174413      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90904      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11877      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     22488951                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2708     12.44%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          8053     37.01%     49.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11000     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11028182     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195557      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1642      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1187976      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       698991      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13112348                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.539729                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              21761                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     48737336                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15357794                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12914652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13134109                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        27074                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       208656                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10672                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        341661                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          98772                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11614                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13818206                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          273                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1294328                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       701342                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1766                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9837                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       114630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       226572                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12930796                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1117816                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       181551                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1816741                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1837275                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            698925                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.532256                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12914772                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12914652                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7411795                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19976926                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.531592                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371018                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9739663                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11985009                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1833200                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200506                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22147290                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541150                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.379093                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17170044     77.53%     77.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2496927     11.27%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       914669      4.13%     92.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       438286      1.98%     94.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       406237      1.83%     96.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       213734      0.97%     97.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       162128      0.73%     98.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        84620      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       260645      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22147290                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9739663                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11985009                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1776342                       # Number of memory references committed
system.switch_cpus3.commit.loads              1085672                       # Number of loads committed
system.switch_cpus3.commit.membars               1654                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1728376                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10798311                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246861                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       260645                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            35704776                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           27978120                       # The number of ROB writes
system.switch_cpus3.timesIdled                 295584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1805352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9739663                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11985009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9739663                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.494368                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.494368                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400903                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400903                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        58196861                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17987518                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12828153                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                24294303                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2211021                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1840899                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       202547                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       846382                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          807766                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          237424                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9425                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19212207                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12125586                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2211021                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1045190                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2527120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         566046                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        583513                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1194921                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       193561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     22684486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.657102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.033457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20157366     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          154832      0.68%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          195340      0.86%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          309829      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          130297      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          168107      0.74%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          195223      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           89980      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1283512      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     22684486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.091010                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.499112                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19098486                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       708397                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2514996                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1248                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        361357                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       336330                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14823296                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1647                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        361357                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19118377                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          62476                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       591321                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2496270                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        54681                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14731366                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          7756                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        38089                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20569158                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     68499952                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     68499952                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17171367                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3397785                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3538                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1833                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           193573                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1382877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       720674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8019                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       164386                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14378493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3554                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13781430                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        14043                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1770087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3624905                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     22684486                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.607527                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.328344                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16845909     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2662078     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1089279      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       610279      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       826482      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       254657      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       250624      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       134424      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10754      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     22684486                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          94481     78.78%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13096     10.92%     89.70% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12354     10.30%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11608743     84.23%     84.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       188260      1.37%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1703      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1264619      9.18%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       718105      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13781430                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.567270                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             119931                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008702                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50381320                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16152218                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13418651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13901361                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10081                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       266625                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11146                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        361357                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          47641                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6077                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14382052                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1382877                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       720674                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1835                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       118965                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       114503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       233468                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13538848                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1242771                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       242582                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1960772                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1913902                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            718001                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.557285                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13418741                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13418651                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8040199                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21603198                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.552337                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372176                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9990290                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12310382                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2071728                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       204056                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22323129                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.551463                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.371665                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17111051     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2642210     11.84%     88.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       959323      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       477813      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       436523      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       183123      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       181893      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        86522      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       244671      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22323129                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9990290                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12310382                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1825776                       # Number of memory references committed
system.switch_cpus4.commit.loads              1116248                       # Number of loads committed
system.switch_cpus4.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1784201                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11083485                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       254209                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       244671                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36460490                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29125598                       # The number of ROB writes
system.switch_cpus4.timesIdled                 293816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1609817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9990290                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12310382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9990290                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.431792                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.431792                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.411219                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.411219                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60914894                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18749447                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13705417                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3438                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                24294303                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2209535                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1839724                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       202473                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       846028                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          807604                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          237352                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9451                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19213584                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              12117988                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2209535                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1044956                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2525614                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         564893                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        586861                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1194752                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       193441                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22686633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.032709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20161019     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          154682      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          195083      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          309721      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          130401      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          168281      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          195095      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           89973      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1282378      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22686633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090949                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498800                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19100332                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       711310                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2513459                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1239                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        360291                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       336021                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14813482                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1612                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        360291                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19120257                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          61634                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       595173                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2494729                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        54545                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14721381                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7733                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        38023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20556613                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     68456216                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     68456216                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17174843                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3381767                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3534                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1829                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           193326                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1381244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       720411                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7898                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       164586                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14369484                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13777234                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        13880                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1760574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3597442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22686633                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607284                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327918                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     16848272     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2662753     11.74%     86.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1089108      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       610689      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       825838      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       254643      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       250343      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       134323      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        10664      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22686633                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          94467     78.81%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.81% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         13062     10.90%     89.71% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12336     10.29%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11605703     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       188271      1.37%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1704      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1263632      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       717924      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13777234                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567097                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             119865                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008700                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50374846                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16133690                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13415602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13897099                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        10033                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       264738                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10708                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        360291                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          46866                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         6074                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14373040                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        11224                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1381244                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       720411                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1830                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          5363                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118895                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       114352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233247                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13535539                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1242560                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       241695                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1960396                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1913424                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            717836                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557149                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13415685                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13415602                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8039351                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         21595554                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552212                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372269                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9992358                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12312995                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2060099                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       203978                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22326342                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551501                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371735                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17112994     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2643039     11.84%     88.49% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       959677      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       477697      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       436584      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       183212      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       181775      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        86447      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       244917      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22326342                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9992358                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12312995                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1826207                       # Number of memory references committed
system.switch_cpus5.commit.loads              1116504                       # Number of loads committed
system.switch_cpus5.commit.membars               1716                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1784597                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11085852                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       254276                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       244917                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36454441                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29106496                       # The number of ROB writes
system.switch_cpus5.timesIdled                 293637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1607670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9992358                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12312995                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9992358                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.431288                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.431288                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411305                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411305                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60902128                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18745675                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13697649                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3438                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24294303                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1987804                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1630159                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       196902                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       835317                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          776569                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          204339                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8922                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19031275                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11302111                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1987804                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       980908                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2485857                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         556575                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        539950                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1173437                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       195333                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     22413629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.968028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19927772     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          268262      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          312717      1.40%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          172124      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          195858      0.87%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          109284      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           74565      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          192115      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1160932      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     22413629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081822                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.465217                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18873476                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       701004                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2464580                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        20087                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        354480                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       322193                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2068                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13793893                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        10727                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        354480                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18904227                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         230094                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       385929                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2455121                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        83776                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13784943                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         20116                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        39744                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19166220                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     64187366                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64187366                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16372462                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2793742                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3630                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         2031                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           227408                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1316350                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       717074                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        18082                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       157629                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13763447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3639                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13015090                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        17226                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1705198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3934756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          421                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     22413629                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580677                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270171                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16927800     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2208545      9.85%     85.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1186238      5.29%     90.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       819115      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       716907      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       364545      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        89929      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        57603      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        42947      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     22413629                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3257     11.67%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.67% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         11812     42.31%     53.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12849     46.02%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10895046     83.71%     83.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       203217      1.56%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1595      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1203767      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       711465      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13015090                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.535726                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              27918                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002145                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     48488950                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15472420                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12797031                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13043008                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        32563                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       231087                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        14825                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          798                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        354480                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         185172                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        13138                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13767110                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         2916                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1316350                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       717074                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         2032                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9341                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       114002                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       110127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       224129                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12819707                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1130106                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       195380                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1841369                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1794450                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            711263                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.527684                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12797337                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12797031                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7608754                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19917129                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.526750                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382021                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9615643                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11797446                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1969824                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       197869                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22059149                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534810                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.353490                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17239045     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2235334     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       936168      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       563007      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       390052      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       252114      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       130972      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       105511      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       206946      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22059149                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9615643                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11797446                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1787512                       # Number of memory references committed
system.switch_cpus6.commit.loads              1085263                       # Number of loads committed
system.switch_cpus6.commit.membars               1606                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1688467                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10635903                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       240061                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       206946                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35619408                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           27889047                       # The number of ROB writes
system.switch_cpus6.timesIdled                 292836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1880674                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9615643                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11797446                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9615643                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.526540                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.526540                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.395798                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.395798                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        57838564                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17764851                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12877476                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3214                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                24294303                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1899350                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1713009                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       102341                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       845585                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          678088                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          104892                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4481                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20160985                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11961125                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1899350                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       782980                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2364095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         319079                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        398819                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1159596                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       102804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23138108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.935672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20774013     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           84079      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          172332      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           71654      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          392252      1.70%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          349486      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           68875      0.30%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          142019      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1083398      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23138108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078181                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.492343                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20052538                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       508734                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2355485                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7374                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        213972                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       167287                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14025959                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1424                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        213972                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20073547                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         339922                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       104010                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2342711                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        63941                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14017723                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         26108                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        23721                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          460                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     16467620                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66027235                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66027235                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     14587003                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1880611                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1640                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          836                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           165013                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3306246                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1672440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        15422                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        80888                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13988353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1644                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13454051                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         6949                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1079147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2565901                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23138108                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581467                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.379201                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18360947     79.35%     79.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1427904      6.17%     85.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1176350      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       505565      2.18%     92.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       643584      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       623368      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       354786      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        27972      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        17632      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23138108                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          34112     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        265598     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7682      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8443594     62.76%     62.76% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       117453      0.87%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          804      0.01%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3223984     23.96%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1668216     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13454051                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.553794                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             307392                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022848                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50360551                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15069495                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13338658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13761443                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24559                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       129300                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11452                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1192                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        213972                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         306158                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        16594                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13990005                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          192                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3306246                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1672440                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          836                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         11293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        59271                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        60156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       119427                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13359211                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3212957                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        94840                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             4880974                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1749389                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1668017                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549891                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13339202                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13338658                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7204779                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14194856                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.549045                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507563                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10825983                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12722118                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1269093                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       104379                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22924136                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.554966                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378637                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18313245     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1680124      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       789655      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       780690      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       212206      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       909765      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        67623      0.29%     99.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        49397      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       121431      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22924136                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10825983                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12722118                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4837926                       # Number of memory references committed
system.switch_cpus7.commit.loads              3176943                       # Number of loads committed
system.switch_cpus7.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1679605                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11313369                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       123178                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       121431                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36793890                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28196434                       # The number of ROB writes
system.switch_cpus7.timesIdled                 444533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1156195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10825983                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12722118                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10825983                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.244074                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.244074                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.445618                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.445618                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        66043289                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15498008                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       16699026                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1616                       # number of misc regfile writes
system.l2.replacements                           8240                       # number of replacements
system.l2.tagsinuse                      32763.888545                       # Cycle average of tags in use
system.l2.total_refs                          2115199                       # Total number of references to valid blocks.
system.l2.sampled_refs                          40997                       # Sample count of references to valid blocks.
system.l2.avg_refs                          51.593995                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           433.837987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     32.265802                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    358.321366                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     33.652906                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    411.224913                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     33.642640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    419.147421                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     34.038520                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    417.525238                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     31.698427                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    356.309777                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     32.671987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    363.097237                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     28.763123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    542.357171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     25.098787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    979.793668                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2584.285005                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3373.858243                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3373.834100                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3377.126047                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2631.356498                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2594.398414                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4324.119299                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           5971.463968                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013240                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000985                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.010935                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001027                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.012550                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001027                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.012791                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001039                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012742                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000967                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.010874                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000997                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.011081                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000878                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.016551                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000766                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.029901                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.078866                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.102962                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.102961                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.103062                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.080303                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.079175                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.131962                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.182235                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999875                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2894                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3065                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3053                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3052                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2886                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2856                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4042                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         5622                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   27486                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10009                       # number of Writeback hits
system.l2.Writeback_hits::total                 10009                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   123                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2910                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3071                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3070                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2903                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2871                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4057                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         5628                       # number of demand (read+write) hits
system.l2.demand_hits::total                    27609                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2910                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3083                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3071                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3070                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2903                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2871                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4057                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         5628                       # number of overall hits
system.l2.overall_hits::total                   27609                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          736                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          823                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          835                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          843                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          730                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          747                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         1202                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2034                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8240                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus6.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          736                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          823                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          835                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          843                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          730                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         1204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         2034                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8242                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          736                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          823                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          835                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          843                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          730                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          747                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         1204                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         2034                       # number of overall misses
system.l2.overall_misses::total                  8242                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5281287                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    111943034                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5847487                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    124275311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5780362                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    125048235                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6200642                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    127797205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5377362                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    111385729                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5409947                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    113585670                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5110580                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    180684319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5168223                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    306864225                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1245759618                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data       271668                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        271668                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5281287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    111943034                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5847487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    124275311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5780362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    125048235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6200642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    127797205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5377362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    111385729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5409947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    113585670                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5110580                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    180955987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5168223                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    306864225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1246031286                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5281287                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    111943034                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5847487                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    124275311                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5780362                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    125048235                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6200642                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    127797205                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5377362                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    111385729                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5409947                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    113585670                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5110580                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    180955987                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5168223                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    306864225                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1246031286                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         3630                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3895                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         5244                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         7656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               35726                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10009                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10009                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               125                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         3646                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3906                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3906                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3913                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3633                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3618                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         5261                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         7662                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35851                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         3646                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3906                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3906                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3913                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3633                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3618                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         5261                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         7662                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35851                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.202755                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.211677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.214763                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.216431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.201881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.207327                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.229214                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.265674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.230644                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016000                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.201865                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.210701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.213774                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.215436                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.200936                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.206468                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.228854                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.265466                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.229896                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.201865                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.210701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.213774                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.215436                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.200936                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.206468                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.228854                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.265466                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.229896                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150893.914286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152096.513587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149935.564103                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151002.808019                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 152114.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149758.365269                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 158990.820513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151598.107948                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153638.914286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152583.190411                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150276.305556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152055.783133                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150311.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150319.732945                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 152006.558824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150867.367257                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151184.419660                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data       135834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       135834                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150893.914286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152096.513587                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149935.564103                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151002.808019                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 152114.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149758.365269                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 158990.820513                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151598.107948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153638.914286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152583.190411                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150276.305556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152055.783133                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150311.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150295.670266                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 152006.558824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150867.367257                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151180.694734                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150893.914286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152096.513587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149935.564103                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151002.808019                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 152114.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149758.365269                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 158990.820513                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151598.107948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153638.914286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152583.190411                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150276.305556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152055.783133                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150311.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150295.670266                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 152006.558824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150867.367257                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151180.694734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4012                       # number of writebacks
system.l2.writebacks::total                      4012                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          736                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          823                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          835                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          843                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          730                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          747                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         1202                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2034                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8240                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          730                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         1204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         2034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         1204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         2034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8242                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3243616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     69073506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3576459                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     76333816                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3573254                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     76438269                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3934936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     78706587                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3342100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     68853020                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3316565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     70089097                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3127852                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    110663002                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3189283                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    188397961                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    765859323                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data       155098                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       155098                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3243616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     69073506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3576459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     76333816                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3573254                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     76438269                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3934936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     78706587                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3342100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     68853020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3316565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     70089097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3127852                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    110818100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3189283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    188397961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    766014421                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3243616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     69073506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3576459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     76333816                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3573254                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     76438269                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3934936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     78706587                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3342100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     68853020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3316565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     70089097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3127852                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    110818100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3189283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    188397961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    766014421                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.202755                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.211677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.214763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.216431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.201881                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.207327                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.229214                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.265674                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.230644                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016000                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.201865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.210701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.213774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.215436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.200936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.206468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.228854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.265466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.229896                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.201865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.210701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.213774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.215436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.200936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.206468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.228854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.265466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.229896                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92674.742857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93849.872283                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91704.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92750.687728                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        94033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91542.837126                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 100895.794872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93364.871886                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95488.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 94319.205479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92126.805556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93827.439090                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91995.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 92065.725458                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93802.441176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92624.366273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92944.092597                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data        77549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        77549                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92674.742857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93849.872283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91704.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92750.687728                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        94033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91542.837126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100895.794872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93364.871886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95488.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 94319.205479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92126.805556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93827.439090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91995.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 92041.611296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93802.441176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92624.366273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92940.356831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92674.742857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93849.872283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91704.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92750.687728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        94033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91542.837126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100895.794872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93364.871886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95488.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 94319.205479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92126.805556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93827.439090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91995.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 92041.611296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93802.441176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92624.366273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92940.356831                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               489.209517                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001202521                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2034964.473577                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.209517                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.054823                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.783990                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1194421                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1194421                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1194421                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1194421                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1194421                       # number of overall hits
system.cpu0.icache.overall_hits::total        1194421                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8188742                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8188742                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8188742                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8188742                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8188742                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8188742                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1194469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1194469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1194469                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1194469                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1194469                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1194469                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 170598.791667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 170598.791667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 170598.791667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 170598.791667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 170598.791667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 170598.791667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6399884                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6399884                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6399884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6399884                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6399884                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6399884                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172969.837838                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172969.837838                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172969.837838                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172969.837838                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172969.837838                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172969.837838                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3646                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               148429532                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3902                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              38039.347002                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.328265                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.671735                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.860657                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.139343                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       952920                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         952920                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706666                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706666                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1830                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1830                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1659586                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1659586                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1659586                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1659586                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9289                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9289                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           75                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         9364                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          9364                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         9364                       # number of overall misses
system.cpu0.dcache.overall_misses::total         9364                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    889553619                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    889553619                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6126498                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6126498                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    895680117                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    895680117                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    895680117                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    895680117                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       962209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       962209                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706741                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1830                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1721                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1668950                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1668950                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1668950                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1668950                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009654                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009654                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005611                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005611                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005611                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005611                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95764.196254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95764.196254                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81686.640000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81686.640000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95651.443507                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95651.443507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95651.443507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95651.443507                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          925                       # number of writebacks
system.cpu0.dcache.writebacks::total              925                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5659                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5659                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           59                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         5718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         5718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         5718                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         5718                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3630                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3630                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3646                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3646                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3646                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3646                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    310323107                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    310323107                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1145273                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1145273                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    311468380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    311468380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    311468380                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    311468380                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002185                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002185                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85488.459229                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85488.459229                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 71579.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 71579.562500                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85427.421832                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85427.421832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85427.421832                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85427.421832                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.623388                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998101337                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1930563.514507                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    35.623388                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057089                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818307                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1188866                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1188866                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1188866                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1188866                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1188866                       # number of overall hits
system.cpu1.icache.overall_hits::total        1188866                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8479292                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8479292                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8479292                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8479292                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8479292                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8479292                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1188917                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1188917                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1188917                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1188917                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1188917                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1188917                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 166260.627451                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 166260.627451                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 166260.627451                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 166260.627451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 166260.627451                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 166260.627451                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7006417                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7006417                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7006417                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7006417                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7006417                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7006417                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166819.452381                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166819.452381                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166819.452381                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166819.452381                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166819.452381                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166819.452381                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3906                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152133818                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4162                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36553.055742                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.119336                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.880664                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871560                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128440                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       817859                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         817859                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       686992                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        686992                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1715                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1715                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1654                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1654                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1504851                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1504851                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1504851                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1504851                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12512                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12512                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          108                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          108                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12620                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12620                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12620                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12620                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1339340024                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1339340024                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8886194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8886194                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1348226218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1348226218                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1348226218                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1348226218                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       830371                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       830371                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       687100                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       687100                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1715                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1654                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1517471                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1517471                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1517471                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1517471                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015068                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015068                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000157                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008316                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008316                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008316                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008316                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107044.439258                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107044.439258                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82279.574074                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82279.574074                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 106832.505388                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 106832.505388                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 106832.505388                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 106832.505388                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          858                       # number of writebacks
system.cpu1.dcache.writebacks::total              858                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8624                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8624                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8714                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8714                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3888                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3888                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3906                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3906                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    334069884                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    334069884                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1200989                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1200989                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    335270873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    335270873                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    335270873                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    335270873                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002574                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002574                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002574                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002574                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85923.324074                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85923.324074                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66721.611111                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66721.611111                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85834.836918                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85834.836918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85834.836918                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85834.836918                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               511.195839                       # Cycle average of tags in use
system.cpu2.icache.total_refs               998101289                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1934304.823643                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.195839                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058006                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.819224                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1188818                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1188818                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1188818                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1188818                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1188818                       # number of overall hits
system.cpu2.icache.overall_hits::total        1188818                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8347873                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8347873                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8347873                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8347873                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8347873                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8347873                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1188868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1188868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1188868                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1188868                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1188868                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1188868                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 166957.460000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 166957.460000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 166957.460000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 166957.460000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 166957.460000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 166957.460000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6952541                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6952541                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6952541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6952541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6952541                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6952541                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 169574.170732                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169574.170732                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 169574.170732                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169574.170732                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 169574.170732                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169574.170732                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3906                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               152133410                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4162                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36552.957713                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.117438                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.882562                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871552                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128448                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       817624                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         817624                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       686875                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        686875                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1660                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1660                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1653                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1653                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1504499                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1504499                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1504499                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1504499                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        12478                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        12478                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          103                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        12581                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         12581                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        12581                       # number of overall misses
system.cpu2.dcache.overall_misses::total        12581                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1336856873                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1336856873                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8386673                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8386673                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1345243546                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1345243546                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1345243546                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1345243546                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       830102                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       830102                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       686978                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       686978                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1660                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1517080                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1517080                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1517080                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1517080                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015032                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015032                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000150                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000150                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008293                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008293                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008293                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008293                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107137.111156                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107137.111156                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81424.009709                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81424.009709                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106926.599316                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106926.599316                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106926.599316                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106926.599316                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          859                       # number of writebacks
system.cpu2.dcache.writebacks::total              859                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8590                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8590                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8675                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8675                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8675                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8675                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3888                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3888                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3906                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3906                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3906                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3906                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    335027868                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    335027868                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1205620                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1205620                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    336233488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    336233488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    336233488                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    336233488                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004684                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002575                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002575                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 86169.719136                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86169.719136                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66978.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66978.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 86081.282130                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 86081.282130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 86081.282130                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 86081.282130                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.805550                       # Cycle average of tags in use
system.cpu3.icache.total_refs               998100728                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1934303.736434                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.805550                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057381                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818599                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1188257                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1188257                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1188257                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1188257                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1188257                       # number of overall hits
system.cpu3.icache.overall_hits::total        1188257                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8581898                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8581898                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8581898                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8581898                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8581898                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8581898                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1188305                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1188305                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1188305                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1188305                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1188305                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1188305                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 178789.541667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 178789.541667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 178789.541667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 178789.541667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 178789.541667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 178789.541667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7265738                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7265738                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7265738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7265738                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7265738                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7265738                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 177213.121951                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 177213.121951                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 177213.121951                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 177213.121951                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 177213.121951                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 177213.121951                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3913                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               152133855                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4169                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36491.689854                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.100250                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.899750                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871485                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128515                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       817482                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         817482                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       687377                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        687377                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1741                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1741                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1657                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1504859                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1504859                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1504859                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1504859                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12541                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12541                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12646                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12646                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12646                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12646                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1353117166                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1353117166                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8650071                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8650071                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1361767237                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1361767237                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1361767237                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1361767237                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       830023                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       830023                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       687482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       687482                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1517505                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1517505                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1517505                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1517505                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015109                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015109                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000153                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000153                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008333                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008333                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008333                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008333                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 107895.476118                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107895.476118                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 82381.628571                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 82381.628571                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 107683.634114                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 107683.634114                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 107683.634114                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 107683.634114                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          852                       # number of writebacks
system.cpu3.dcache.writebacks::total              852                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8646                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8646                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           87                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8733                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8733                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8733                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8733                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3895                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3895                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3913                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3913                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3913                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3913                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    337545320                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    337545320                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1184445                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1184445                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    338729765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    338729765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    338729765                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    338729765                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004693                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004693                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002579                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002579                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002579                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002579                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 86661.186136                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86661.186136                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65802.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65802.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 86565.235114                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86565.235114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 86565.235114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86565.235114                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               488.642193                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1001202972                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2034965.390244                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.642193                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.053914                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.783080                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1194872                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1194872                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1194872                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1194872                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1194872                       # number of overall hits
system.cpu4.icache.overall_hits::total        1194872                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           49                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           49                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           49                       # number of overall misses
system.cpu4.icache.overall_misses::total           49                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7969179                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7969179                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7969179                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7969179                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7969179                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7969179                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1194921                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1194921                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1194921                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1194921                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1194921                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1194921                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 162636.306122                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 162636.306122                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 162636.306122                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 162636.306122                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 162636.306122                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 162636.306122                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6277645                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6277645                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6277645                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6277645                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6277645                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6277645                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 169666.081081                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 169666.081081                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 169666.081081                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 169666.081081                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 169666.081081                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 169666.081081                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3633                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148428120                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  3889                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              38166.140396                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   220.279733                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    35.720267                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.860468                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.139532                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       952233                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         952233                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       705974                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        705974                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1799                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1799                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1719                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1719                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1658207                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1658207                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1658207                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1658207                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9230                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9230                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           78                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9308                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9308                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9308                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9308                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    886097114                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    886097114                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6543407                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6543407                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    892640521                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    892640521                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    892640521                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    892640521                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       961463                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       961463                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       706052                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       706052                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1719                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1719                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1667515                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1667515                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1667515                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1667515                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009600                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009600                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000110                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000110                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005582                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005582                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 96001.854171                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 96001.854171                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83889.833333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83889.833333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 95900.356790                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 95900.356790                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 95900.356790                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 95900.356790                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          898                       # number of writebacks
system.cpu4.dcache.writebacks::total              898                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         5614                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         5614                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           61                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           61                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         5675                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5675                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         5675                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5675                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3616                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3616                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3633                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3633                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3633                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3633                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    309226147                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    309226147                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1251191                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1251191                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    310477338                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    310477338                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    310477338                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    310477338                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002179                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002179                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002179                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002179                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 85516.080476                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 85516.080476                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 73599.470588                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 73599.470588                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 85460.318745                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 85460.318745                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 85460.318745                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 85460.318745                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               489.615767                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001202802                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2030837.326572                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.615767                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055474                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.784641                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1194702                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1194702                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1194702                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1194702                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1194702                       # number of overall hits
system.cpu5.icache.overall_hits::total        1194702                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8086964                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8086964                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8086964                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8086964                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8086964                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8086964                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1194752                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1194752                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1194752                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1194752                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1194752                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1194752                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 161739.280000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 161739.280000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 161739.280000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 161739.280000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 161739.280000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 161739.280000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6284279                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6284279                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6284279                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6284279                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6284279                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6284279                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165375.763158                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165375.763158                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165375.763158                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165375.763158                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165375.763158                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165375.763158                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3618                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               148428140                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3874                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              38313.923593                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   220.286373                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    35.713627                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.860494                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.139506                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       952073                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         952073                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       706156                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        706156                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1797                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1797                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1719                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1719                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1658229                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1658229                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1658229                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1658229                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         9178                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         9178                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           70                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         9248                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          9248                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         9248                       # number of overall misses
system.cpu5.dcache.overall_misses::total         9248                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    882619575                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    882619575                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      5938122                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      5938122                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    888557697                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    888557697                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    888557697                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    888557697                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       961251                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       961251                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       706226                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       706226                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1719                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1719                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1667477                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1667477                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1667477                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1667477                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009548                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009548                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000099                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005546                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005546                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005546                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005546                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 96166.874591                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 96166.874591                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84830.314286                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84830.314286                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 96081.065852                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 96081.065852                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 96081.065852                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 96081.065852                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        13560                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets        13560                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          885                       # number of writebacks
system.cpu5.dcache.writebacks::total              885                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5575                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5575                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           55                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5630                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5630                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5630                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5630                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3603                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3603                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3618                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3618                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3618                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3618                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    308869789                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    308869789                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1095807                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1095807                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    309965596                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    309965596                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    309965596                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    309965596                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002170                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002170                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002170                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002170                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 85725.725507                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 85725.725507                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 73053.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 73053.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 85673.188502                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 85673.188502                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 85673.188502                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 85673.188502                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               511.683200                       # Cycle average of tags in use
system.cpu6.icache.total_refs               999393140                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1933062.166344                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    29.683200                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.047569                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.820005                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1173395                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1173395                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1173395                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1173395                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1173395                       # number of overall hits
system.cpu6.icache.overall_hits::total        1173395                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           42                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           42                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           42                       # number of overall misses
system.cpu6.icache.overall_misses::total           42                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6564208                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6564208                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6564208                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6564208                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6564208                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6564208                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1173437                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1173437                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1173437                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1173437                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1173437                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1173437                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 156290.666667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 156290.666667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 156290.666667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 156290.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 156290.666667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 156290.666667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5618282                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5618282                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5618282                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5618282                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5618282                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5618282                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 160522.342857                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 160522.342857                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 160522.342857                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 160522.342857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 160522.342857                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 160522.342857                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5261                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158033497                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  5517                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              28644.824542                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   223.618548                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    32.381452                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.873510                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.126490                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       825440                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         825440                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       698394                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        698394                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1678                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1678                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1607                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1607                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1523834                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1523834                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1523834                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1523834                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18099                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18099                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          418                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          418                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18517                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18517                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18517                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18517                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2032690043                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2032690043                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     48314585                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     48314585                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2081004628                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2081004628                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2081004628                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2081004628                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       843539                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       843539                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       698812                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       698812                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1607                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1542351                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1542351                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1542351                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1542351                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021456                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021456                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000598                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000598                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012006                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012006                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012006                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012006                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112309.522239                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112309.522239                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 115585.131579                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 115585.131579                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112383.465356                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112383.465356                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112383.465356                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112383.465356                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2144                       # number of writebacks
system.cpu6.dcache.writebacks::total             2144                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        12855                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        12855                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          401                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          401                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        13256                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        13256                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        13256                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        13256                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5244                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5244                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5261                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5261                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5261                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5261                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    459120350                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    459120350                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1254923                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1254923                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    460375273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    460375273                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    460375273                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    460375273                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006217                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006217                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003411                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003411                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003411                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003411                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87551.554157                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87551.554157                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        73819                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        73819                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87507.179814                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87507.179814                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87507.179814                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87507.179814                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               567.459464                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1028874872                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1780060.332180                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    25.737702                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.721762                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.041246                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868144                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.909390                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1159551                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1159551                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1159551                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1159551                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1159551                       # number of overall hits
system.cpu7.icache.overall_hits::total        1159551                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7185327                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7185327                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7185327                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7185327                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7185327                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7185327                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1159596                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1159596                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1159596                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1159596                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1159596                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1159596                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000039                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 159673.933333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 159673.933333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 159673.933333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 159673.933333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 159673.933333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 159673.933333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5625494                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5625494                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5625494                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5625494                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5625494                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5625494                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 160728.400000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 160728.400000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 160728.400000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 160728.400000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 160728.400000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 160728.400000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  7662                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               405428879                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  7918                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              51203.445188                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.070162                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.929838                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433868                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566132                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3032742                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3032742                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1659327                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1659327                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          812                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          812                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          808                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          808                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4692069                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4692069                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4692069                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4692069                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        26641                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        26641                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           19                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        26660                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         26660                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        26660                       # number of overall misses
system.cpu7.dcache.overall_misses::total        26660                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   2750252761                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   2750252761                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1579697                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1579697                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2751832458                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2751832458                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2751832458                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2751832458                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3059383                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3059383                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1659346                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1659346                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          808                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4718729                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4718729                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4718729                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4718729                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008708                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008708                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000011                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005650                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005650                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005650                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005650                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 103233.841110                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 103233.841110                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83141.947368                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83141.947368                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 103219.522056                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 103219.522056                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 103219.522056                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 103219.522056                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2588                       # number of writebacks
system.cpu7.dcache.writebacks::total             2588                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        18985                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        18985                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        18998                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        18998                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        18998                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        18998                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         7656                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         7656                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         7662                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         7662                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         7662                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         7662                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    714968910                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    714968910                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       421266                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       421266                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    715390176                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    715390176                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    715390176                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    715390176                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002502                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001624                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001624                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001624                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001624                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93386.743730                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 93386.743730                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        70211                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        70211                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 93368.595145                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 93368.595145                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 93368.595145                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 93368.595145                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
