setting auto_restore_mw_cel_lib_setup true
icc2_shell> gui_show
Error: ambiguous command 'gui_show' matched 2 commands:
        (gui_show_man_page, gui_show_map) (CMD-006)
icc2_shell> fs
setting top_design to: 
fifo1_sram
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
set hack_lef_dir /u/bcruik2/hacked_lefs
/u/bcruik2/hacked_lefs
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sram.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32rvt_"
saed32rvt_
set tech_lef ${hack_lef_dir}/tech.lef 
/u/bcruik2/hacked_lefs/tech.lef
# set tech_lef ../../cadence_cap_tech/tech.lef
set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
/u/bcruik2/hacked_lefs /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
#set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_rvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram/lef $lib_dir/io_std/lef $lib_dir/pll/lef ]
set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef"
saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/routh/ECE510-2024-SPRING/lab1-vishwasreer/
set FCL 0
0
set split_constraints 0
0
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $ndm_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $i/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/../tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/../tech/milkyway/
set tlu_dir "$lib_dir/../tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/../tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  \
#                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  \
#                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/fifo1_sram.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{fifo1_sram_lib}
create_block ${top_design}
Information: Creating block 'fifo1_sram.design' in library 'fifo1_sram_lib'. (DES-013)
{fifo1_sram_lib:fifo1_sram.design}
open_block ${top_design}
Information: The command 'open_block' cleared the undo history. (UNDO-016)
Information: Incrementing open_count of block 'fifo1_sram_lib:fifo1_sram.design' to 2. (DES-021)
{fifo1_sram_lib:fifo1_sram.design}
#import_designs $verilog_file \
#       -format verilog \
#       -cel $top_design \
#       -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/u/routh/ECE510-2024-SPRING/lab1-vishwasreer/syn/outputs/fifo1_sram.dct.vg'
Number of modules read: 6
Top level ports: 25
Total ports in all modules: 205
Total nets in all modules: 805
Total instances in all modules: 472
Elapsed = 00:00:00.02, CPU = 00:00:00.02
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] && (($synopsys_program_name == "icc2_shell") || $synopsys_program_name == "fc_shell" ) } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
 Creating ICC2 MCMM 
Using libraries: fifo1_sram_lib saed32rvt_c saed32hvt_c saed32sram_c saed32io_wb_5v
Linking block fifo1_sram_lib:fifo1_sram.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'fifo1_sram' was successfully linked.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Warning: use early spec Cmax for late which is not specified
Warning: use late spec Cmax for early which spec is not specified. 
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
set wclk_period 2.0
2.0
set rclk_period 2.0
2.0
set wclk2x_period [ expr $wclk_period / 2 ]
1.0
create_clock -name "wclk" -period $wclk_period  wclk
{wclk}
set_clock_uncertainty -setup 0.025 wclk
1
set_clock_uncertainty -hold 0.025 wclk
1
set_clock_latency 0.23 wclk
1
set_clock_transition 0.025 wclk
1
create_clock -name "rclk" -period $rclk_period rclk
{rclk}
set_clock_uncertainty -setup 0.025 rclk
1
set_clock_uncertainty -hold 0.025 rclk
1
set_clock_latency 0.23 rclk
1
set_clock_transition 0.025 rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
{wclk2x}
set_clock_uncertainty -setup 0.025 wclk2x
1
set_clock_uncertainty -hold 0.025 wclk2x
1
set_clock_latency 0.23 wclk2x
1
set_clock_transition 0.025 wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
Information: Timer using 1 threads
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
# set_load
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
set_input_delay 0.1 wdata_in* -clock wclk
1
set_output_delay -0.5 rdata* -clock rclk
1
Removing existing floorplan objects
Creating core...
Core utilization ratio = 21.27%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
######PLACE
if { [info exists synopsys_program_name ] } { 
    set_app_option -name place.coarse.continue_on_missing_scandef -value true

    #set enable_recovery_removal_arcs true
    set_app_option -name time.disable_recovery_removal_checks -value false
    #set timing_enable_multiple_clocks_per_reg true
    #set timing_remove_clock_reconvergence_pessimism true
    set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

    #set physopt_enable_via_res_support true
    #set physopt_hard_keepout_distance 5
    #set_preferred_routing_direction -direction vertical -l {M2 M4}
    #set_preferred_routing_direction -direction horizontal -l {M3 M5}
    set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


    # To optimize DW components (I think only adders right now??) - default is false
    #set physopt_dw_opto true

    #set_ahfs_options -remove_effort high
    #set_buffer_opt_strategy -effort medium

    # Dont use delay buffers
    #set_dont_use [get_lib_cells */DELLN* ]
    set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

    #FIXME
    #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
    set_app_options -name compile.flow.trial_clock_tree -value false
    set_app_options -name place_opt.flow.trial_clock_tree -value false
    set_app_options -name compile.flow.enable_ccd -value false
    set_app_options -name place_opt.flow.enable_ccd -value false
    set_app_options -name clock_opt.flow.enable_ccd -value false
    set_app_options -name route_opt.flow.enable_ccd -value false
    set_app_options -name ccd.max_postpone -value 0
    set_app_options -name ccd.max_prepone -value 0

    ###########################  CTS Related
    create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
    set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    # Set other cts app_options?  Bufs vs Inverters, certain drive strengths.  

    # Allow delay buffers just for hold fixing
    #set_prefer -min [get_lib_cells */DELLN*HVT ]
    #set_fix_hold_options -preferred_buffer
    # fix hold on all clocks
    #set_fix_hold [all_clocks]
    # If design blows up, try turning hold fixing off. 
    # -optimize_dft is good if scan is inserted.
    # Sometimes better to separate CTS and setup/hold so any hold concerns can be seen before hold fixing.
    # Can look in the log at the beginning of clock_opt hold fixing to see if there was a large hold problem to fix.
    # set_app_option -name clock_opt.flow.skip_hold -value true

    ########################## Route related
    set_app_option -name route_opt.flow.xtalk_reduction -value true
    set_app_option -name time.si_enable_analysis -value true

    if { $top_design == "ORCA_TOP" } {
      create_voltage_area  -region {{580 0} {1000 400}} -power_domains PD_RISC_CORE
    }
} else {

    # Try reducing the search and repair iterations for now.
    if [is_common_ui_mode ] { set_db route_design_detail_end_iteration 10
    } else { setNanoRouteMode -drouteEndIteration 10  }
}
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Information: The command 'set_ignored_layers' cleared the undo history. (UNDO-016)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
if { [ sizeof_coll [ get_cell -quiet io_* ] ] == 0 } {
 source -echo -verbose ../scripts/add_ios.tcl
}
# Move this outside the if statement, and make it configurable through a variable?
create_io_ring -name outer_ring -corner_height 300
{outer_ring}
get_io_guides
{outer_ring.left outer_ring.bottom outer_ring.right outer_ring.top}
create_net -power VDD
{VDD}
# Maybe try non-power net so that it doesn't complain about multiple powers defined and no UPF?
#create_net -power VDDIO
create_net -ground VSS
{VSS}
#create_net -ground VSSIO
add_to_io_guide outer_ring.left [get_cells -phys { io_l_*  } ]
1
add_to_io_guide outer_ring.right [get_cells -phys { io_r_*  } ]
1
add_to_io_guide outer_ring.bottom [get_cells -phys { io_b_*  } ]
1
add_to_io_guide outer_ring.top [get_cells -phys { io_t_*  } ]
1
set_power_io_constraints -io_guide_object [get_io_guide { *.left *.right} ] { {reference:VDD_EW} {prefix:VDD} {ratio:5} {connect: {VDD VDD } { VSS VSS} }  }
Information: The command 'set_power_io_constraints' cleared the undo history. (UNDO-016)
Warning: some pins remain dangling for power constraints. (DPUI-838)
Power IO constraints set successfully
1
set_power_io_constraints -io_guide_object [get_io_guide { *.top *.bottom} ] { {reference:VDD_NS} {prefix:VDD} {ratio:5} {connect:  {VDD VDD } { VSS VSS} }  }
Warning: some pins remain dangling for power constraints. (DPUI-838)
Power IO constraints set successfully
1
remove_cell { io_s* io_n* io_w* io_e*}
Warning: Nothing implicitly matched 'io_s*' (SEL-003)
Warning: Nothing implicitly matched 'io_n*' (SEL-003)
Warning: Nothing implicitly matched 'io_w*' (SEL-003)
Warning: Nothing implicitly matched 'io_e*' (SEL-003)
Error: Nothing matched for objects (SEL-005)
0
#       create_io_filler_cells -prefix filler_ -reference_cells [ list [ list [ get_attribute [get_lib_cells */FILLER?* ] name ] ] ]
# Library does not have the corner cell of design_type corner.  Try changing it and retry the create_io_corner
set_app_option -name design.enable_lib_cell_editing -value mutable
design.enable_lib_cell_editing mutable
set_attribute [ get_lib_cell */CAPCORNER ] design_type corner
{saed32io_wb_5v/CAPCORNER}
#       create_io_corner_cell   -reference_cell CAPCORNER {outer_ring.left outer_ring.bottom}
place_io -io_guide [get_io_guides * ]
Information: Starting 'place_io' (FLW-8000)
Information: Time: 2024-04-09 21:19:39 / Session:  00:03:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 485 MB (FLW-8100)
Information: The command 'place_io' cleared the undo history. (UNDO-016)
Error: power constraints of IO guide outer_ring.left cannot be satisfied. (DPUI-035)
Error: power constraints of IO guide outer_ring.bottom cannot be satisfied. (DPUI-035)
Error: power constraints of IO guide outer_ring.right cannot be satisfied. (DPUI-035)
Overall runtime for IO placement: 0.011u 0.000s 0:00.01e 99.8%
Information: Ending   'place_io' (FLW-8001)
Information: Time: 2024-04-09 21:19:39 / Session:  00:03:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 485 MB (FLW-8100)
1
check_io_placement -io_guides [ get_io_guides * ]
------------------------- Start of Overlap Check --------------------------
-------------------------- End of Overlap Check ---------------------------

--------------------- Start of Bump Assignment Check ----------------------
---------------------- End of Bump Assignment Check -----------------------

----------------- Start of Pad to Guide Assignment Check ------------------
------------------ End of Pad to Guide Assignment Check -------------------

------------------ Start of Signal I/O constraints Check ------------------
------------------- End of Signal I/O constraints Check -------------------

------------------ Start of Power I/O Constraints Check -------------------
------------------- End of Power I/O Constraints Check --------------------

---------------------- Start of Unplaced Pads Check -----------------------
----------------------- End of Unplaced Pads Check ------------------------

------------------------- Start of Pad Flip Check -------------------------
-------------------------- End of Pad Flip Check --------------------------

--------------------------- Start of Gap Check ----------------------------
 Cell io_b_rclk and cell io_b_rinc have a gap between them. 
 Cell io_b_rinc and cell io_b_rrst_n have a gap between them. 
 Cell io_b_rrst_n and cell io_b_wclk have a gap between them. 
 Cell io_b_wclk and cell io_b_wclk2x have a gap between them. 
 Cell io_b_wclk2x and cell io_b_winc have a gap between them. 
 Cell io_b_winc and cell io_b_wrst_n have a gap between them. 
 Cell io_l_rdata_0_ and cell io_l_rdata_1_ have a gap between them. 
 Cell io_l_rdata_1_ and cell io_l_rdata_2_ have a gap between them. 
 Cell io_l_rdata_2_ and cell io_l_rdata_3_ have a gap between them. 
 Cell io_l_rdata_3_ and cell io_l_rdata_4_ have a gap between them. 
 ...
 Total 25 cells have gap violation.
---------------------------- End of Gap Check -----------------------------

------------------------ Start of Min Pitch Check -------------------------
------------------------- End of Min Pitch Check --------------------------

{io_l_rdata_7_ io_l_rdata_6_ io_l_rdata_5_ io_l_rdata_4_ io_l_rdata_3_ io_l_rdata_2_ io_l_rdata_1_ io_l_rdata_0_ io_r_wdata_in_7_ io_r_wdata_in_6_ io_r_wdata_in_5_ io_r_wdata_in_4_ io_r_wdata_in_3_ io_r_wdata_in_2_ io_r_wdata_in_1_ io_r_wdata_in_0_ io_t_rempty io_t_wfull io_b_rrst_n io_b_rclk io_b_rinc io_b_wrst_n io_b_wclk2x io_b_wclk io_b_winc}
# done inside add_ios.tcl right now
#create_cell sram_example SRAM1RW64x8
set_attribute -objects [ get_cells -phys io_*  ] -name physical_status -value fixed
{io_b_rclk io_b_rinc io_b_rrst_n io_b_wclk io_b_wclk2x io_b_winc io_b_wrst_n io_l_rdata_0_ io_l_rdata_1_ io_l_rdata_2_ io_l_rdata_3_ io_l_rdata_4_ io_l_rdata_5_ io_l_rdata_6_ io_l_rdata_7_ io_r_wdata_in_0_ io_r_wdata_in_1_ io_r_wdata_in_2_ io_r_wdata_in_3_ io_r_wdata_in_4_ io_r_wdata_in_5_ io_r_wdata_in_6_ io_r_wdata_in_7_ io_t_rempty io_t_wfull}
{io_b_rclk io_b_rinc io_b_rrst_n io_b_wclk io_b_wclk2x io_b_winc io_b_wrst_n io_l_rdata_0_ io_l_rdata_1_ io_l_rdata_2_ io_l_rdata_3_ io_l_rdata_4_ io_l_rdata_5_ io_l_rdata_6_ io_l_rdata_7_ io_r_wdata_in_0_ io_r_wdata_in_1_ io_r_wdata_in_2_ io_r_wdata_in_3_ io_r_wdata_in_4_ io_r_wdata_in_5_ io_r_wdata_in_6_ io_r_wdata_in_7_ io_t_rempty io_t_wfull}
#derive_pg_connection -tie
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : fifo1_sram
Version: V-2023.12
Date   : Tue Apr  9 21:19:39 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/492
Ground net VSS                0/492
--------------------------------------------------------------------------------
Information: connections of 984 power/ground pin(s) are created or changed.
1
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/u/routh/ECE510-2024-SPRING/lab1-vishwasreer/apr/outputs/fifo1_sram.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 33/33
PINS                           : 27/27
BLOCKAGES                      : 8/8
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{fifomem/genblk1_0__U fifomem/genblk1_1__U fifomem/genblk1_2__U fifomem/genblk1_3__U fifomem/genblk1_4__U fifomem/genblk1_5__U fifomem/genblk1_6__U fifomem/genblk1_7__U}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-04-09 21:19:39 / Session:  00:03:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 485 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.01s 00:00:00.02e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 0
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 0
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.04u 00:00:00.01s 00:00:00.06e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2024-04-09 21:19:39 / Session:  00:03:22 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 495 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}   \
    {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 8
Number of Pads: 25
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 216 wires for strategy mesh_strat.
Number of threads: 1
Number of partitions: 7
Direction of partitions: vertical
Number of wires: 72
Checking DRC for 72 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Number of threads: 1
Number of partitions: 14
Direction of partitions: horizontal
Number of wires: 144
Checking DRC for 144 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 216 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 205 wires for strategy lmesh_strat.
Number of threads: 1
Number of partitions: 7
Direction of partitions: vertical
Number of wires: 205
Checking DRC for 205 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 210 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 5184
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5184 stacked vias for strategy mesh_strat.
Number of threads: 1
Number of partitions: 14
Direction of partitions: horizontal
Number of vias: 5184
Checking DRC for 5184 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 3.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 1
Number of partitions: 32
Direction of partitions: horizontal
Number of wires: 662
Checking DRC for 662 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 665 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 24004 stacked vias.
Number of threads: 1
Number of partitions: 31
Direction of partitions: horizontal
Number of vias: 24004
Checking DRC for 24004 stacked vias:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
9734 regular vias are not fixed
Via DRC checking runtime 150.00 seconds.
via connection runtime: 150 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 5184 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 14270 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Found 2864 dangling/floating vias.
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 5184 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 11406 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 1.00 seconds.
Committed 1091 wires.
Committed 33142 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 158 seconds.
Successfully compiled PG.
Overall runtime: 158 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Warning: Detected use of obsolete/unsupported feature.  The following
                will not be available in a future release of the application:
                compile_boundary_cells. Use compile_targeted_boundary_cells instead (CMD-100)
Using AL to insert boundary cells
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.
Information: Starting boundary cell insertion into fifo1_sram using site master "unit". (CHF-200)
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
Information: Total 669 left cells inserted successfully into fifo1_sram. (CHF-100)
Information: Total 669 right cells inserted successfully into fifo1_sram. (CHF-100)
Information: Total 1338 boundary cells inserted successfully into fifo1_sram. (CHF-100)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604 \
 -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Tue Apr  9 21:22:20 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
DIEAREA                        : 1
ROW                            : 346
TRACKS                         : 20
VIAS                           : 34
COMPONENTS                     : 33
PINS                           : 27
BLOCKAGES                      : 8
SPECIALNETS                    : 2
NETS                           : 605
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Tue Apr  9 21:22:20 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
DIEAREA                        : 1
COMPONENTS                     : 33
PINS                           : 27
BLOCKAGES                      : 8
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/u/routh/ECE510-2024-SPRING/lab1-vishwasreer/apr/outputs/fifo1_sram.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 33/33
PINS                           : 27/27
BLOCKAGES                      : 8/8
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2024-04-09 21:22:20 / Session:  00:06:03 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 513 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: Corner slow:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 33 cells affected for early, 33 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077595 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.091373 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2024-04-09 21:22:24 / Session:  00:06:07 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 727 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-04-09 21:22:24 / Session:  00:06:07 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 727 MB (FLW-8100)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 539, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 152. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ORB: Nominal = 0.0729227  Design MT = inf  Target = 0.3204193 (4.394 nominal)  MaxRC = 0.221864
ORB: Fast Target = 0.103694 ( 1.422 nominal )
ORB: stageDelay=0.21283, stageLength=8199998
nplLib: default vr hor dist = 1639
nplLib: default vr ver dist = 1639
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: embedded eLpp will optimize for scenario func_slow
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
3.13062% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 5.29431e+07
Total net wire length: 1.69114e+09
****** eLpp weights (no caps)
Number of nets: 539, of which 533 non-clock nets
Number of nets with 0 toggle rate: 201
Max toggle rate = 2, average toggle rate = 0.0387399
Max non-clock toggle rate = 0.236491
eLpp weight range = (0, 51.6264)
*** 80 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 539
Amt power = 0.1
Non-default weight range: (0.9, 10.0626)
Information: Automatic repeater spreading is enabled.
Restructuring in 6 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'slow' for buffer aware analysis.
DTDP placement: scenario=func_slow
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 72 sequential cells for slack balancing.
coarse place 8% done.
coarse place 15% done.
coarse place 23% done.
coarse place 31% done.
coarse place 38% done.
coarse place 46% done.
coarse place 54% done.
coarse place 62% done.
coarse place 69% done.
coarse place 77% done.
coarse place 85% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.87839e+08
Information: Extraction observers are detached as design net change threshold is reached.
Stored 8 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
START_CMD: optimize_dft        CPU:    236 s ( 0.07 hr) ELAPSE:    383 s ( 0.11 hr) MEM-PEAK:   868 Mb Tue Apr  9 21:22:40 2024
END_CMD: optimize_dft          CPU:    236 s ( 0.07 hr) ELAPSE:    383 s ( 0.11 hr) MEM-PEAK:   868 Mb Tue Apr  9 21:22:40 2024
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-04-09 21:22:40 / Session:  00:06:23 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 869 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2024-04-09 21:22:40 / Session:  00:06:23 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 869 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2024-04-09 21:22:40 / Session:  00:06:23 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 869 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-04-09 21:22:40 / Session:  00:06:23 / Command:  00:00:19 / CPU:  00:00:19 / Memory: 869 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 539, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 539, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 152. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x9d7ae1c0): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x9d7ae1c0): 2500
Total 0.0300 seconds to load 1772 cell instances into cellmap, 434 cells are off site row
Moveable cells: 434; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.6285, cell height 1.6720, cell area 4.3948 for total 434 placed and application fixed cells
Information: Current block utilization is '0.00720', effective utilization is '0.01366'. (OPT-055)

    Scenario func_slow  WNS = 2.007356, TNS = 29.094538, NVP = 44

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:23     2.007    29.095 3.730e+05     7.250   512.684       139        70         0     0.000       868 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 15 nets gobbled, 0 gates (0 seq) simplified
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 2.007356, TNS = 29.094538, NVP = 44

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:31     2.007    29.095 3.730e+05     7.250   512.684       139        70         0     0.000      1050 

min assign layer = MRDL
Corner Scaling is off, multiplier is 1.000000

    Scenario func_slow  WNS = 2.007356, TNS = 29.094538, NVP = 44
    Scenario func_slow  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:06:31     2.007    29.095 3.730e+05     7.250   512.684       139        70         0     0.000      1060     0.305

Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ORB: Nominal = 0.0729227  Design MT = inf  Target = 0.3204193 (4.394 nominal)  MaxRC = 0.221864
ORB: Fast Target = 0.103694 ( 1.422 nominal )
ORB: stageDelay=0.21283, stageLength=8199998
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M2
WINFO: 539 None; 0 M2; 0 Total
Running clock data isolation flow.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 30 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1877.835938)

Processing Buffer Trees  (ROI) ... 

    [3]  10% ...
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [24]  80% ...
    [27]  90% ...
    [30] 100% ...
    [30] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           15           24
  Inverters:            4            7
------------ ------------ ------------
      Total:           19           31
------------ ------------ ------------

Number of Drivers Sized: 11 [36.67%]

                      P: 8 [26.67%]
                      N: 3 [10.00%]

WINFO: 551 None; 0 M2; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.78 sec ELAPSE 0 hr : 0 min : 0.79 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1099584 K / inuse 1081280 K
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 551, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 551, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 152. (TIM-112)

    Scenario func_slow  WNS = 1.994500, TNS = 21.705755, NVP = 39

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:32     1.995    21.706 3.731e+05     0.000   169.644       148        73         0     0.000      1073 


    Scenario func_slow  WNS = 1.994500, TNS = 21.705755, NVP = 39

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:32     1.995    21.706 3.731e+05     0.000   169.644       148        73         0     0.000      1073 

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-04-09 21:22:49 / Session:  00:06:32 / Command:  00:00:29 / CPU:  00:00:28 / Memory: 1074 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2024-04-09 21:22:49 / Session:  00:06:32 / Command:  00:00:29 / CPU:  00:00:28 / Memory: 1074 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2024-04-09 21:22:49 / Session:  00:06:32 / Command:  00:00:29 / CPU:  00:00:28 / Memory: 1074 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2024-04-09 21:22:49 / Session:  00:06:32 / Command:  00:00:29 / CPU:  00:00:28 / Memory: 1074 MB (FLW-8100)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 551, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 551, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 152. (TIM-112)

    Scenario func_slow  WNS = 1.995843, TNS = 21.724228, NVP = 39

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:06:33     1.996    21.724 3.731e+05     0.000   169.644       148        73         0     0.000      1073 

Running initial optimization step.
Place-opt command begin                   CPU:   215 s (  0.06 hr )  ELAPSE:   394 s (  0.11 hr )  MEM-PEAK:  1073 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Place-opt timing update complete          CPU:   215 s (  0.06 hr )  ELAPSE:   394 s (  0.11 hr )  MEM-PEAK:  1073 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   1.4360     9.2461     15        -          -      -
    1   8   1.9958    10.6345     16        -          -      -
    1   9   0.0000     0.0000      0        -          -      -
    1  10   0.0000     0.0000      0        -          -      -
    1  11   0.3492     1.8436      8        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   1.9958    21.7242  19.8806     39        -          -      -        0     0.0000       20 1138035200
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   1.9958    21.7242  19.8806     39   0.0000     0.0000      0        0     0.0000       20 1138035200    371404.53        479        148         73
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    1.9958    21.7242  19.8806     39   0.0000     0.0000      0        0       20 1138035200    371404.53        479
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:   222 s (  0.06 hr )  ELAPSE:   402 s (  0.11 hr )  MEM-PEAK:  1184 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1        21.72       19.88      0.00        20     371404.53  1138035200.00         479              0.11      1184

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbfd6d000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbfd6d000): 57360
Total 0.0500 seconds to load 1784 cell instances into cellmap, 415 cells are off site row
Moveable cells: 446; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.6396, cell height 1.6720, cell area 4.4133 for total 446 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1        21.72       19.88      0.00        19     371404.53  1138035200.00         479              0.11      1184

Place-opt optimization Phase 17 Iter  1        21.72       19.88      0.00        19     371404.53  1138035200.00         479              0.11      1184

Place-opt optimization Phase 18 Iter  1        21.72       19.88      0.00        19     371362.84  1131229696.00         479              0.11      1194
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2        21.72       19.88      0.00        19     371362.84  1131229696.00         479              0.11      1194
Place-opt optimization Phase 18 Iter  3        21.72       19.88      0.00        19     371376.56  1131349120.00         479              0.11      1194
Place-opt optimization Phase 18 Iter  4        21.72       19.88      0.00        19     371376.56  1131563520.00         479              0.11      1194
Place-opt optimization Phase 18 Iter  5        21.72       19.88      0.00        19     371383.44  1131450752.00         479              0.11      1194

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8261 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.allow_pg_as_shield                               :        true                
common.check_shield                                     :        true                
common.clock_net_max_layer_mode                         :        unknown             
common.clock_net_min_layer_mode                         :        unknown             
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_within_pins_by_layer_name                :                            
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.debug_read_patterned_metal_shapes                :        true                
common.eco_fix_drc_in_changed_area_only                 :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_explicit_cut_metal_generation             :        false               
common.enable_multi_thread                              :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_backside_max_layer_mode                   :        soft                
common.global_backside_min_layer_mode                   :        soft                
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_backside_max_layer    :        1                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_backside_min_layer   :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.pg_shield_distance_threshold                     :        0                   
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.relax_soft_spacing_outside_min_max_layer         :        true                
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.separate_tie_off_from_secondary_pg               :        false               
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.coarse_grid_refinement                           :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.eco_honor_target_dly                             :        false               
global.effort_level                                     :        medium              
global.enable_gr_graph_lock                             :        true                
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_earlygr_flow                               :        auto                
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_multithread_mode                     :        true                
global.macro_area_iterations                            :        0                   
global.macro_area_track_utilization                     :        0                   
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.net_type_based_blockage_boundary_gcell_enhancement:       false               
global.report_congestion_enable_cell_snapping           :        false               
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.via_cut_modeling                                 :        false               
global.voltage_area_corner_track_utilization            :        100                 

Begin global routing.
Message ZRT-030 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-539 is limited to 10 by default. Use set_message_info to see more messages of this type.
Message ZRT-780 is limited to 10 by default. Use set_message_info to see more messages of this type.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 2 tracks on MRDL
Found 0 pin access route guide groups.
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell fifomem/U24 is placed overlapping with other cells at {{457.720 342.612} {458.936 344.284}}. (ZRT-763)
Warning: Cell rptr_empty/U57 is placed overlapping with other cells at {{594.502 390.365} {596.478 392.037}}. (ZRT-763)
Warning: Cell fifomem/U10 is placed overlapping with other cells at {{463.060 462.371} {464.276 464.043}}. (ZRT-763)
Warning: Cell fifomem/U73 is placed overlapping with other cells at {{584.447 400.031} {585.359 401.703}}. (ZRT-763)
Warning: Cell fifomem/HFSBUF_223_31 is placed overlapping with other cells at {{734.080 422.024} {740.464 423.696}}. (ZRT-763)
Warning: Cell fifomem/U43 is placed overlapping with other cells at {{576.020 480.993} {577.084 482.665}}. (ZRT-763)
Warning: Cell sync_w2r/rq1_wptr_reg_2_ is placed overlapping with other cells at {{640.091 497.749} {645.563 499.421}}. (ZRT-763)
Total number of nets = 617, of which 0 are not extracted
Total number of open nets = 521, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   26  Alloctr   26  Proc   32 
[DBIn Done] Total (MB): Used   37  Alloctr   37  Proc 8294 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   29  Alloctr   30  Proc   32 
[End of Read DB] Total (MB): Used   37  Alloctr   37  Proc 8294 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    2 
[End of Build Tech Data] Total (MB): Used   49  Alloctr   50  Proc 8297 
Net statistics:
Total number of nets     = 617
Number of nets to route  = 521
Number of single or zero port nets = 89
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 521, Total Half Perimeter Wire Length (HPWL) 62924 microns
HPWL   0 ~   50 microns: Net Count      362     Total HPWL         4900 microns
HPWL  50 ~  100 microns: Net Count       21     Total HPWL         1576 microns
HPWL 100 ~  200 microns: Net Count       44     Total HPWL         6648 microns
HPWL 200 ~  300 microns: Net Count       27     Total HPWL         6513 microns
HPWL 300 ~  400 microns: Net Count       16     Total HPWL         5617 microns
HPWL 400 ~  500 microns: Net Count       17     Total HPWL         7682 microns
HPWL 500 ~  600 microns: Net Count        5     Total HPWL         2811 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1225 microns
HPWL 700 ~  800 microns: Net Count       10     Total HPWL         7820 microns
HPWL 800 ~  900 microns: Net Count        8     Total HPWL         6624 microns
HPWL 900 ~ 1000 microns: Net Count        7     Total HPWL         6710 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         4797 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    4 
[End of Build All Nets] Total (MB): Used   51  Alloctr   51  Proc 8301 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:04 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:02 usr=0:00:05 total=0:00:07
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc   64 
[End of Build Congestion Map] Total (MB): Used  104  Alloctr  106  Proc 8366 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  104  Alloctr  106  Proc 8366 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:02 usr=0:00:05 total=0:00:07
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc   71 
[End of Build Data] Total (MB): Used  104  Alloctr  106  Proc 8366 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  135 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  210  Proc 8501 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc   30 
[End of Initial Routing] Total (MB): Used  211  Alloctr  213  Proc 8532 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   391 Max = 4 GRCs =  2797 (0.27%)
Initial. H routing: Dmd-Cap  =   370 Max = 4 (GRCs =  1) GRCs =  2772 (0.54%)
Initial. V routing: Dmd-Cap  =    21 Max = 3 (GRCs =  4) GRCs =    25 (0.00%)
Initial. Both Dirs: Overflow =   461 Max = 4 GRCs =  2939 (0.29%)
Initial. H routing: Overflow =   421 Max = 4 (GRCs =  2) GRCs =  2883 (0.56%)
Initial. V routing: Overflow =    39 Max = 4 (GRCs =  1) GRCs =    56 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    15 Max = 4 (GRCs =  1) GRCs =    20 (0.00%)
Initial. M3         Overflow =    25 Max = 3 (GRCs =  1) GRCs =    53 (0.01%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
Initial. M5         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
Initial. M6         Overflow =    24 Max = 3 (GRCs =  4) GRCs =    33 (0.01%)
Initial. M7         Overflow =   389 Max = 4 (GRCs =  2) GRCs =  2824 (0.55%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   412 Max =  4 GRCs =  2862 (5.54%)
Initial. H routing: Overflow =   387 Max =  4 (GRCs =  2) GRCs =  2825 (10.93%)
Initial. V routing: Overflow =    25 Max =  3 (GRCs =  4) GRCs =    37 (0.14%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =    24 Max =  3 (GRCs =  4) GRCs =    33 (0.13%)
Initial. M7         Overflow =   386 Max =  4 (GRCs =  2) GRCs =  2821 (10.92%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 70667.08
Initial. Layer M1 wire length = 3.03
Initial. Layer M2 wire length = 15323.84
Initial. Layer M3 wire length = 20051.67
Initial. Layer M4 wire length = 13755.23
Initial. Layer M5 wire length = 6759.28
Initial. Layer M6 wire length = 9920.85
Initial. Layer M7 wire length = 4853.17
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4077
Initial. Via VIA12SQ_C count = 1320
Initial. Via VIA23SQ_C count = 1498
Initial. Via VIA34SQ_C count = 528
Initial. Via VIA45SQ_C count = 317
Initial. Via VIA56SQ_C count = 273
Initial. Via VIA67SQ_C count = 141
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Apr  9 21:23:09 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  211  Alloctr  213  Proc 8532 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     2 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Dmd-Cap  =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     7 Max = 2 GRCs =     9 (0.00%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. V routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
phase1. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 71334.67
phase1. Layer M1 wire length = 3.03
phase1. Layer M2 wire length = 15627.01
phase1. Layer M3 wire length = 21747.08
phase1. Layer M4 wire length = 13325.04
phase1. Layer M5 wire length = 7938.03
phase1. Layer M6 wire length = 10624.64
phase1. Layer M7 wire length = 2069.84
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4265
phase1. Via VIA12SQ_C count = 1317
phase1. Via VIA23SQ_C count = 1587
phase1. Via VIA34SQ_C count = 645
phase1. Via VIA45SQ_C count = 406
phase1. Via VIA56SQ_C count = 250
phase1. Via VIA67SQ_C count = 60
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 25
[End of Whole Chip Routing] Elapsed real time: 0:00:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:03 usr=0:00:09 total=0:00:12
[End of Whole Chip Routing] Stage (MB): Used  174  Alloctr  175  Proc  238 
[End of Whole Chip Routing] Total (MB): Used  211  Alloctr  213  Proc 8532 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.25 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:10 
[End of Global Routing] Elapsed cpu  time: sys=0:00:03 usr=0:00:10 total=0:00:13
[End of Global Routing] Stage (MB): Used  135  Alloctr  135  Proc  238 
[End of Global Routing] Total (MB): Used  172  Alloctr  173  Proc 8532 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -58  Alloctr  -58  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8532 
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1        21.72       19.88      0.00        18     371383.44  1131450752.00         479              0.12      1464
Place-opt optimization Phase 19 Iter  2        21.72       19.88      0.00        18     371363.09  1129409152.00         479              0.12      1464
Place-opt optimization Phase 19 Iter  3        21.72       19.88      0.00        18     371356.50  1128734848.00         479              0.12      1464
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  4        21.72       19.88      0.00        18     371356.50  1128734848.00         479              0.12      1464
Place-opt optimization Phase 19 Iter  5        21.72       19.88      0.00        18     371393.09  1125147008.00         479              0.12      1464
Place-opt optimization Phase 19 Iter  6        21.72       19.88      0.00        18     371404.53  1126528896.00         479              0.12      1464
Place-opt optimization Phase 19 Iter  7        21.72       19.88      0.00        18     371406.81  1126766592.00         479              0.12      1464
Place-opt optimization Phase 19 Iter  8        21.72       19.88      0.00        18     371406.81  1126766592.00         479              0.12      1464
Place-opt optimization Phase 19 Iter  9        21.72       19.88      0.00        18     371470.84  1133498880.00         479              0.12      1464
Place-opt optimization Phase 19 Iter 10        21.72       19.88      0.00        18     371470.84  1133498880.00         479              0.12      1464
Place-opt optimization Phase 19 Iter 11        21.72       19.88      0.00        18     371470.84  1133498880.00         479              0.12      1464
Place-opt optimization Phase 19 Iter 12        21.72       19.88      0.00        18     371492.47  1135314048.00         479              0.12      1464
Place-opt optimization Phase 19 Iter 13        21.72       19.88      0.00        18     371681.28  1131763200.00         479              0.13      1464
Place-opt optimization Phase 19 Iter 14        21.72       19.88      0.00        18     371713.56  1132165888.00         479              0.13      1464
Place-opt optimization Phase 19 Iter 15        21.72       19.88      0.00        18     371713.56  1132171264.00         479              0.13      1464
Place-opt optimization Phase 19 Iter 16        21.72       19.88      0.00        18     371713.56  1132171264.00         479              0.13      1464

Place-opt optimization Phase 20 Iter  1         0.87        0.63      0.00        18     371725.25  1132587008.00         633              0.13      1464

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.86        0.63      0.00        18     371554.97  1126091904.00         567              0.13      1464
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.86        0.63      0.00        18     371544.81  1125058816.00         567              0.13      1464
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 23 Iter  1         0.86        0.63      0.00        18     371522.19  1124570240.00         554              0.13      1464
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 24 Iter  1         0.84        0.61      0.00        18     371443.41  1118171520.00         554              0.13      1464
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.84        0.61      0.00        18     371446.47  1113142784.00         554              0.13      1464
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.84        0.61      0.00        18     371445.44  1106129152.00         554              0.13      1464


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2024-04-09 21:24:07 / Session:  00:07:50 / Command:  00:01:46 / CPU:  00:01:45 / Memory: 1465 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.85        0.61      0.00        35     371445.44  1106129152.00         554              0.13      1464

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2024-04-09 21:24:07 / Session:  00:07:50 / Command:  00:01:46 / CPU:  00:01:45 / Memory: 1465 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2024-04-09 21:24:07 / Session:  00:07:50 / Command:  00:01:47 / CPU:  00:01:46 / Memory: 1465 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-04-09 21:24:07 / Session:  00:07:50 / Command:  00:01:47 / CPU:  00:01:46 / Memory: 1465 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.85        0.61      0.00        34     371445.44  1106129152.00         554              0.13      1464
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.1200 seconds to build cellmap data
Snapped 521 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8532 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell fifomem/ctmTdsLR_1_543 is placed overlapping with other cells at {{459.872 345.112} {461.240 346.784}}. (ZRT-763)
Warning: Cell rptr_empty/rbin_reg_4_ is placed overlapping with other cells at {{622.664 385.240} {628.136 386.912}}. (ZRT-763)
Warning: Cell HFSBUF_4_0 is placed overlapping with other cells at {{460.176 462.152} {462.456 463.824}}. (ZRT-763)
Warning: Cell rptr_empty/ctmTdsLR_1_509 is placed overlapping with other cells at {{594.544 401.960} {595.760 403.632}}. (ZRT-763)
Warning: Cell fifomem/U43 is placed overlapping with other cells at {{576.000 480.544} {577.064 482.216}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   30  Alloctr   30  Proc    0 
[End of Read DB] Total (MB): Used   37  Alloctr   38  Proc 8532 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   51  Proc 8532 
Net statistics:
Total number of nets     = 692
Number of nets to route  = 590
Number of single or zero port nets = 89
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 590, Total Half Perimeter Wire Length (HPWL) 67329 microns
HPWL   0 ~   50 microns: Net Count      401     Total HPWL         4925 microns
HPWL  50 ~  100 microns: Net Count       23     Total HPWL         1647 microns
HPWL 100 ~  200 microns: Net Count       55     Total HPWL         7963 microns
HPWL 200 ~  300 microns: Net Count       34     Total HPWL         8147 microns
HPWL 300 ~  400 microns: Net Count       29     Total HPWL        10252 microns
HPWL 400 ~  500 microns: Net Count       14     Total HPWL         6321 microns
HPWL 500 ~  600 microns: Net Count        5     Total HPWL         2812 microns
HPWL 600 ~  700 microns: Net Count        8     Total HPWL         5021 microns
HPWL 700 ~  800 microns: Net Count       13     Total HPWL        10051 microns
HPWL 800 ~  900 microns: Net Count        3     Total HPWL         2459 microns
HPWL 900 ~ 1000 microns: Net Count        3     Total HPWL         2933 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         4797 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   51  Alloctr   52  Proc 8532 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:04 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:01 usr=0:00:05 total=0:00:06
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  105  Alloctr  107  Proc 8532 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  105  Alloctr  107  Proc 8532 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:01 usr=0:00:05 total=0:00:06
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  107  Proc 8532 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   35 
[End of Blocked Pin Detection] Total (MB): Used  209  Alloctr  211  Proc 8567 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc   28 
[End of Initial Routing] Total (MB): Used  212  Alloctr  214  Proc 8595 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   387 Max =  5 GRCs =  2813 (0.27%)
Initial. H routing: Dmd-Cap  =   355 Max =  4 (GRCs =  1) GRCs =  2783 (0.54%)
Initial. V routing: Dmd-Cap  =    32 Max =  5 (GRCs =  1) GRCs =    30 (0.01%)
Initial. Both Dirs: Overflow =   488 Max = 10 GRCs =  2966 (0.29%)
Initial. H routing: Overflow =   419 Max =  4 (GRCs =  2) GRCs =  2909 (0.57%)
Initial. V routing: Overflow =    69 Max = 10 (GRCs =  1) GRCs =    57 (0.01%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    44 Max = 10 (GRCs =  1) GRCs =    26 (0.01%)
Initial. M3         Overflow =    43 Max =  3 (GRCs =  1) GRCs =    40 (0.01%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     5 Max =  1 (GRCs =  6) GRCs =     6 (0.00%)
Initial. M6         Overflow =    25 Max =  4 (GRCs =  1) GRCs =    31 (0.01%)
Initial. M7         Overflow =   370 Max =  4 (GRCs =  2) GRCs =  2863 (0.56%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   395 Max =  4 GRCs =  2896 (5.60%)
Initial. H routing: Overflow =   370 Max =  4 (GRCs =  2) GRCs =  2865 (11.09%)
Initial. V routing: Overflow =    25 Max =  4 (GRCs =  1) GRCs =    31 (0.12%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =    25 Max =  4 (GRCs =  1) GRCs =    31 (0.12%)
Initial. M7         Overflow =   369 Max =  4 (GRCs =  2) GRCs =  2862 (11.08%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 70403.80
Initial. Layer M1 wire length = 4.68
Initial. Layer M2 wire length = 15179.54
Initial. Layer M3 wire length = 20226.71
Initial. Layer M4 wire length = 12931.92
Initial. Layer M5 wire length = 6616.77
Initial. Layer M6 wire length = 10469.10
Initial. Layer M7 wire length = 4975.08
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4210
Initial. Via VIA12SQ_C count = 1429
Initial. Via VIA23SQ_C count = 1590
Initial. Via VIA34SQ_C count = 496
Initial. Via VIA45SQ_C count = 293
Initial. Via VIA56SQ_C count = 276
Initial. Via VIA67SQ_C count = 126
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Apr  9 21:24:16 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  212  Alloctr  214  Proc 8595 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     8 Max = 2 GRCs =     6 (0.00%)
phase1. H routing: Dmd-Cap  =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase1. V routing: Dmd-Cap  =     3 Max = 2 (GRCs =  2) GRCs =     2 (0.00%)
phase1. Both Dirs: Overflow =    34 Max = 8 GRCs =    20 (0.00%)
phase1. H routing: Overflow =    12 Max = 2 (GRCs =  3) GRCs =     9 (0.00%)
phase1. V routing: Overflow =    22 Max = 8 (GRCs =  1) GRCs =    11 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    22 Max = 8 (GRCs =  1) GRCs =    11 (0.00%)
phase1. M3         Overflow =    12 Max = 2 (GRCs =  3) GRCs =     9 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 71206.38
phase1. Layer M1 wire length = 8.10
phase1. Layer M2 wire length = 15767.75
phase1. Layer M3 wire length = 22355.54
phase1. Layer M4 wire length = 13263.54
phase1. Layer M5 wire length = 7671.83
phase1. Layer M6 wire length = 10535.90
phase1. Layer M7 wire length = 1603.72
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4302
phase1. Via VIA12SQ_C count = 1430
phase1. Via VIA23SQ_C count = 1646
phase1. Via VIA34SQ_C count = 571
phase1. Via VIA45SQ_C count = 354
phase1. Via VIA56SQ_C count = 250
phase1. Via VIA67SQ_C count = 51
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used  174  Alloctr  175  Proc   63 
[End of Whole Chip Routing] Total (MB): Used  212  Alloctr  214  Proc 8595 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   = 125.00 %
Average horizontal track utilization =  0.25 %
Peak    horizontal track utilization = 150.00 %

[End of Global Routing] Elapsed real time: 0:00:10 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:10 total=0:00:12
[End of Global Routing] Stage (MB): Used  135  Alloctr  135  Proc   63 
[End of Global Routing] Total (MB): Used  173  Alloctr  174  Proc 8595 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -58  Alloctr  -59  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8595 
Using per-layer congestion maps for congestion reduction.
Information: 5.52% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.93% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 28.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.027 to 0.030. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ORB: Nominal = 0.0729227  Design MT = inf  Target = 0.3204193 (4.394 nominal)  MaxRC = 0.221864
ORB: Fast Target = 0.103694 ( 1.422 nominal )
ORB: stageDelay=0.21283, stageLength=8199998
nplLib: default vr hor dist = 1639
nplLib: default vr ver dist = 1639
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
4.91608% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 3.48041e+07
Total net wire length: 7.07966e+08
****** eLpp weights (with caps)
Number of nets: 626, of which 620 non-clock nets
Number of nets with 0 toggle rate: 223
Max toggle rate = 2, average toggle rate = 0.0366076
Max non-clock toggle rate = 0.236491
eLpp weight range = (0, 22.4414)
*** 66 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 626
Amt power = 0.1
Non-default weight range: (0.9, 7.14414)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func_slow
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.42413e+08
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0:17 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc28f3cb0): 10000
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc28f3cb0): 10000
Total 0.0300 seconds to load 1859 cell instances into cellmap, 521 cells are off site row
Moveable cells: 521; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.3065, cell height 1.6720, cell area 3.8565 for total 521 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 87 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1859        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1859
number of references:                87
number of site rows:                346
number of locations attempted:    16876
number of locations failed:        4518  (26.8%)

Legality of references at locations:
59 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    35        599       290 ( 48.4%)        467       198 ( 42.4%)  SDFFARX1_HVT
    30        722       176 ( 24.4%)        497       155 ( 31.2%)  AND2X1_RVT
    27        398       188 ( 47.2%)        315       133 ( 42.2%)  SDFFARX1_RVT
    22        457       164 ( 35.9%)        241       108 ( 44.8%)  DFFARX1_RVT
    41        838       121 ( 14.4%)        542       108 ( 19.9%)  NBUFFX2_RVT
    11        297       111 ( 37.4%)        232       111 ( 47.8%)  OR2X1_RVT
    20        366       105 ( 28.7%)        271       103 ( 38.0%)  NBUFFX4_RVT
    14        312        81 ( 26.0%)        160        76 ( 47.5%)  AO22X1_RVT
     6        168        66 ( 39.3%)        112        67 ( 59.8%)  OA22X1_RVT
    37        748        68 (  9.1%)        402        62 ( 15.4%)  INVX1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          8         4 ( 50.0%)  XNOR2X1_RVT
     1         32        14 ( 43.8%)         16        14 ( 87.5%)  OA21X2_RVT
     3         40        20 ( 50.0%)         24        17 ( 70.8%)  SDFFARX2_RVT
     3         88        43 ( 48.9%)         48        35 ( 72.9%)  AND2X2_RVT
     1         32        12 ( 37.5%)         16        13 ( 81.2%)  OAI22X1_RVT
     6        168        66 ( 39.3%)        112        67 ( 59.8%)  OA22X1_RVT
     1         24        10 ( 41.7%)         24        12 ( 50.0%)  SDFFASX2_RVT
    35        599       290 ( 48.4%)        467       198 ( 42.4%)  SDFFARX1_HVT
    27        398       188 ( 47.2%)        315       133 ( 42.2%)  SDFFARX1_RVT
     1         32        12 ( 37.5%)         24        13 ( 54.2%)  MUX21X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         521 (7906 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.634 um ( 0.38 row height)
rms weighted cell displacement:   0.634 um ( 0.38 row height)
max cell displacement:            2.499 um ( 1.49 row height)
avg cell displacement:            0.552 um ( 0.33 row height)
avg weighted cell displacement:   0.552 um ( 0.33 row height)
number of cells moved:              521
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/ctmTdsLR_2_193 (AND2X1_RVT)
  Input location: (587.64,408.52)
  Legal location: (590.136,408.648)
  Displacement:   2.499 um ( 1.49 row height)
Cell: wptr_full/ctmTdsLR_1_227 (OA21X1_RVT)
  Input location: (604.571,480.204)
  Legal location: (602.752,480.544)
  Displacement:   1.851 um ( 1.11 row height)
Cell: wptr_full/U9 (INVX1_RVT)
  Input location: (619.834,477.848)
  Legal location: (618.104,477.2)
  Displacement:   1.848 um ( 1.11 row height)
Cell: rptr_empty/U52 (AND2X2_RVT)
  Input location: (590.201,413.925)
  Legal location: (588.464,413.664)
  Displacement:   1.757 um ( 1.05 row height)
Cell: wptr_full/ctmTdsLR_3_442 (OR2X1_RVT)
  Input location: (605.359,484.007)
  Legal location: (604.576,485.56)
  Displacement:   1.740 um ( 1.04 row height)
Cell: wptr_full/ctmTdsLR_3_489 (AND2X1_RVT)
  Input location: (620.526,491.326)
  Legal location: (619.016,490.576)
  Displacement:   1.686 um ( 1.01 row height)
Cell: fifomem/ZBUF_8_inst_67 (NBUFFX2_HVT)
  Input location: (610.639,475.553)
  Legal location: (610.656,477.2)
  Displacement:   1.647 um ( 0.98 row height)
Cell: wptr_full/ZBUF_9_inst_84 (NBUFFX2_RVT)
  Input location: (623.097,485.611)
  Legal location: (623.12,487.232)
  Displacement:   1.621 um ( 0.97 row height)
Cell: sync_w2r/rq2_wptr_reg_9_ (DFFARX1_RVT)
  Input location: (580.298,463.752)
  Legal location: (580.256,462.152)
  Displacement:   1.601 um ( 0.96 row height)
Cell: wptr_full/U58 (AO22X1_RVT)
  Input location: (594.711,487.015)
  Legal location: (593.176,487.232)
  Displacement:   1.551 um ( 0.93 row height)

Completed Legalization, Elapsed time =   0: 0: 1 
Moved 521 out of 1892 cells, ratio = 0.275370
Total displacement = 372.935089(um)
Max displacement = 2.623500(um), rptr_empty/ctmTdsLR_2_193 (587.640503, 410.191986, 4) => (590.135986, 408.648010, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.25(um)
  0 ~  20% cells displacement <=      0.38(um)
  0 ~  30% cells displacement <=      0.50(um)
  0 ~  40% cells displacement <=      0.58(um)
  0 ~  50% cells displacement <=      0.65(um)
  0 ~  60% cells displacement <=      0.74(um)
  0 ~  70% cells displacement <=      0.83(um)
  0 ~  80% cells displacement <=      0.98(um)
  0 ~  90% cells displacement <=      1.27(um)
  0 ~ 100% cells displacement <=      2.62(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 626, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 626, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 177. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-04-09 21:24:27 / Session:  00:08:09 / Command:  00:02:06 / CPU:  00:02:05 / Memory: 1529 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2024-04-09 21:24:27 / Session:  00:08:09 / Command:  00:02:06 / CPU:  00:02:05 / Memory: 1529 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2024-04-09 21:24:27 / Session:  00:08:10 / Command:  00:02:06 / CPU:  00:02:05 / Memory: 1529 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.66        0.61      0.00        34     371445.44  1106129152.00         554              0.14      1528
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 626, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 626, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 177. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-04-09 21:24:27 / Session:  00:08:10 / Command:  00:02:07 / CPU:  00:02:06 / Memory: 1529 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9e7ea000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9e7ea000): 57360
Total 0.0500 seconds to load 1859 cell instances into cellmap
Moveable cells: 521; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.3065, cell height 1.6720, cell area 3.8565 for total 521 placed and application fixed cells
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9e7ea000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9e7ea000): 57360
Total 0.0600 seconds to load 1859 cell instances into cellmap
Moveable cells: 521; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.3065, cell height 1.6720, cell area 3.8565 for total 521 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.66        0.63      0.00        35     371445.44  1106129152.00         554              0.14      1528
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.66        0.63      0.00        35     371445.44  1106129152.00         554              0.14      1528
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.66        0.63      0.00        35     371445.44  1106129152.00         554              0.14      1528
Place-opt optimization Phase 41 Iter  3         0.66        0.63      0.00        19     371483.56  1107517568.00         554              0.14      1528
Place-opt optimization Phase 41 Iter  4         0.66        0.63      0.00        19     371483.56  1107517568.00         554              0.14      1528

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.66        0.63      0.00        18     371483.56  1107517568.00         561              0.14      1528
Place-opt optimization Phase 42 Iter  2         0.66        0.63      0.00        18     371483.56  1107517568.00         561              0.14      1528
Place-opt optimization Phase 42 Iter  3         0.66        0.63      0.00        18     371483.56  1107517568.00         561              0.14      1528
Place-opt optimization Phase 42 Iter  4         0.66        0.63      0.00        18     371483.56  1107517568.00         561              0.14      1528
Place-opt optimization Phase 42 Iter  5         0.66        0.63      0.00        18     371484.84  1107762176.00         561              0.14      1528
Place-opt optimization Phase 42 Iter  6         0.66        0.63      0.00        18     371484.84  1107762176.00         561              0.14      1528
Place-opt optimization Phase 42 Iter  7         0.66        0.63      0.00        18     371484.84  1107762176.00         561              0.14      1528
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  8         0.66        0.63      0.00        18     371484.84  1107762176.00         561              0.14      1528
Place-opt optimization Phase 42 Iter  9         0.66        0.63      0.00        18     371507.97  1108372736.00         561              0.14      1528
Place-opt optimization Phase 42 Iter 10         0.66        0.63      0.00        18     371507.97  1108372736.00         561              0.14      1528
Place-opt optimization Phase 42 Iter 11         0.66        0.63      0.00        18     371507.97  1108372736.00         561              0.14      1528
Place-opt optimization Phase 42 Iter 12         0.66        0.63      0.00        18     371507.97  1108372736.00         561              0.14      1528
Place-opt optimization Phase 42 Iter 13         0.66        0.63      0.00        18     371507.97  1108372736.00         561              0.14      1528
Place-opt optimization Phase 42 Iter 14         0.66        0.63      0.00        18     371507.97  1108372736.00         561              0.14      1528
Place-opt optimization Phase 42 Iter 15         0.66        0.63      0.00        18     371560.81  1108921728.00         561              0.14      1528

Place-opt optimization Phase 43 Iter  1         0.42        0.40      0.00        18     371560.81  1108921728.00         586              0.14      1528

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.42        0.40      0.00        18     371558.28  1106463488.00         586              0.14      1528
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 44 Iter  2         0.42        0.40      0.00        18     371558.53  1106484992.00         586              0.14      1528
Place-opt optimization Phase 44 Iter  3         0.42        0.40      0.00        18     371558.53  1106477440.00         586              0.14      1528
Place-opt optimization Phase 44 Iter  4         0.42        0.40      0.00        18     371558.53  1106477440.00         586              0.14      1528

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.41        0.40      0.00        18     371558.53  1106477440.00         586              0.14      1528
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.41        0.40      0.00        18     371558.03  1106426368.00         586              0.14      1528
CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        357.4          0.0              656              657          -1
M2                          357.4         35.7                2                1           1
-----------------------------------------------------------------------------------------
Total Demoted Nets:             1


Place-opt optimization Phase 47 Iter  1         0.40        0.39      0.00        18     371558.03  1106426368.00         586              0.14      1528

Disable clock slack update for ideal clocks
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Place-opt optimization Phase 48 Iter  1         0.40        0.39      0.00        18     371520.91  1105305728.00         569              0.14      1528
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.40        0.39      0.00        18     371520.91  1105060992.00         569              0.14      1528
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02042763 cumPct:    66.68 estdown: 0.01020881 cumUp:   29 numDown:  189 status= valid
Knee-Processing :  cumEst: 0.02566676 cumPct:    83.78 estdown: 0.00496969 cumUp:   70 numDown:  148 status= valid
Knee-Processing :  cumEst: 0.02761279 cumPct:    90.13 estdown: 0.00302365 cumUp:  101 numDown:  117 status= valid
Knee-Processing :  cumEst: 0.03063644 cumPct:   100.00 estdown: 0.00000000 cumUp:  228 numDown:    0 status= valid

Place-opt optimization Phase 50 Iter  1         0.40        0.39      0.00        18     371495.25  1102277632.00         569              0.14      1528
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.40        0.39      0.00        18     371495.25  1102277632.00         569              0.14      1528

Place-opt optimization Phase 52 Iter  1         0.40        0.39      0.00        18     371495.25  1102277632.00         569              0.14      1528

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-04-09 21:24:48 / Session:  00:08:31 / Command:  00:02:28 / CPU:  00:02:28 / Memory: 1529 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-04-09 21:24:48 / Session:  00:08:31 / Command:  00:02:28 / CPU:  00:02:28 / Memory: 1529 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    333 s ( 0.09 hr) ELAPSE :    511 s ( 0.14 hr) MEM-PEAK :  1528 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    333 s ( 0.09 hr) ELAPSE :    511 s ( 0.14 hr) MEM-PEAK :  1528 Mb
Place-opt optimization Phase 55 Iter  1         0.40        0.39      0.00        18     371495.25  1102277632.00         569              0.14      1528
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 88 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1874        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1874
number of references:                88
number of site rows:                346
number of locations attempted:    11954
number of locations failed:        2712  (22.7%)

Legality of references at locations:
57 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    37        354       169 ( 47.7%)        185        63 ( 34.1%)  SDFFARX1_HVT
    35        647       122 ( 18.9%)        288       104 ( 36.1%)  AND2X1_RVT
    25        459       107 ( 23.3%)        303        94 ( 31.0%)  NBUFFX2_RVT
    25        260       115 ( 44.2%)        148        49 ( 33.1%)  SDFFARX1_RVT
    28        562        76 ( 13.5%)        233        56 ( 24.0%)  NAND2X0_RVT
    13        273        65 ( 23.8%)        104        61 ( 58.7%)  AO22X1_RVT
    22        248        83 ( 33.5%)         88        30 ( 34.1%)  DFFARX1_RVT
    16        144        60 ( 41.7%)         88        40 ( 45.5%)  NBUFFX4_RVT
     8        120        63 ( 52.5%)         88        35 ( 39.8%)  SDFFARX2_HVT
    22        260        53 ( 20.4%)        123        30 ( 24.4%)  NBUFFX8_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          8         4 ( 50.0%)  XNOR2X1_RVT
     1         24        13 ( 54.2%)         24        13 ( 54.2%)  NAND2X2_RVT
     1         32        15 ( 46.9%)         24        15 ( 62.5%)  OA221X2_RVT
     3         41        20 ( 48.8%)         16         9 ( 56.2%)  SDFFARX2_RVT
     8        120        63 ( 52.5%)         88        35 ( 39.8%)  SDFFARX2_HVT
    16        144        60 ( 41.7%)         88        40 ( 45.5%)  NBUFFX4_RVT
    37        354       169 ( 47.7%)        185        63 ( 34.1%)  SDFFARX1_HVT
     2         40        12 ( 30.0%)         16        12 ( 75.0%)  AND3X2_RVT
     3         32        12 ( 37.5%)         16         8 ( 50.0%)  NBUFFX16_RVT
     3         56        23 ( 41.1%)         40        16 ( 40.0%)  AND2X2_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         536 (8102 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.410 um ( 0.25 row height)
rms weighted cell displacement:   0.410 um ( 0.25 row height)
max cell displacement:            2.280 um ( 1.36 row height)
avg cell displacement:            0.136 um ( 0.08 row height)
avg weighted cell displacement:   0.136 um ( 0.08 row height)
number of cells moved:              135
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/ctmTdsLR_1_616 (AND2X1_RVT)
  Input location: (618.864,488.904)
  Legal location: (616.584,488.904)
  Displacement:   2.280 um ( 1.36 row height)
Cell: rptr_empty/ctmTdsLR_3_623 (INVX0_RVT)
  Input location: (591.2,435.4)
  Legal location: (590.136,433.728)
  Displacement:   1.982 um ( 1.19 row height)
Cell: rptr_empty/ctmTdsLR_3_608 (AND2X1_RVT)
  Input location: (593.784,437.072)
  Legal location: (595.76,437.072)
  Displacement:   1.976 um ( 1.18 row height)
Cell: wptr_full/ctmTdsLR_1_599 (NAND2X0_RVT)
  Input location: (615.976,478.872)
  Legal location: (616.736,480.544)
  Displacement:   1.837 um ( 1.10 row height)
Cell: rptr_empty/ctmTdsLR_2_592 (OR2X1_RVT)
  Input location: (593.176,435.4)
  Legal location: (593.936,433.728)
  Displacement:   1.837 um ( 1.10 row height)
Cell: wptr_full/ctmTdsLR_2_600 (AO21X1_RVT)
  Input location: (614.912,478.872)
  Legal location: (614.304,480.544)
  Displacement:   1.779 um ( 1.06 row height)
Cell: rptr_empty/ctmTdsLR_5_595 (OR2X1_RVT)
  Input location: (592.568,435.4)
  Legal location: (592.112,437.072)
  Displacement:   1.733 um ( 1.04 row height)
Cell: rptr_empty/ctmTdsLR_2_664 (INVX0_RVT)
  Input location: (592.112,435.4)
  Legal location: (591.656,433.728)
  Displacement:   1.733 um ( 1.04 row height)
Cell: rptr_empty/ctmTdsLR_1_619 (NAND4X0_RVT)
  Input location: (590.592,438.744)
  Legal location: (590.136,437.072)
  Displacement:   1.733 um ( 1.04 row height)
Cell: rptr_empty/ctmTdsLR_3_593 (OR3X2_RVT)
  Input location: (592.872,435.4)
  Legal location: (593.328,437.072)
  Displacement:   1.733 um ( 1.04 row height)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 641, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 641, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 175. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-04-09 21:24:50 / Session:  00:08:33 / Command:  00:02:30 / CPU:  00:02:29 / Memory: 1529 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-04-09 21:24:50 / Session:  00:08:33 / Command:  00:02:30 / CPU:  00:02:30 / Memory: 1529 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbffac800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbffac800): 57360
Total 0.0400 seconds to load 1874 cell instances into cellmap
Moveable cells: 536; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.2976, cell height 1.6720, cell area 3.8416 for total 536 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.44        0.42      0.00        24     371495.25  1102277632.00         569              0.14      1528
CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        357.4          0.0              640              640           0
M2                          357.4         35.7                1                1           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Place-opt optimization Phase 60 Iter  1         0.44        0.42      0.00        24     371495.25  1102277632.00         569              0.14      1528
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.44        0.42      0.00        24     371495.25  1102277632.00         569              0.14      1528
Place-opt optimization Phase 60 Iter  3         0.44        0.42      0.00        22     371495.50  1102299648.00         569              0.14      1528
Place-opt optimization Phase 60 Iter  4         0.44        0.42      0.00        22     371495.50  1102299648.00         569              0.14      1528
Place-opt optimization Phase 60 Iter  5         0.44        0.42      0.00        20     371497.78  1102420224.00         569              0.14      1528

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.44        0.42      0.00        19     371497.78  1102420224.00         569              0.14      1528
Place-opt optimization Phase 61 Iter  2         0.44        0.42      0.00        19     371497.78  1102420224.00         569              0.14      1528
Place-opt optimization Phase 61 Iter  3         0.44        0.42      0.00        19     371497.78  1102420224.00         569              0.14      1528
Place-opt optimization Phase 61 Iter  4         0.44        0.42      0.00        19     371497.78  1102420224.00         569              0.14      1528
Place-opt optimization Phase 61 Iter  5         0.44        0.42      0.00        19     371497.78  1102420224.00         569              0.14      1528
Place-opt optimization Phase 61 Iter  6         0.44        0.42      0.00        19     371497.78  1102420224.00         569              0.14      1528
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.44        0.42      0.00        19     371497.78  1102420224.00         569              0.14      1528
Place-opt optimization Phase 61 Iter  8         0.44        0.42      0.00        19     371527.03  1103194240.00         569              0.14      1528

Place-opt optimization Phase 62 Iter  1         0.41        0.40      0.00        19     371536.41  1103615232.00         580              0.14      1528

Place-opt optimization Phase 63 Iter  1         0.41        0.40      0.00        19     371536.41  1103615232.00         580              0.14      1528
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.41        0.40      0.00        19     371536.41  1103615232.00         580              0.14      1528
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 63 Iter  3         0.41        0.40      0.00        19     371541.00  1103638656.00         580              0.14      1528
Place-opt optimization Phase 63 Iter  4         0.41        0.40      0.00        19     371541.00  1103638656.00         580              0.14      1528

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-04-09 21:24:59 / Session:  00:08:42 / Command:  00:02:38 / CPU:  00:02:38 / Memory: 1529 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-04-09 21:24:59 / Session:  00:08:42 / Command:  00:02:38 / CPU:  00:02:38 / Memory: 1529 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    344 s ( 0.10 hr) ELAPSE :    522 s ( 0.14 hr) MEM-PEAK :  1528 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    344 s ( 0.10 hr) ELAPSE :    522 s ( 0.14 hr) MEM-PEAK :  1528 Mb
Place-opt optimization Phase 66 Iter  1         0.41        0.40      0.00        18     371541.00  1103638656.00         582              0.15      1528
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 89 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1887        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1887
number of references:                89
number of site rows:                346
number of locations attempted:    10166
number of locations failed:        2311  (22.7%)

Legality of references at locations:
53 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    37        380       194 ( 51.1%)        259        92 ( 35.5%)  SDFFARX1_HVT
    25        259       115 ( 44.4%)        171        56 ( 32.7%)  SDFFARX1_RVT
    22        272       100 ( 36.8%)         96        35 ( 36.5%)  DFFARX1_RVT
    26        345        63 ( 18.3%)        215        55 ( 25.6%)  NBUFFX2_RVT
    13        224        60 ( 26.8%)        112        56 ( 50.0%)  AO22X1_RVT
    19        216        68 ( 31.5%)         96        40 ( 41.7%)  NBUFFX4_RVT
    35        454        67 ( 14.8%)        216        37 ( 17.1%)  AND2X1_RVT
     8        152        55 ( 36.2%)        104        45 ( 43.3%)  OA21X1_RVT
    27        352        59 ( 16.8%)        160        33 ( 20.6%)  NAND2X0_RVT
     4         80        42 ( 52.5%)         48        37 ( 77.1%)  OA22X2_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         40        23 ( 57.5%)         32        23 ( 71.9%)  OA221X2_RVT
     1          8         6 ( 75.0%)          8         4 ( 50.0%)  XNOR2X1_RVT
     4         80        42 ( 52.5%)         48        37 ( 77.1%)  OA22X2_RVT
     1         16         7 ( 43.8%)         16         9 ( 56.2%)  XOR2X2_RVT
     2         48        24 ( 50.0%)         48        24 ( 50.0%)  AOI22X1_RVT
     3         33        14 ( 42.4%)         16         9 ( 56.2%)  SDFFARX2_RVT
     8         96        55 ( 57.3%)         72        21 ( 29.2%)  SDFFARX2_HVT
    37        380       194 ( 51.1%)        259        92 ( 35.5%)  SDFFARX1_HVT
     4         34        12 ( 35.3%)         16         8 ( 50.0%)  NBUFFX16_RVT
    25        259       115 ( 44.4%)        171        56 ( 32.7%)  SDFFARX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         549 (8282 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.269 um ( 0.16 row height)
rms weighted cell displacement:   0.269 um ( 0.16 row height)
max cell displacement:            2.128 um ( 1.27 row height)
avg cell displacement:            0.068 um ( 0.04 row height)
avg weighted cell displacement:   0.068 um ( 0.04 row height)
number of cells moved:               71
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/U53 (OA22X2_RVT)
  Input location: (620.08,477.2)
  Legal location: (622.208,477.2)
  Displacement:   2.128 um ( 1.27 row height)
Cell: ZBUF_654_inst_688 (NBUFFX4_RVT)
  Input location: (598.344,475.528)
  Legal location: (597.128,477.2)
  Displacement:   2.067 um ( 1.24 row height)
Cell: wptr_full/U49 (AO22X1_RVT)
  Input location: (598.192,490.576)
  Legal location: (596.216,490.576)
  Displacement:   1.976 um ( 1.18 row height)
Cell: wptr_full/U7 (AO21X2_RVT)
  Input location: (618.104,478.872)
  Legal location: (618.864,480.544)
  Displacement:   1.837 um ( 1.10 row height)
Cell: wptr_full/ctmTdsLR_1_277 (OAI22X2_RVT)
  Input location: (619.776,478.872)
  Legal location: (619.472,477.2)
  Displacement:   1.699 um ( 1.02 row height)
Cell: wptr_full/ctmTdsLR_2_187 (AO21X1_RVT)
  Input location: (599.712,490.576)
  Legal location: (599.56,492.248)
  Displacement:   1.679 um ( 1.00 row height)
Cell: wptr_full/ctmTdsLR_2_577 (NAND2X0_RVT)
  Input location: (598.192,487.232)
  Legal location: (598.192,485.56)
  Displacement:   1.672 um ( 1.00 row height)
Cell: rptr_empty/ctmTdsLR_1_619 (NAND4X0_RVT)
  Input location: (590.136,437.072)
  Legal location: (588.616,437.072)
  Displacement:   1.520 um ( 0.91 row height)
Cell: rptr_empty/U104 (NBUFFX2_RVT)
  Input location: (588.616,420.352)
  Legal location: (590.136,420.352)
  Displacement:   1.520 um ( 0.91 row height)
Cell: wptr_full/ctmTdsLR_3_188 (AND2X1_RVT)
  Input location: (596.52,490.576)
  Legal location: (595,490.576)
  Displacement:   1.520 um ( 0.91 row height)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 654, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 654, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 177. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-04-09 21:25:01 / Session:  00:08:44 / Command:  00:02:40 / CPU:  00:02:40 / Memory: 1529 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa34a6000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa34a6000): 57360
Total 0.0500 seconds to load 1887 cell instances into cellmap
Moveable cells: 549; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.2930, cell height 1.6720, cell area 3.8339 for total 549 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.42        0.41      0.00        19     371541.00  1103638656.00         582              0.15      1528

Place-opt optimization Phase 69 Iter  1         0.42        0.41      0.00        19     371541.00  1103638656.00         582              0.15      1528

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2024-04-09 21:25:01 / Session:  00:08:44 / Command:  00:02:40 / CPU:  00:02:40 / Memory: 1529 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.42        0.41      0.00        18     371541.00  1103638656.00         582              0.15      1528
Co-efficient Ratio Summary:
4.193421794639  6.578030245153  2.479630165232  7.744180440401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017939505874  423.260500093398  6.370090338285  7.812333308527  4.420848912383  1.811567790796
9.922502797808  6.462397178836  8.237023000658  8.718405861931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113512369609  740.144930942700  1.411578266965  4.500681303750  2.060545497663  4.588429296212
2.011679696233  6.784731749285  2.430568058467  3.879774400032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251901973334  549.201764586760  9.768762160404  4.385301866981  9.999775559148  7.347084063210
6.393266856481  8.063328055554  4.288631065845  5.817921223007  2.343539122627  0.037326705045  0.494780240392  8.173631013985  2.544054486231  0.066113327471  961.087404307466  5.333482422053  0.882015168572  5.367851391334  1.826351390279
2.637726146595  5.283408392623  3.867464752505  5.291994774740  2.249505136567  9.662150275706  1.856261198134  4.610361814723  1.210715816753  6.577675760418  334.114559762469  7.599179060037  1.193968060867  3.380664288682  3.459479758902
4.093368424196  9.944897197096  0.206860101152  4.522000704051  6.919095345907  6.892197041709  5.120915900067  4.435466892308  4.268142687337  8.834609093265  337.072146179456  7.387559595545  1.168234901288  8.717363571851  0.993954870837
3.361785217926  3.894677249151  2.116996915027  7.452994265626  2.309097940979  5.558072613699  3.113139776351  0.072170762525  4.751594738033  0.064934120937  222.779400835135  8.142241058460  8.267354533424  3.493846924350  2.162167383179
6.121424265070  3.111567807573  8.235191478074  3.561612466938  0.220195692842  6.031325858445  0.248025513631  3.593595013535  4.075634508850  8.041236675181  377.805833800041  7.797467914333  3.872411781644  8.557741188484  8.373110748293
6.801055073660  1.494124200534  2.305316671380  7.627270712330  8.107178452560  7.471109985851  4.743640423276  4.676979134932  4.216938765056  1.199981797230  162.277286507546  8.530169127364  2.141114027813  0.334155833553  7.515563094379
0.989360231056  0.264254574483  0.920846459322  7.149511374674  5.773404731712  7.472142198159  2.074004443314  1.463713504135  2.498436128990  1.019863774527  093.877581302827  9.272339963022  2.595422669363  0.086977367403  1.037845093641
5.157027452592  1.564766928994  9.766505290680  9.210874402189  6.473823894401  4.638324531610  4.193421605155  6.578038873730  2.479639272178  7.744189340401  159.819278435331  7.983627914220  6.721420858728  9.445442746165  6.592129786390
1.793750528697  0.467080077046  6.343950946285  7.812396008527  4.420834112383  1.811560490796  9.922502608324  6.462395706413  8.237022117594  8.718404761931  534.806971890968  7.554933189363  1.807287344146  5.787946247876  3.589189122191
1.351036901129  7.341410926458  1.484438874965  4.500644003750  2.060531697663  4.588422996212  2.011679507759  6.784739377862  2.430567165303  3.879773300032  955.607702259611  1.549415913878  7.396847120513  5.512173827835  1.398266118372
5.190997374609  6.408244560418  9.731622778404  4.385364566981  9.999761759148  7.347087763210  6.393266767907  8.063326683131  4.288630172781  5.817920123007  344.965827462700  3.769714047254  9.478079439281  7.363175398525  4.405449002100
6.611012788341  8.965545781114  5.306356209803  0.882078868572  5.367847591334  1.826354090279  2.637726098236  5.283406961425  3.867463801667  5.291993674740  334.562428856796  6.242161013368  5.626164213446  1.036195472312  1.071589675365
7.767486082088  1.079584546117  7.562041788402  1.193921760867  3.380650488682  3.459472458902  4.093368484394  9.944897811549  0.206860134145  4.522002904051  701.511449790768  9.246848613601  2.091545406744  3.546613230842  6.814267005588
3.460719367788  4.824446353104  7.350487031660  1.168271201288  8.717343371851  0.993956270837  3.361785277268  3.894677963765  2.116996948171  7.452996465626  340.511609297955  5.834305802681  1.313922035100  7.217000252547  5.159472176900
6.493222022228  0.170310491406  8.115196624546  8.267308333424  3.493832924350  2.162169183179  6.121424225277  3.111567421040  8.235191498345  3.561614766938  132.621474484260  3.169629387252  4.802506763135  9.359535353540  7.563459201280
4.123477547633  5.300052266312  7.760313595034  3.872465581644  8.557737188484  8.373112548293  6.801055033867  1.494124825421  2.305316692065  7.627272012330  920.329750456074  7.147032028897  4.364097727646  7.697957493242  1.693875015511
9.998999752512  0.820262563817  8.503017971565  2.141169127813  0.334141833553  7.515565094379  0.989360291367  0.264254190202  0.920846471849  7.149513674674  687.952388371274  7.241353358670  7.400499731414  6.371394413524  9.843611309910
1.986197481205  2.061031968198  9.245295685358  2.595477769363  0.086963367403  1.037847093641  5.157027411336  1.564766544246  9.766505211620  9.210876702189  757.994294640146  3.869597604791  9.342115915565  7.803821373024  7.963926727777
4.418754079611  8.505000091602  7.956583330306  6.721475958728  9.445438746165  6.592121786390  1.793750587431  0.467080693398  6.343950967225  7.812398308527  552.695326438318  1.183183512349  2.250215232464  6.239514641382  3.702210269387
1.840296122659  4.294066656239  7.527899608564  1.807232444146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500645303750  316.704815566345  8.879337977470  1.167906875967  8.473971486224  3.056715040238
7.977150029046  5.095897090287  1.512371410423  7.396892020513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385365866981  009.768247714873  4.735822302213  9.326624390780  6.332602613142  8.863016788058
1.792832326585  4.353912203376  3.732670544809  9.478024339281  7.363161398525  4.405441002100  6.611012747185  8.965545907466  5.306356242250  0.882070368572  646.320097933418  2.662554845041  3.772657423652  8.340630442538  6.746389676652
9.199187490204  4.950513697782  6.215027509334  5.626119113446  1.036181472312  1.071581675365  7.767486041822  1.079584762469  7.562041721859  1.193923260867  448.602782868234  5.974390643365  9.336896039499  4.489725454902  0.686012924445
2.200010420311  1.909534530724  9.219704108547  2.091590306744  3.546609230842  6.814269005588  3.460719326522  4.824446579456  7.350487074017  1.168273701288  981.376963985109  9.322772886858  6.178575326838  9.467730676521  1.699693327074
5.299466587875  0.909794037911  5.807261397527  1.313977935100  7.217096252547  5.159474176900  6.493222093711  0.170310635135  8.115196666167  8.267300933424  459.925828235021  6.243063110086  2.142470127731  1.156796404082  3.519149628035
6.161286618054  2.019569224226  3.132585872198  4.802551663135  9.359521353540  7.563451201280  4.123477518126  5.300052400041  7.760313537664  3.872467281644  965.292576648483  7.348306819983  0.105559286714  9.412434142123  0.531669090076
2.727011258233  0.717845296030  7.110998513733  4.364042627646  7.697943493242  1.693877015511  9.998999723005  0.820262707546  8.503017913195  2.141161827813  143.910172555375  1.583651427524  8.936075036702  6.425461620209  2.084647978471
4.951177482609  7.340473111230  7.214219843516  7.400444631414  6.371380413524  9.843613309910  1.986197452798  2.061031102827  9.245295627988  2.595479469363  118.813099940310  3.711848889151  5.702797033615  6.476606024697  6.650521956592
1.087480233116  7.382389480102  3.832453199637  9.342160815565  7.803817373024  7.963928727777  4.418754040104  8.505000235331  7.956583372936  6.721477658728  054.760537816565  9.249217154017  9.375004643104  6.708011939863  4.395096516078
1.239640877996  2.083411278374  1.156049007285  2.250260132464  6.239500641382  3.702212269387  1.840296193142  4.294066890968  7.527899640194  1.807234144146  688.910987987635  8.945251734113  5.103642996373  4.141006870014  8.443889384045
0.064440390272  6.053169706301  8.842299659816  1.167950075967  8.473967786224  3.056717040238  7.977150003284  5.095897259611  1.512371474609  7.396894920513  661.433645983513  9.853950352251  9.099789244364  0.824460276097  3.162279738943
8.536496613341  9.976175954839  4.708776359659  9.326676090780  6.332698313142  8.863018788058  1.792832300723  4.353912462700  3.732670508085  9.478026239281  846.533892052544  0.571249735066  1.101220618589  6.554582346653  0.635622878808
8.207826872405  6.784759173474  2.635409055512  3.772609123652  8.340626142538  6.746381676652  9.199187474022  4.950513856796  6.215027574199  5.626111013446  213.835800431210  7.185206051577  6.748650082210  7.958468846975  6.204170738711
9.392116003716  8.065048801062  5.947245832656  9.336848839499  4.489711154902  0.686014924445  2.200010405169  1.909534790768  9.219704174569  2.091592206744  464.887686284268  1.453049073834  6.071988552248  2.444649545673  5.048705054511
6.827160145860  1.734337128937  9.395627025149  6.178527126838  9.467726376521  1.699695327074  5.299466562623  0.909794297955  5.807261363549  1.313979835100  831.926388454751  5.974556115064  9.322255271101  7.031055113581  1.519664269582
6.730883369417  9.383292478859  6.216918359377  2.142422927731  1.156782104082  3.519141628035  6.161286693802  2.019569484260  3.132585848110  4.802553563135  045.179898554075  6.372269643041  2.347707712653  0.005232604177  6.031351318338
7.246508181468  5.773718881211  7.311254861774  0.105503786714  9.412422542123  0.531661090076  2.727011233081  0.717845456074  7.110998589755  4.364044527646  879.911002524216  9.314840076199  9.899928200508  2.026262354685  0.301799961421
4.116962708386  3.414183398103  1.556509479315  8.936029536702  6.425459020209  2.084649978471  4.951177467457  7.340473171274  7.214219815920  7.400446331414  747.370063752498  4.398479669134  8.619791179820  6.103102882792  4.529560340725
9.547726952811  8.696336781416  3.784709393873  5.702741433615  6.476694424697  6.650523956592  1.087480218964  7.382389440146  3.832453161041  9.342162515565  890.642250502479  6.329925317369  1.875452010485  0.500016233179  5.658335845567
2.147545898305  4.543874657661  9.212178668739  9.375058043104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250262832464  733.211587338237  0.258379578333  4.029667314242  9.406672796875  2.789962661318
0.723294430168  8.793224728731  8.918112248835  5.103696396373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167951675967  957.659533222430  5.608858123879  7.715058528450  9.589718861115  1.237145012873
9.689272077866  1.216982724619  9.826811866973  9.099733644364  0.824458676097  3.162271738943  8.536496698199  9.976175914873  4.708776321063  9.326677690780  743.522696914288  6.338922905817  9.283288272343  5.391239170037  3.267058450494
7.802403944684  6.316139893640  0.544100249788  1.101274018589  6.554570746653  0.635624878808  8.207826857253  6.784759133418  2.635409027926  3.772600723652  944.325479853867  4.665211765291  9.918795602249  5.051378579662  1.502755061856
2.611981361422  3.618147273686  7.158167577579  6.748604482210  7.958456246975  6.204172738711  9.392116086733  8.065048868234  5.947245890240  9.336849339499  558.234970090206  8.638546544522  0.001098716919  0.953462976892  1.970415095120
9.159000691247  4.660923026634  1.426900599836  6.071932952248  2.444637945673  5.048707054511  6.827160128887  1.734337185109  9.395627083733  6.178528626838  056.035492252116  9.996686807452  9.946604462309  0.979412695558  0.726134993113
1.397763537884  1.709625296127  5.947417631066  9.322209671101  7.031043513581  1.519666269582  6.730883342434  9.383292435021  6.216918317961  2.142423427731  225.931075008235  1.941216903561  6.128617580220  1.956931326031  3.258582450248
0.255136330305  5.952135396441  6.345120169043  2.347751112653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105504286714  051.505019812305  3.193253107627  2.701171508107  1.784538507471  1.099856514743
6.404232781488  9.794349366682  9.387701592191  9.899972600508  2.026250754685  0.301791961421  4.116962781303  3.414183355375  1.556509437909  8.936020036702  752.808767620920  8.491041947149  5.117794945773  4.047320027472  1.421989592074

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1319     0.1319      1   0.0000     0.0000      0
    1   8   0.2781     0.2781      1   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0147     0.0147      1   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2781     0.4248   0.4100      3   0.0000     0.0000      0        0     0.0000       19 1103638656
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2781     0.4248   0.4100      3   0.0000     0.0000      0        0     0.0000       19 1103638656    371541.00        582        139         80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.2781     0.4248   0.4100      3   0.0000     0.0000      0        0       19 1103638656    371541.00        582

Place-opt command complete                CPU:   348 s (  0.10 hr )  ELAPSE:   526 s (  0.15 hr )  MEM-PEAK:  1528 MB
Place-opt command statistics  CPU=133 sec (0.04 hr) ELAPSED=133 sec (0.04 hr) MEM-PEAK=1.492 GB
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 654, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 654, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 177. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2024-04-09 21:25:04 / Session:  00:08:47 / Command:  00:02:43 / CPU:  00:02:43 / Memory: 1529 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2024-04-09 21:25:05 / Session:  00:08:48 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1529 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-04-09 21:25:06 / Session:  00:08:49 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1529 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-04-09 21:25:06 / Session:  00:08:49 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1529 MB (FLW-8100)
Running clock synthesis step.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-04-09 21:25:06 / Session:  00:08:49 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1529 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-04-09 21:25:06 / Session:  00:08:49 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1529 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32hvt_c/DELLN1X2_HVT
   saed32hvt_c/DELLN2X2_HVT
   saed32hvt_c/DELLN3X2_HVT
   saed32hvt_c/NBUFFX16_HVT
   saed32hvt_c/NBUFFX2_HVT
   saed32hvt_c/NBUFFX32_HVT
   saed32hvt_c/NBUFFX4_HVT
   saed32hvt_c/NBUFFX8_HVT
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32hvt_c/AOBUFX1_HVT
   saed32hvt_c/AOBUFX2_HVT
   saed32hvt_c/AOBUFX4_HVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32hvt_c/IBUFFX16_HVT
   saed32hvt_c/IBUFFX2_HVT
   saed32hvt_c/IBUFFX32_HVT
   saed32hvt_c/IBUFFX4_HVT
   saed32hvt_c/IBUFFX8_HVT
   saed32hvt_c/INVX0_HVT
   saed32hvt_c/INVX16_HVT
   saed32hvt_c/INVX1_HVT
   saed32hvt_c/INVX2_HVT
   saed32hvt_c/INVX32_HVT
   saed32hvt_c/INVX4_HVT
   saed32hvt_c/INVX8_HVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32hvt_c/AOINVX1_HVT
   saed32hvt_c/AOINVX2_HVT
   saed32hvt_c/AOINVX4_HVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32hvt_c/CGLNPRX2_HVT
   saed32hvt_c/CGLNPRX8_HVT
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32hvt_c/CGLNPSX16_HVT
   saed32hvt_c/CGLNPSX2_HVT
   saed32hvt_c/CGLNPSX4_HVT
   saed32hvt_c/CGLNPSX8_HVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32hvt_c/CGLPPRX2_HVT
   saed32hvt_c/CGLPPRX8_HVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32hvt_c/CGLPPSX16_HVT
   saed32hvt_c/CGLPPSX2_HVT
   saed32hvt_c/CGLPPSX4_HVT
   saed32hvt_c/CGLPPSX8_HVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Clock: rclk (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: rclk (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk2x (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk2x (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.30 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 665 total shapes.
Layer M2: cached 210 shapes out of 210 total shapes.
Cached 11442 vias out of 33142 total vias.
Total 0.5000 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x95673dc0): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x95673dc0): 2500
Total 0.0400 seconds to load 1887 cell instances into cellmap
Moveable cells: 549; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.2930, cell height 1.6720, cell area 3.8339 for total 549 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 654, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 6. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 112 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.67 sec, cpu time is 0 hr : 0 min : 0.66 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'io_b_rclk' is not movable
Inst 'io_b_wclk' is not movable
Inst 'io_b_wclk2x' is not movable
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 3
  Level 1 Num Nodes: 3
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = slow, mode = func)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func:slow)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ndr: clock_double_spacing added
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner slow for worst dynamic corner
Using default layer M5
new cutoff lpd: 1.21715e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.315979 / 0.315979)
ORB: Nominal = 0.0729227  Design MT = 0.475000  Target = 0.3159788 (4.333 nominal)  MaxRC = 0.218616
ORB: Fast Target = 0.102705 ( 1.408 nominal )
ORB: stageDelay=0.21124, stageLength=8126574
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Core Area = 50 X 50 ()
   10% ...   20% ...   30% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = io_b_rclk/DOUT
 Clocks: 
     rclk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 52
 Number of Gates = 0
 Number of Loads = 52
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver io_b_rclk/DOUT
 Phase delay: (max r/f: 0.620708/nan  min r/f: 0.620708/nan) : io_b_rclk/PADIO
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = io_b_wclk/DOUT
 Clocks: 
     wclk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 52
 Number of Gates = 0
 Number of Loads = 52
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver io_b_wclk/DOUT
 Phase delay: (max r/f: 0.544319/nan  min r/f: 0.544319/nan) : io_b_wclk/PADIO
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = io_b_wclk2x/DOUT
 Clocks: 
     wclk2x (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver io_b_wclk2x/DOUT
 Phase delay: (max r/f: 0.409622/nan  min r/f: 0.409622/nan) : io_b_wclk2x/PADIO
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = rclk
 Clocks: 
     rclk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance  = 600.000000
  Number of loads = 0
Warning: The net 'rclk' will not be buffered because it is a pad net. (CTS-053)
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = wclk
 Clocks: 
     wclk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance  = 600.000000
  Number of loads = 0
Warning: The net 'wclk' will not be buffered because it is a pad net. (CTS-053)
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = wclk2x
 Clocks: 
     wclk2x (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance  = 600.000000
  Number of loads = 0
Warning: The net 'wclk2x' will not be buffered because it is a pad net. (CTS-053)
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 4.64 sec, cpu time is 0 hr : 0 min : 4.58 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
There are 2 buffers and 0 inverters added (total area 16.77) by Clock Tree Synthesis.
Information: 0 out of 2 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 96, orientation changed without moving: 20
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Total number of global routed clock nets: 8
Information: The run time for clock net global routing is 0 hr : 0 min : 5.41 sec, cpu time is 0 hr : 0 min : 8.16 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 658 nets, 5 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 656, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 8, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 8. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 3, GR 236, DR 0), data (VR 712, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: fifo1_sram; type: design; tot_drc_vio: 0; buf_ct: 2; buf_area: 16.773504; cell_area: 36016.773504
start cto; name: func:rclk; type: clock; latency: 0.620384; gskew: 0.015373; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 2; buf_area: 16.773504; cell_area: 12016.773504
start cto; name: func:wclk; type: clock; latency: 0.580730; gskew: 0.116959; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 12000.000000
start cto; name: func:wclk2x; type: clock; latency: 0.398388; gskew: 0.000648; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 12000.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wclk2x mode: func root: wclk2x
clock: wclk mode: func root: wclk
clock: rclk mode: func root: rclk
Clock QoR Before DRC Optimization:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0006; ID = 0.3984; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.0030; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1170; ID = 0.5807; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 1405.5460; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0154; ID = 0.6204; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1871.0390; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9999

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.58u 00:00:00.04s 00:00:00.62e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0006; ID = 0.3984; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.0030; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1170; ID = 0.5807; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 1405.5460; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0154; ID = 0.6204; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1871.0390; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.63 sec, cpu time is 0 hr : 0 min : 0.63 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.63 sec, cpu time is 0 hr : 0 min : 0.63 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock wclk2x mode func corner:  slow  
No corner selected from constraint nor user primary corner
Selecting clock wclk mode func corner:  slow    
No corner selected from constraint nor user primary corner
Selecting clock rclk mode func corner:  slow    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: wclk2x mode: func root: wclk2x
clock: wclk mode: func root: wclk
clock: rclk mode: func root: rclk
Clock QoR Before Global latency and skew opt:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0006; ID = 0.3984; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.0030; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1170; ID = 0.5807; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 1405.5460; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0154; ID = 0.6204; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 16.7735; ClockCellArea = 12016.7734; ClockWireLen = 1871.0390; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         13
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          9
        # Failed main graph committ          =          0
        # Successful main graph commit      =          4
        # Subgraph evaluation success rate in percent =     0.3077
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1
        # Accepted     relocation moves =        3

        # Total CPU time                  = 00h:00m:04s
        # Total elapsed time              = 00h:00m:04s
        # Flow total speed up             =     1.0000
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9997
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9998
        # Sg CPU time                     = 00h:00m:04s
        # Sg elapsed time                 = 00h:00m:04s
        # Sg speed up                     =     1.0000
        # The rest of flow speed up       =     1.0000

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Global latency and skew opt cpu time 00:00:04.99u 00:00:00.05s 00:00:05.04e: 
Clock QoR After Global latency and skew opt:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0006; ID = 0.3984; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.0030; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          io_b_wclk2x/PADIO
  (1) 0.4173            0.4173          io_b_wclk2x/DOUT
  (2) 0.3984            -0.0190         wdata_reg_4_/CLK
Shortest path:
  (0) 0.0000            0.0000          io_b_wclk2x/PADIO
  (1) 0.4173            0.4173          io_b_wclk2x/DOUT
  (2) 0.3977            -0.0196         wdata_reg_2_/CLK
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1170; ID = 0.5807; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 1405.5460; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          io_b_wclk/PADIO
  (1) 0.4705            0.4705          io_b_wclk/DOUT
  (2) 0.5807            0.1102          fifomem/genblk1_2__U/CE1
Shortest path:
  (0) 0.0000            0.0000          io_b_wclk/PADIO
  (1) 0.4705            0.4705          io_b_wclk/DOUT
  (2) 0.4638            -0.0068         sync_r2w/wq1_rptr_reg_10_/CLK
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0139; ID = 0.6078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 21.3481; ClockCellArea = 12021.3477; ClockWireLen = 1806.9570; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          io_b_rclk/PADIO
  (1) 0.4259            0.4259          io_b_rclk/DOUT
  (2) 0.4136            -0.0123         ZCTSBUF_2545_976/A
  (3) 0.5937            0.1801          ZCTSBUF_2545_976/Y
  (4) 0.6078            0.0141          fifomem/genblk1_4__U/CE2
Shortest path:
  (0) 0.0000            0.0000          io_b_rclk/PADIO
  (1) 0.4259            0.4259          io_b_rclk/DOUT
  (2) 0.4136            -0.0123         ZCTSBUF_2545_976/A
  (3) 0.5937            0.1801          ZCTSBUF_2545_976/Y
  (4) 0.5939            0.0002          rptr_empty/rptr_reg_9_/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 5.05 sec, cpu time is 0 hr : 0 min : 5.05 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 5.05 sec, cpu time is 0 hr : 0 min : 5.05 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock wclk2x mode func corner:  slow  
No corner selected from constraint nor user primary corner
Selecting clock wclk mode func corner:  slow    
No corner selected from constraint nor user primary corner
Selecting clock rclk mode func corner:  slow    
-------------------------------------------------------------
Optimizing clock tree area
clock: wclk2x mode: func root: wclk2x
clock: wclk mode: func root: wclk
clock: rclk mode: func root: rclk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          8
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          4
        # Failed main graph committ          =          4
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9999

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0006; ID = 0.3984; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.0030; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1170; ID = 0.5807; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 1405.5460; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0139; ID = 0.6078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 21.3481; ClockCellArea = 12021.3477; ClockWireLen = 1806.9570; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.29u 00:00:00.02s 00:00:00.31e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.31 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.31 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: wclk2x mode: func root: wclk2x
clock: wclk mode: func root: wclk
clock: rclk mode: func root: rclk
Clock QoR Before DRC Optimization:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0006; ID = 0.3984; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.0030; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.1170; ID = 0.5807; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 1405.5460; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0139; ID = 0.6078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 21.3481; ClockCellArea = 12021.3477; ClockWireLen = 1806.9570; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0006; ID = 0.3984; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 373.0030; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1170; ID = 0.5807; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; ClockWireLen = 1405.5460; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0139; ID = 0.6078; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 21.3481; ClockCellArea = 12021.3477; ClockWireLen = 1806.9570; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    19 

No. doRoutes           =   189 
No. doUnroutes         =   119 
No. redoRoutes         =     8 
No. redoUnroutes       =     8 
No. undoRoutes         =   189 
No. undoUnroutes       =   119 
No. commitRoutes       =     6 
No. commitUnroutes     =     6 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   35  Alloctr   35  Proc 8995 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 8995 
Net statistics:
Total number of nets     = 722
Number of nets to route  = 8
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
4 nets are fully connected,
 of which 0 are detail routed and 4 are global routed.
4 nets have non-default rule clock_double_spacing
         4 non-user-specified nets, 4 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 656 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          656 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8995 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  105  Alloctr  108  Proc 8995 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  105  Alloctr  108  Proc 8995 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  108  Proc 8995 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  174  Alloctr  176  Proc 8995 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  174  Alloctr  176  Proc 8995 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     4 Max = 1 GRCs =    22 (0.00%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs = 22) GRCs =    22 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     3 Max = 1 (GRCs = 20) GRCs =    20 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     2 Max =  1 GRCs =    20 (0.04%)
Initial. H routing: Overflow =     2 Max =  1 (GRCs = 20) GRCs =    20 (0.08%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     2 Max =  1 (GRCs = 19) GRCs =    19 (0.07%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3570.31
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 137.75
Initial. Layer M3 wire length = 1126.55
Initial. Layer M4 wire length = 940.81
Initial. Layer M5 wire length = 689.76
Initial. Layer M6 wire length = 675.45
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 310
Initial. Via VIA12SQ_C count = 102
Initial. Via VIA23SQ_C count = 108
Initial. Via VIA34SQ_C count = 80
Initial. Via VIA45SQ_C count = 10
Initial. Via VIA56SQ_C count = 10
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  135  Alloctr  136  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  174  Alloctr  176  Proc 8995 

Congestion utilization per direction:
Average vertical track utilization   =  0.46 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.15 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   99  Alloctr   99  Proc    0 
[End of Global Routing] Total (MB): Used  137  Alloctr  138  Proc 8995 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   67  Alloctr   68  Proc 8995 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 96 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 680 total shapes.
Layer M2: cached 210 shapes out of 262 total shapes.
Cached 11442 vias out of 33452 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 89 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1889        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1889
number of references:                89
number of site rows:                346
number of locations attempted:     5084
number of locations failed:         733  (14.4%)

Legality of references at locations:
43 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    19        143        51 ( 35.7%)         66        21 ( 31.8%)  NBUFFX4_RVT
    22        176        36 ( 20.5%)         88        17 ( 19.3%)  NBUFFX8_HVT
    35        278        40 ( 14.4%)         96        12 ( 12.5%)  AND2X1_RVT
    27        214        34 ( 15.9%)         72        11 ( 15.3%)  NAND2X0_RVT
    14        110        26 ( 23.6%)         69        15 ( 21.7%)  NBUFFX4_HVT
    26        198        26 ( 13.1%)        111        14 ( 12.6%)  NBUFFX2_RVT
     8         64        19 ( 29.7%)         48        16 ( 33.3%)  OR2X2_RVT
    20        184        22 ( 12.0%)         74        12 ( 16.2%)  INVX0_RVT
    33        248        22 (  8.9%)        120         9 (  7.5%)  INVX1_RVT
     8         64        23 ( 35.9%)         32         8 ( 25.0%)  OA21X1_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          8         4 ( 50.0%)  XNOR2X1_RVT
     4         32        12 ( 37.5%)         16         8 ( 50.0%)  NBUFFX16_RVT
     4         27        10 ( 37.0%)          0         0 (  0.0%)  DELLN1X2_RVT
    19        143        51 ( 35.7%)         66        21 ( 31.8%)  NBUFFX4_RVT
     4         32        11 ( 34.4%)          0         0 (  0.0%)  OA22X2_RVT
     5         40        11 ( 27.5%)          8         5 ( 62.5%)  NBUFFX16_HVT
     5         40        12 ( 30.0%)         24         9 ( 37.5%)  OA22X1_RVT
     8         64        23 ( 35.9%)         32         8 ( 25.0%)  OA21X1_RVT
     8         64        19 ( 29.7%)         48        16 ( 33.3%)  OR2X2_RVT
     7         52        15 ( 28.8%)         28        10 ( 35.7%)  XNOR2X2_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         453 (4980 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.058 um ( 0.03 row height)
rms weighted cell displacement:   0.058 um ( 0.03 row height)
max cell displacement:            1.824 um ( 1.09 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:                1
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/U46 (INVX0_RVT)
  Input location: (590.896,465.496)
  Legal location: (589.072,465.496)
  Displacement:   1.824 um ( 1.09 row height)
Cell: wptr_full/ctmTdsLR_1_432 (AND2X1_RVT)
  Input location: (607.768,477.2)
  Legal location: (607.768,477.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_3_421 (AND2X1_RVT)
  Input location: (612.328,485.56)
  Legal location: (612.328,485.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/ctmTdsLR_1_233 (AND2X1_RVT)
  Input location: (588.616,400.288)
  Legal location: (588.616,400.288)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/ctmTdsLR_1_431 (AND2X1_RVT)
  Input location: (586.944,410.32)
  Legal location: (586.944,410.32)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_3_136 (AND2X1_RVT)
  Input location: (610.96,482.216)
  Legal location: (610.96,482.216)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_1_419 (AND2X1_RVT)
  Input location: (609.288,487.232)
  Legal location: (609.288,487.232)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_2_138 (AND2X1_RVT)
  Input location: (608.832,488.904)
  Legal location: (608.832,488.904)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_3_188 (AND2X1_RVT)
  Input location: (595,490.576)
  Legal location: (595,490.576)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/ctmTdsLR_2_583 (AND2X1_RVT)
  Input location: (591.504,401.96)
  Legal location: (591.504,401.96)
  Displacement:   0.000 um ( 0.00 row height)

Info: 96 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.97 sec, cpu time is 0 hr : 0 min : 0.97 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 8 flat clock tree nets.
There are 5 non-sink instances (total area 36021.35) on clock trees including 3 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 21.35).
2 buffers/inverters were inserted below 1 leaf level Gates.
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 658 nets, 5 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 656, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 8, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 8. (TIM-112)

Skew Bottleneck Analysis:

Largest skew jumps (> 0.1 or 50 percent of the global skew) of the terms for clock wclk:
  Skewgroup: default_wclk, Corner: slow
    Skew jumped by 0.117 at term io_b_wclk/DOUT 
 Compilation of clock trees finished successfully
 Run time for cts 00:00:31.76u 00:00:03.45s 00:00:32.53e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-053    3  Warning  The net '%s' will not be buffered because it is a pad n...

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x9e87a1c0): 2500
INFO: creating 50(r) x 50(c) GridCells YDim 23.9703 XDim 23.9976
INFO: number of GridCells (0x9e87a1c0): 2500
Total 0.0300 seconds to load 1889 cell instances into cellmap
Moveable cells: 549; Application fixed cells: 2; Macro cells: 0; User fixed cells: 1338
Average cell width 2.3079, cell height 1.6720, cell area 3.8587 for total 551 placed and application fixed cells
Information: Current block utilization is '0.00810', effective utilization is '0.01449'. (OPT-055)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 656, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 179. (TIM-112)

    Scenario func_slow  WNS = 0.442714, TNS = 3.983407, NVP = 16

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:09:22     0.443     3.983 3.733e+05     0.000   145.879       141        80         0     0.000      1927 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-04-09 21:25:39 / Session:  00:09:22 / Command:  00:00:34 / CPU:  00:00:33 / Memory: 1928 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2024-04-09 21:25:39 / Session:  00:09:22 / Command:  00:00:34 / CPU:  00:00:33 / Memory: 1928 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-04-09 21:25:39 / Session:  00:09:22 / Command:  00:00:34 / CPU:  00:00:33 / Memory: 1928 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-04-09 21:25:39 / Session:  00:09:22 / Command:  00:00:34 / CPU:  00:00:33 / Memory: 1928 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   35  Alloctr   35  Proc 8995 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 8995 
Net statistics:
Total number of nets     = 722
Number of nets to route  = 8
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
5 nets are fully connected,
 of which 0 are detail routed and 5 are global routed.
4 nets have non-default rule clock_double_spacing
         4 non-user-specified nets, 4 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8995 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  105  Alloctr  108  Proc 8995 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  105  Alloctr  108  Proc 8995 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  108  Proc 8995 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  105  Alloctr  108  Proc 8995 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  281  Alloctr  284  Proc 8995 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =    21 (0.00%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs = 21) GRCs =    21 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     3 Max = 1 (GRCs = 20) GRCs =    20 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     2 Max =  1 GRCs =    20 (0.04%)
Initial. H routing: Overflow =     2 Max =  1 (GRCs = 20) GRCs =    20 (0.08%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     2 Max =  1 (GRCs = 19) GRCs =    19 (0.07%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3570.31
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 137.75
Initial. Layer M3 wire length = 1126.55
Initial. Layer M4 wire length = 940.81
Initial. Layer M5 wire length = 689.76
Initial. Layer M6 wire length = 675.45
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 310
Initial. Via VIA12SQ_C count = 102
Initial. Via VIA23SQ_C count = 108
Initial. Via VIA34SQ_C count = 80
Initial. Via VIA45SQ_C count = 10
Initial. Via VIA56SQ_C count = 10
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Apr  9 21:25:45 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  282  Alloctr  284  Proc 8995 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.00%)
phase1. H routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  1 GRCs =     1 (0.00%)
phase1. H routing: Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3570.51
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 137.75
phase1. Layer M3 wire length = 1126.75
phase1. Layer M4 wire length = 940.81
phase1. Layer M5 wire length = 689.76
phase1. Layer M6 wire length = 675.45
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 311
phase1. Via VIA12SQ_C count = 102
phase1. Via VIA23SQ_C count = 108
phase1. Via VIA34SQ_C count = 81
phase1. Via VIA45SQ_C count = 10
phase1. Via VIA56SQ_C count = 10
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Apr  9 21:25:45 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  281  Alloctr  283  Proc 8995 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3570.51
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 137.75
phase2. Layer M3 wire length = 1126.75
phase2. Layer M4 wire length = 940.81
phase2. Layer M5 wire length = 689.76
phase2. Layer M6 wire length = 675.45
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 311
phase2. Via VIA12SQ_C count = 102
phase2. Via VIA23SQ_C count = 108
phase2. Via VIA34SQ_C count = 81
phase2. Via VIA45SQ_C count = 10
phase2. Via VIA56SQ_C count = 10
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  243  Alloctr  244  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  281  Alloctr  283  Proc 8995 

Congestion utilization per direction:
Average vertical track utilization   =  0.01 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.01 %
Peak    horizontal track utilization = 33.33 %

[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used  207  Alloctr  207  Proc    0 
[End of Global Routing] Total (MB): Used  245  Alloctr  246  Proc 8995 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   67  Alloctr   68  Proc 8995 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: TA init] Total (MB): Used   35  Alloctr   36  Proc 8995 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 114 of 474


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   36  Alloctr   36  Proc 8995 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   36  Alloctr   36  Proc 8995 

Number of wires with overlap after iteration 1 = 35 of 420


Wire length and via report:
---------------------------
Number of M1 wires: 15            : 0
Number of M2 wires: 167                  VIA12SQ_C: 115
Number of M3 wires: 153                  VIA23SQ_C: 145
Number of M4 wires: 64           VIA34SQ_C: 85
Number of M5 wires: 16           VIA45SQ_C: 15
Number of M6 wires: 5            VIA56SQ_C: 10
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 420               vias: 370

Total M1 wire length: 3.4
Total M2 wire length: 161.8
Total M3 wire length: 1144.1
Total M4 wire length: 934.0
Total M5 wire length: 687.1
Total M6 wire length: 674.3
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3604.6

Longest M1 wire length: 1.0
Longest M2 wire length: 10.0
Longest M3 wire length: 244.1
Longest M4 wire length: 339.9
Longest M5 wire length: 218.0
Longest M6 wire length: 360.5
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   33  Alloctr   34  Proc 8995 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Dr init] Total (MB): Used  105  Alloctr  106  Proc 8995 
Total number of nets = 722, of which 0 are not extracted
Total number of open nets = 628, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4889/5184 Partitions, Violations =      0
Routed  4890/5184 Partitions, Violations =      0
Routed  4891/5184 Partitions, Violations =      0
Routed  4892/5184 Partitions, Violations =      0
Routed  4893/5184 Partitions, Violations =      0
Routed  4894/5184 Partitions, Violations =      0
Routed  4895/5184 Partitions, Violations =      0
Routed  4896/5184 Partitions, Violations =      0
Routed  4897/5184 Partitions, Violations =      0
Routed  4898/5184 Partitions, Violations =      0
Routed  4899/5184 Partitions, Violations =      0
Routed  4900/5184 Partitions, Violations =      0
Routed  4901/5184 Partitions, Violations =      0
Routed  4902/5184 Partitions, Violations =      0
Routed  4903/5184 Partitions, Violations =      0
Routed  4904/5184 Partitions, Violations =      0
Routed  4905/5184 Partitions, Violations =      0
Routed  4906/5184 Partitions, Violations =      0
Routed  4907/5184 Partitions, Violations =      0
Routed  4908/5184 Partitions, Violations =      0
Routed  4909/5184 Partitions, Violations =      0
Routed  4910/5184 Partitions, Violations =      0
Routed  4911/5184 Partitions, Violations =      0
Routed  4912/5184 Partitions, Violations =      0
Routed  4913/5184 Partitions, Violations =      0
Routed  4914/5184 Partitions, Violations =      0
Routed  4915/5184 Partitions, Violations =      0
Routed  4916/5184 Partitions, Violations =      0
Routed  4917/5184 Partitions, Violations =      0
Routed  4918/5184 Partitions, Violations =      0
Routed  4919/5184 Partitions, Violations =      0
Routed  4920/5184 Partitions, Violations =      0
Routed  4921/5184 Partitions, Violations =      0
Routed  4922/5184 Partitions, Violations =      0
Routed  4923/5184 Partitions, Violations =      0
Routed  4924/5184 Partitions, Violations =      0
Routed  4925/5184 Partitions, Violations =      0
Routed  4926/5184 Partitions, Violations =      0
Routed  4927/5184 Partitions, Violations =      0
Routed  4928/5184 Partitions, Violations =      2
Routed  4929/5184 Partitions, Violations =      2
Routed  4930/5184 Partitions, Violations =      2
Routed  4931/5184 Partitions, Violations =      2
Routed  4932/5184 Partitions, Violations =      2
Routed  4933/5184 Partitions, Violations =      2
Routed  4934/5184 Partitions, Violations =      2
Routed  4935/5184 Partitions, Violations =      2
Routed  4936/5184 Partitions, Violations =      2
Routed  4937/5184 Partitions, Violations =      2
Routed  4938/5184 Partitions, Violations =      2
Routed  4939/5184 Partitions, Violations =      2
Routed  4940/5184 Partitions, Violations =      2
Routed  4941/5184 Partitions, Violations =      2
Routed  4942/5184 Partitions, Violations =      2
Routed  4943/5184 Partitions, Violations =      2
Routed  4944/5184 Partitions, Violations =      2
Routed  4945/5184 Partitions, Violations =      2
Routed  4946/5184 Partitions, Violations =      2
Routed  4947/5184 Partitions, Violations =      2
Routed  4948/5184 Partitions, Violations =      2
Routed  4949/5184 Partitions, Violations =      2
Routed  4950/5184 Partitions, Violations =      2
Routed  4951/5184 Partitions, Violations =      2
Routed  4952/5184 Partitions, Violations =      2
Routed  4953/5184 Partitions, Violations =      2
Routed  4954/5184 Partitions, Violations =      2
Routed  4955/5184 Partitions, Violations =      2
Routed  4956/5184 Partitions, Violations =      2
Routed  4957/5184 Partitions, Violations =      2
Routed  4958/5184 Partitions, Violations =      2
Routed  4959/5184 Partitions, Violations =      2
Routed  4960/5184 Partitions, Violations =      2
Routed  4961/5184 Partitions, Violations =      2
Routed  4962/5184 Partitions, Violations =      2
Routed  4963/5184 Partitions, Violations =      2
Routed  4964/5184 Partitions, Violations =      2
Routed  4965/5184 Partitions, Violations =      2
Routed  4966/5184 Partitions, Violations =      2
Routed  4967/5184 Partitions, Violations =      2
Routed  4968/5184 Partitions, Violations =      2
Routed  4969/5184 Partitions, Violations =      2
Routed  4970/5184 Partitions, Violations =      2
Routed  4971/5184 Partitions, Violations =      2
Routed  4972/5184 Partitions, Violations =      2
Routed  4973/5184 Partitions, Violations =      2
Routed  4974/5184 Partitions, Violations =      2
Routed  4975/5184 Partitions, Violations =      2
Routed  4976/5184 Partitions, Violations =      2
Routed  4977/5184 Partitions, Violations =      2
Routed  4978/5184 Partitions, Violations =      2
Routed  4979/5184 Partitions, Violations =      2
Routed  4980/5184 Partitions, Violations =      4
Routed  4981/5184 Partitions, Violations =      6
Routed  4982/5184 Partitions, Violations =      6
Routed  4983/5184 Partitions, Violations =      6
Routed  4984/5184 Partitions, Violations =      6
Routed  4985/5184 Partitions, Violations =      6
Routed  4986/5184 Partitions, Violations =      6
Routed  4987/5184 Partitions, Violations =      6
Routed  4988/5184 Partitions, Violations =      6
Routed  4989/5184 Partitions, Violations =      6
Routed  4990/5184 Partitions, Violations =      4
Routed  4991/5184 Partitions, Violations =      4
Routed  4992/5184 Partitions, Violations =      4
Routed  4993/5184 Partitions, Violations =      4
Routed  4994/5184 Partitions, Violations =      4
Routed  4995/5184 Partitions, Violations =      4
Routed  4996/5184 Partitions, Violations =      4
Routed  4997/5184 Partitions, Violations =      4
Routed  4998/5184 Partitions, Violations =      4
Routed  4999/5184 Partitions, Violations =      4
Routed  5000/5184 Partitions, Violations =      4
Routed  5001/5184 Partitions, Violations =      4
Routed  5002/5184 Partitions, Violations =      4
Routed  5003/5184 Partitions, Violations =      4
Routed  5004/5184 Partitions, Violations =      4
Routed  5005/5184 Partitions, Violations =      4
Routed  5006/5184 Partitions, Violations =      4
Routed  5007/5184 Partitions, Violations =      4
Routed  5008/5184 Partitions, Violations =      4
Routed  5009/5184 Partitions, Violations =      4
Routed  5010/5184 Partitions, Violations =      4
Routed  5011/5184 Partitions, Violations =      4
Routed  5012/5184 Partitions, Violations =      4
Routed  5013/5184 Partitions, Violations =      4
Routed  5014/5184 Partitions, Violations =      4
Routed  5015/5184 Partitions, Violations =      4
Routed  5016/5184 Partitions, Violations =      4
Routed  5017/5184 Partitions, Violations =      4
Routed  5018/5184 Partitions, Violations =      4
Routed  5019/5184 Partitions, Violations =      4
Routed  5020/5184 Partitions, Violations =      4
Routed  5021/5184 Partitions, Violations =      4
Routed  5022/5184 Partitions, Violations =      4
Routed  5023/5184 Partitions, Violations =      4
Routed  5024/5184 Partitions, Violations =      4
Routed  5025/5184 Partitions, Violations =      2
Routed  5026/5184 Partitions, Violations =      2
Routed  5027/5184 Partitions, Violations =      2
Routed  5028/5184 Partitions, Violations =      2
Routed  5029/5184 Partitions, Violations =      5
Routed  5030/5184 Partitions, Violations =      5
Routed  5031/5184 Partitions, Violations =      2
Routed  5032/5184 Partitions, Violations =      2
Routed  5033/5184 Partitions, Violations =      2
Routed  5034/5184 Partitions, Violations =      2
Routed  5035/5184 Partitions, Violations =      2
Routed  5036/5184 Partitions, Violations =      2
Routed  5037/5184 Partitions, Violations =      2
Routed  5038/5184 Partitions, Violations =      2
Routed  5039/5184 Partitions, Violations =      2
Routed  5040/5184 Partitions, Violations =      2
Routed  5041/5184 Partitions, Violations =      2
Routed  5042/5184 Partitions, Violations =      2
Routed  5043/5184 Partitions, Violations =      2
Routed  5044/5184 Partitions, Violations =      2
Routed  5045/5184 Partitions, Violations =      2
Routed  5046/5184 Partitions, Violations =      2
Routed  5047/5184 Partitions, Violations =      2
Routed  5048/5184 Partitions, Violations =      2
Routed  5049/5184 Partitions, Violations =      2
Routed  5050/5184 Partitions, Violations =      2
Routed  5051/5184 Partitions, Violations =      2
Routed  5052/5184 Partitions, Violations =      2
Routed  5053/5184 Partitions, Violations =      2
Routed  5054/5184 Partitions, Violations =      2
Routed  5055/5184 Partitions, Violations =      2
Routed  5056/5184 Partitions, Violations =      2
Routed  5057/5184 Partitions, Violations =      2
Routed  5058/5184 Partitions, Violations =      2
Routed  5059/5184 Partitions, Violations =      2
Routed  5060/5184 Partitions, Violations =      2
Routed  5061/5184 Partitions, Violations =      2
Routed  5062/5184 Partitions, Violations =      2
Routed  5063/5184 Partitions, Violations =      2
Routed  5064/5184 Partitions, Violations =      2
Routed  5065/5184 Partitions, Violations =      2
Routed  5066/5184 Partitions, Violations =      2
Routed  5067/5184 Partitions, Violations =      2
Routed  5068/5184 Partitions, Violations =      2
Routed  5069/5184 Partitions, Violations =      2
Routed  5070/5184 Partitions, Violations =      2
Routed  5071/5184 Partitions, Violations =      2
Routed  5072/5184 Partitions, Violations =      2
Routed  5073/5184 Partitions, Violations =      2
Routed  5074/5184 Partitions, Violations =      2
Routed  5075/5184 Partitions, Violations =      2
Routed  5076/5184 Partitions, Violations =      2
Routed  5077/5184 Partitions, Violations =      2
Routed  5078/5184 Partitions, Violations =      2
Routed  5079/5184 Partitions, Violations =      2
Routed  5080/5184 Partitions, Violations =      2
Routed  5081/5184 Partitions, Violations =      2
Routed  5082/5184 Partitions, Violations =      2
Routed  5083/5184 Partitions, Violations =      2
Routed  5084/5184 Partitions, Violations =      2
Routed  5085/5184 Partitions, Violations =      2
Routed  5086/5184 Partitions, Violations =      2
Routed  5087/5184 Partitions, Violations =      2
Routed  5088/5184 Partitions, Violations =      2
Routed  5089/5184 Partitions, Violations =      2
Routed  5090/5184 Partitions, Violations =      2
Routed  5091/5184 Partitions, Violations =      2
Routed  5092/5184 Partitions, Violations =      2
Routed  5100/5184 Partitions, Violations =      2
Routed  5125/5184 Partitions, Violations =      3
Routed  5150/5184 Partitions, Violations =      0
Routed  5175/5184 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[Iter 0] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 0] Total (MB): Used  167  Alloctr  169  Proc 8995 

End DR iteration 0 with 5184 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   37  Alloctr   38  Proc 8995 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   37  Alloctr   38  Proc 8995 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    3602 micron
Total Number of Contacts =             337
Total Number of Wires =                392
Total Number of PtConns =              75
Total Number of Routed Wires =       390
Total Routed Wire Length =           3597 micron
Total Number of Routed Contacts =       337
        Layer              M1 :          1 micron
        Layer              M2 :        163 micron
        Layer              M3 :       1139 micron
        Layer              M4 :        933 micron
        Layer              M5 :        686 micron
        Layer              M6 :        674 micron
        Layer              M7 :          0 micron
        Layer              M8 :          0 micron
        Layer              M9 :          0 micron
        Layer            MRDL :          0 micron
        Via         VIA56SQ_C :         10
        Via    VIA45SQ_C(rot) :         15
        Via         VIA34SQ_C :         77
        Via   VIA34BAR_C(rot) :          1
        Via       VIA34SQ_2x1 :          1
        Via    VIA23SQ_C(rot) :        133
        Via         VIA12SQ_C :         95
        Via    VIA12SQ_C(rot) :          5

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.30% (1 / 337 vias)
 
    Layer VIA1       =  0.00% (0      / 100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (100     vias)
    Layer VIA2       =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
    Layer VIA3       =  1.27% (1      / 79      vias)
        Weight 1     =  1.27% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.73% (78      vias)
    Layer VIA4       =  0.00% (0      / 15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (15      vias)
    Layer VIA5       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 
  Total double via conversion rate    =  0.30% (1 / 337 vias)
 
    Layer VIA1       =  0.00% (0      / 100     vias)
    Layer VIA2       =  0.00% (0      / 133     vias)
    Layer VIA3       =  1.27% (1      / 79      vias)
    Layer VIA4       =  0.00% (0      / 15      vias)
    Layer VIA5       =  0.00% (0      / 10      vias)
 
  The optimized via conversion rate based on total routed via count =  0.30% (1 / 337 vias)
 
    Layer VIA1       =  0.00% (0      / 100     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (100     vias)
    Layer VIA2       =  0.00% (0      / 133     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (133     vias)
    Layer VIA3       =  1.27% (1      / 79      vias)
        Weight 1     =  1.27% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.73% (78      vias)
    Layer VIA4       =  0.00% (0      / 15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (15      vias)
    Layer VIA5       =  0.00% (0      / 10      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (10      vias)
 

Total number of nets = 722
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 658 nets, 0 global routed, 5 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 656, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 8, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 8. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
wclk         Yes     0.4668  0.4668  0.4716  0.4716   slow
rclk         Yes     0.6003  0.6003  0.6044  0.6044   slow
wclk2x       Yes     0.3966  0.3966  0.3987  0.3987   slow

Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-04-09 21:25:51 / Session:  00:09:34 / Command:  00:00:45 / CPU:  00:00:45 / Memory: 1928 MB (FLW-8100)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2024-04-09 21:25:51 / Session:  00:09:34 / Command:  00:00:46 / CPU:  00:00:45 / Memory: 1928 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2024-04-09 21:25:51 / Session:  00:09:34 / Command:  00:00:46 / CPU:  00:00:45 / Memory: 1928 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2024-04-09 21:25:53 / Session:  00:09:36 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1928 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 658 nets, 0 global routed, 5 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-04-09 21:25:53 / Session:  00:09:36 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1928 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 658 nets, 0 global routed, 5 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 656, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 656, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 179. (TIM-112)
Clock-opt command begin                   CPU:   398 s (  0.11 hr )  ELAPSE:   577 s (  0.16 hr )  MEM-PEAK:  1927 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 904 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[1922]
Info: update em.

Clock-opt timing update complete          CPU:   399 s (  0.11 hr )  ELAPSE:   578 s (  0.16 hr )  MEM-PEAK:  1927 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00008 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.2301     0.2895      3   0.0000     0.0000      0
    1   8   0.3485     0.4177      5   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0193     0.0335      2   0.0000     0.0000      0
    1  11   0.0729     0.3133      8   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.3485     1.0540   0.7072     18   0.0000     0.0000      0        0     0.0000       19 1105598848
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.3485     1.0540   0.7072     18   0.0000     0.0000      0        0     0.0000       19 1105598848    371562.34        584        141         80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.3485     1.0540   0.7072     18   0.0000     0.0000      0        0       19 1105598848    371562.34        584
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:   402 s (  0.11 hr )  ELAPSE:   581 s (  0.16 hr )  MEM-PEAK:  1927 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc8353800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc8353800): 57360
Total 0.0400 seconds to load 1889 cell instances into cellmap
Moveable cells: 549; Application fixed cells: 2; Macro cells: 0; User fixed cells: 1338
0 out of 712 data nets is detail routed, 5 out of 8 clock nets are detail routed and total 720 nets have been analyzed
Average cell width 2.3079, cell height 1.6720, cell area 3.8587 for total 551 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          1.05        0.71      0.00        18     371562.34  1105598848.00         584              0.16      1927
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 4 Iter  1          1.05        0.71      0.00        18     371562.34  1105598848.00         584              0.16      1927
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          1.05        0.71      0.00        18     371562.34  1105598848.00         584              0.16      1927
Clock-opt optimization Phase 4 Iter  3          1.05        0.71      0.00        18     371562.34  1105598848.00         584              0.16      1927

Clock-opt optimization Phase 5 Iter  1          1.05        0.71      0.00        18     371562.34  1105598848.00         584              0.16      1927
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter  2          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter  3          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter  4          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.
Clock-opt optimization Phase 6 Iter  6          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter  7          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter  8          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter  9          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 10          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 11          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 12          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 13          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 14          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 15          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 16          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 17          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 18          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 19          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 20          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.16      1927
Clock-opt optimization Phase 6 Iter 21          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.17      1927
Clock-opt optimization Phase 6 Iter 22          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.17      1927
Clock-opt optimization Phase 6 Iter 23          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.17      1927
Clock-opt optimization Phase 6 Iter 24          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.17      1927
Clock-opt optimization Phase 6 Iter 25          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.17      1927
Clock-opt optimization Phase 6 Iter 26          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.17      1927
Clock-opt optimization Phase 6 Iter 27          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.17      1927
Clock-opt optimization Phase 6 Iter 28          1.05        0.71      0.00        18     371560.06  1104628608.00         584              0.17      1927

Clock-opt optimization Phase 7 Iter  1          0.70        0.51      0.00        18     371601.47  1090500864.00         590              0.17      1927
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.70        0.51      0.00        18     371591.31  1088763520.00         581              0.17      1927
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.70        0.51      0.00        18     371576.56  1088310016.00         575              0.17      1927
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02898709 cumPct:    60.96 estdown: 0.01856515 cumUp:   55 numDown:  380 status= valid
Knee-Processing :  cumEst: 0.03764024 cumPct:    79.16 estdown: 0.00991200 cumUp:  132 numDown:  303 status= valid
Knee-Processing :  cumEst: 0.04329209 cumPct:    91.04 estdown: 0.00426015 cumUp:  240 numDown:  195 status= valid
Knee-Processing :  cumEst: 0.04755225 cumPct:   100.00 estdown: 0.00000000 cumUp:  444 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.09419088 cumPct:    80.97 estdown: 0.02214272 cumUp:   61 numDown:  381 status= valid
Knee-Processing :  cumEst: 0.10555270 cumPct:    90.73 estdown: 0.01078092 cumUp:  132 numDown:  310 status= valid
Knee-Processing :  cumEst: 0.11043944 cumPct:    94.93 estdown: 0.00589419 cumUp:  207 numDown:  235 status= valid
Knee-Processing :  cumEst: 0.11633363 cumPct:   100.00 estdown: 0.00000000 cumUp:  444 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.70        0.51      0.00        18     371576.56  1088310016.00         575              0.17      1927
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02739812 cumPct:    60.52 estdown: 0.01787471 cumUp:   50 numDown:  375 status= valid
Knee-Processing :  cumEst: 0.03552397 cumPct:    78.47 estdown: 0.00974886 cumUp:  122 numDown:  303 status= valid
Knee-Processing :  cumEst: 0.04100424 cumPct:    90.57 estdown: 0.00426860 cumUp:  227 numDown:  198 status= valid
Knee-Processing :  cumEst: 0.04527283 cumPct:   100.00 estdown: 0.00000000 cumUp:  434 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.70        0.51      0.00        18     371531.84  1085964288.00         565              0.17      1927
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
bmap: stepx = stepy = 239976
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.70        0.51      0.00        18     371531.84  1085964288.00         565              0.17      1927
Clock-opt optimization Phase 10 Iter  3         0.70        0.51      0.00        18     371531.84  1085964288.00         565              0.17      1927
Clock-opt optimization Phase 10 Iter  4         0.70        0.51      0.00        18     371531.84  1085964288.00         565              0.17      1927

Clock-opt optimization Phase 11 Iter  1         0.70        0.51      0.00        16     371541.25  1085860224.00         568              0.17      1927
Clock-opt optimization Phase 11 Iter  2         0.70        0.51      0.00        16     371541.25  1085860224.00         568              0.17      1927
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.70        0.51      0.00        16     371541.25  1085860224.00         568              0.17      1927
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.70        0.51      0.00        16     371541.25  1085860224.00         568              0.17      1927

Clock-opt optimization Phase 12 Iter  1         0.70        0.51      0.00        16     371541.25  1085860224.00         568              0.17      1927
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc1bb2660): 10000
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xc1bb2660): 10000
Total 0.0300 seconds to load 1873 cell instances into cellmap
Moveable cells: 533; Application fixed cells: 2; Macro cells: 0; User fixed cells: 1338
0 out of 733 data nets is detail routed, 5 out of 8 clock nets are detail routed and total 741 nets have been analyzed
Average cell width 2.3533, cell height 1.6720, cell area 3.9347 for total 535 placed and application fixed cells
Information: Current block utilization is '0.00800', effective utilization is '0.01441'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Snapped 533 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8995 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZINV_14_inst_1631 is placed overlapping with other cells at {{456.984 463.824} {460.024 465.496}}. (ZRT-763)
Warning: Cell rptr_empty/ctmTdsLR_2_1645 is placed overlapping with other cells at {{590.744 403.632} {591.960 405.304}}. (ZRT-763)
Warning: Cell wptr_full/ctmTdsLR_1_1714 is placed overlapping with other cells at {{611.112 478.872} {612.328 480.544}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   38  Alloctr   39  Proc 8995 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   52  Proc 8995 
Net statistics:
Total number of nets     = 706
Number of nets to route  = 604
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
4 nets have non-default rule clock_double_spacing
         4 non-user-specified nets, 4 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 604, Total Half Perimeter Wire Length (HPWL) 64456 microns
HPWL   0 ~   50 microns: Net Count      424     Total HPWL         5438 microns
HPWL  50 ~  100 microns: Net Count       24     Total HPWL         1716 microns
HPWL 100 ~  200 microns: Net Count       52     Total HPWL         7876 microns
HPWL 200 ~  300 microns: Net Count       34     Total HPWL         8524 microns
HPWL 300 ~  400 microns: Net Count       24     Total HPWL         8298 microns
HPWL 400 ~  500 microns: Net Count       13     Total HPWL         5812 microns
HPWL 500 ~  600 microns: Net Count        7     Total HPWL         3944 microns
HPWL 600 ~  700 microns: Net Count        8     Total HPWL         4998 microns
HPWL 700 ~  800 microns: Net Count       11     Total HPWL         8599 microns
HPWL 800 ~  900 microns: Net Count        3     Total HPWL         2512 microns
HPWL 900 ~ 1000 microns: Net Count        2     Total HPWL         1942 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         4797 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   52  Alloctr   53  Proc 8995 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  105  Alloctr  107  Proc 8995 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  105  Alloctr  107  Proc 8995 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  105  Alloctr  107  Proc 8995 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  209  Alloctr  212  Proc 8995 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  212  Alloctr  215  Proc 8995 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   353 Max = 4 GRCs =  2642 (0.26%)
Initial. H routing: Dmd-Cap  =   328 Max = 4 (GRCs =  1) GRCs =  2618 (0.51%)
Initial. V routing: Dmd-Cap  =    24 Max = 4 (GRCs =  1) GRCs =    24 (0.00%)
Initial. Both Dirs: Overflow =   441 Max = 5 GRCs =  2796 (0.27%)
Initial. H routing: Overflow =   375 Max = 4 (GRCs =  2) GRCs =  2735 (0.53%)
Initial. V routing: Overflow =    65 Max = 5 (GRCs =  1) GRCs =    61 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    37 Max = 5 (GRCs =  1) GRCs =    31 (0.01%)
Initial. M3         Overflow =    28 Max = 3 (GRCs =  1) GRCs =    29 (0.01%)
Initial. M4         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. M6         Overflow =    23 Max = 4 (GRCs =  1) GRCs =    27 (0.01%)
Initial. M7         Overflow =   346 Max = 4 (GRCs =  2) GRCs =  2701 (0.53%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   369 Max =  4 GRCs =  2734 (5.29%)
Initial. H routing: Overflow =   346 Max =  4 (GRCs =  2) GRCs =  2707 (10.48%)
Initial. V routing: Overflow =    23 Max =  4 (GRCs =  1) GRCs =    27 (0.10%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  5) GRCs =     5 (0.02%)
Initial. M6         Overflow =    23 Max =  4 (GRCs =  1) GRCs =    27 (0.10%)
Initial. M7         Overflow =   345 Max =  4 (GRCs =  2) GRCs =  2700 (10.45%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65794.50
Initial. Layer M1 wire length = 1.13
Initial. Layer M2 wire length = 15408.62
Initial. Layer M3 wire length = 18834.77
Initial. Layer M4 wire length = 10668.96
Initial. Layer M5 wire length = 5889.81
Initial. Layer M6 wire length = 10351.38
Initial. Layer M7 wire length = 4639.84
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4167
Initial. Via VIA12SQ_C count = 1512
Initial. Via VIA23SQ_C count = 1547
Initial. Via VIA34SQ_C count = 480
Initial. Via VIA45SQ_C count = 232
Initial. Via VIA56SQ_C count = 270
Initial. Via VIA67SQ_C count = 126
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Apr  9 21:26:41 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  212  Alloctr  214  Proc 8995 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     2 (0.00%)
phase1. H routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. Both Dirs: Overflow =    21 Max = 3 GRCs =    17 (0.00%)
phase1. H routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase1. V routing: Overflow =    16 Max = 3 (GRCs =  3) GRCs =    13 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    16 Max = 3 (GRCs =  3) GRCs =    13 (0.00%)
phase1. M3         Overflow =     5 Max = 2 (GRCs =  1) GRCs =     4 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66463.84
phase1. Layer M1 wire length = 1.13
phase1. Layer M2 wire length = 15611.48
phase1. Layer M3 wire length = 20535.99
phase1. Layer M4 wire length = 11575.78
phase1. Layer M5 wire length = 7382.63
phase1. Layer M6 wire length = 9841.17
phase1. Layer M7 wire length = 1515.66
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4349
phase1. Via VIA12SQ_C count = 1516
phase1. Via VIA23SQ_C count = 1606
phase1. Via VIA34SQ_C count = 589
phase1. Via VIA45SQ_C count = 318
phase1. Via VIA56SQ_C count = 258
phase1. Via VIA67SQ_C count = 62
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  174  Alloctr  175  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  212  Alloctr  214  Proc 8995 

Congestion utilization per direction:
Average vertical track utilization   =  0.29 %
Peak    vertical track utilization   = 108.33 %
Average horizontal track utilization =  0.25 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Global Routing] Stage (MB): Used  135  Alloctr  135  Proc    0 
[End of Global Routing] Total (MB): Used  174  Alloctr  175  Proc 8995 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -59  Alloctr  -60  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8995 
Using per-layer congestion maps for congestion reduction.
Information: 5.52% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.93% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 33.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.033 to 0.036. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ORB: Nominal = 0.0729227  Design MT = inf  Target = 0.3204193 (4.394 nominal)  MaxRC = 0.221864
ORB: Fast Target = 0.103694 ( 1.422 nominal )
ORB: stageDelay=0.21283, stageLength=8199998
nplLib: default vr hor dist = 1639
nplLib: default vr ver dist = 1639
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

****** eLpp estimated wire length 
5.33687% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 3.74261e+07
Total net wire length: 7.01275e+08
****** eLpp weights (with caps)
Number of nets: 640, of which 632 non-clock nets
Number of nets with 0 toggle rate: 239
Max toggle rate = 2, average toggle rate = 0.039431
Max non-clock toggle rate = 0.236491
eLpp weight range = (0, 21.6699)
*** 103 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 640
Amt power = 0.1
Non-default weight range: (0.9, 7.96699)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func_slow
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.48925e+08
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:12 
Moved 437 out of 1906 cells, ratio = 0.229276
Total displacement = 1769.250000(um)
Max displacement = 31.900900(um), fifomem/ZBUF_2_inst_1772 (583.296021, 428.712006, 4) => (584.422302, 459.486603, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.74(um)
  0 ~  20% cells displacement <=      1.18(um)
  0 ~  30% cells displacement <=      1.86(um)
  0 ~  40% cells displacement <=      2.42(um)
  0 ~  50% cells displacement <=      2.94(um)
  0 ~  60% cells displacement <=      3.66(um)
  0 ~  70% cells displacement <=      4.85(um)
  0 ~  80% cells displacement <=      6.25(um)
  0 ~  90% cells displacement <=      8.56(um)
  0 ~ 100% cells displacement <=     31.90(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 642 nets, 0 global routed, 5 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 640, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 640, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 179. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.70        0.52      0.00        16     371541.25  1085860224.00         568              0.18      1927
Clock-opt optimization Phase 12 Iter  3         0.70        0.52      0.00        16     371541.25  1085860224.00         568              0.18      1927
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc8353800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc8353800): 57360
Total 0.0500 seconds to load 1873 cell instances into cellmap, 437 cells are off site row
Moveable cells: 533; Application fixed cells: 2; Macro cells: 0; User fixed cells: 1338
0 out of 733 data nets is detail routed, 5 out of 8 clock nets are detail routed and total 741 nets have been analyzed
Average cell width 2.3533, cell height 1.6720, cell area 3.9347 for total 535 placed and application fixed cells
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 12 Iter  4         0.70        0.52      0.00        16     371541.25  1085860224.00         568              0.18      1927
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.70        0.52      0.00        16     371541.25  1085860224.00         568              0.18      1927
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xd192a330): 10000
INFO: creating 100(r) x 100(c) GridCells YDim 11.9852 XDim 11.9988
INFO: number of GridCells (0xd192a330): 10000
Total 0.0500 seconds to load 1873 cell instances into cellmap, 437 cells are off site row
Moveable cells: 533; Application fixed cells: 2; Macro cells: 0; User fixed cells: 1338
0 out of 733 data nets is detail routed, 5 out of 8 clock nets are detail routed and total 741 nets have been analyzed
Average cell width 2.3533, cell height 1.6720, cell area 3.9347 for total 535 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 669 total shapes.
Layer M2: cached 210 shapes out of 426 total shapes.
Cached 11442 vias out of 33479 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 92 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1873        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1873
number of references:                92
number of site rows:                346
number of locations attempted:    15814
number of locations failed:        4424  (28.0%)

Legality of references at locations:
63 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    37        491       223 ( 45.4%)        258       137 ( 53.1%)  SDFFARX1_HVT
    39        802       149 ( 18.6%)        473       123 ( 26.0%)  AND2X1_RVT
    14        369       133 ( 36.0%)        248       132 ( 53.2%)  AND4X1_RVT
    25        348       148 ( 42.5%)        144        60 ( 41.7%)  SDFFARX1_RVT
    14        268        97 ( 36.2%)        186        92 ( 49.5%)  NBUFFX4_RVT
    21        344        99 ( 28.8%)        254        83 ( 32.7%)  NBUFFX4_HVT
    22        314       119 ( 37.9%)        114        55 ( 48.2%)  DFFARX1_RVT
    10        275        83 ( 30.2%)        176        83 ( 47.2%)  AO21X1_RVT
    18        404        83 ( 20.5%)        242        79 ( 32.6%)  INVX0_RVT
    22        497        81 ( 16.3%)        273        75 ( 27.5%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         58        44 ( 75.9%)         56        45 ( 80.4%)  MUX41X1_RVT
     1         24        16 ( 66.7%)         16        10 ( 62.5%)  OAI21X2_RVT
     4        104        50 ( 48.1%)         72        50 ( 69.4%)  AO22X2_RVT
     8        120        72 ( 60.0%)         96        49 ( 51.0%)  SDFFARX2_HVT
     1         25        14 ( 56.0%)         25        14 ( 56.0%)  NOR4X1_RVT
     3         48        22 ( 45.8%)         24        16 ( 66.7%)  SDFFARX2_RVT
     2         72        30 ( 41.7%)         48        30 ( 62.5%)  AOI21X2_RVT
    37        491       223 ( 45.4%)        258       137 ( 53.1%)  SDFFARX1_HVT
     4        120        53 ( 44.2%)        104        53 ( 51.0%)  OA221X1_RVT
     2         36        15 ( 41.7%)         28        15 ( 53.6%)  NAND4X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         533 (8199 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.513 um ( 0.31 row height)
rms weighted cell displacement:   0.513 um ( 0.31 row height)
max cell displacement:            2.783 um ( 1.66 row height)
avg cell displacement:            0.351 um ( 0.21 row height)
avg weighted cell displacement:   0.351 um ( 0.21 row height)
number of cells moved:              449
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/ctmTdsLR_3_489 (AND2X1_RVT)
  Input location: (621.791,492.447)
  Legal location: (619.016,492.248)
  Displacement:   2.783 um ( 1.66 row height)
Cell: wptr_full/ZINV_126_inst_1629 (INVX2_RVT)
  Input location: (601.699,477.075)
  Legal location: (599.864,477.2)
  Displacement:   1.839 um ( 1.10 row height)
Cell: wptr_full/ctmTdsLR_1_1641 (NAND2X0_RVT)
  Input location: (604.543,477.571)
  Legal location: (606.248,477.2)
  Displacement:   1.745 um ( 1.04 row height)
Cell: fifomem/ZBUF_173_inst_687 (NBUFFX4_HVT)
  Input location: (597.695,475.618)
  Legal location: (599.256,475.528)
  Displacement:   1.564 um ( 0.94 row height)
Cell: wptr_full/ZBUF_15_inst_564 (NBUFFX2_RVT)
  Input location: (609.243,479.044)
  Legal location: (608.832,480.544)
  Displacement:   1.555 um ( 0.93 row height)
Cell: fifomem/ZBUF_4_inst_47 (NBUFFX2_RVT)
  Input location: (613.38,476.855)
  Legal location: (614.152,475.528)
  Displacement:   1.535 um ( 0.92 row height)
Cell: wptr_full/ctmTdsLR_1_487 (OA22X1_RVT)
  Input location: (621.689,491.856)
  Legal location: (620.232,492.248)
  Displacement:   1.509 um ( 0.90 row height)
Cell: wptr_full/ctmTdsLR_2_409 (AND2X1_RVT)
  Input location: (608.837,479.417)
  Legal location: (607.464,478.872)
  Displacement:   1.478 um ( 0.88 row height)
Cell: wptr_full/U92 (AO22X1_RVT)
  Input location: (597.571,479.997)
  Legal location: (596.216,480.544)
  Displacement:   1.462 um ( 0.87 row height)
Cell: wptr_full/ctmTdsLR_1_1677 (INVX0_RVT)
  Input location: (601.659,487.466)
  Legal location: (601.688,488.904)
  Displacement:   1.439 um ( 0.86 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 449 out of 1906 cells, ratio = 0.235572
Total displacement = 303.758514(um)
Max displacement = 2.974500(um), wptr_full/ctmTdsLR_3_489 (621.791382, 494.119110, 4) => (619.015991, 492.247986, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.15(um)
  0 ~  20% cells displacement <=      0.30(um)
  0 ~  30% cells displacement <=      0.43(um)
  0 ~  40% cells displacement <=      0.55(um)
  0 ~  50% cells displacement <=      0.64(um)
  0 ~  60% cells displacement <=      0.74(um)
  0 ~  70% cells displacement <=      0.85(um)
  0 ~  80% cells displacement <=      0.98(um)
  0 ~  90% cells displacement <=      1.20(um)
  0 ~ 100% cells displacement <=      2.97(um)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 642 nets, 0 global routed, 5 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 640, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 640, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 179. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc8353800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xc8353800): 57360
Total 0.0600 seconds to load 1873 cell instances into cellmap
Moveable cells: 533; Application fixed cells: 2; Macro cells: 0; User fixed cells: 1338
0 out of 733 data nets is detail routed, 5 out of 8 clock nets are detail routed and total 741 nets have been analyzed
Average cell width 2.3533, cell height 1.6720, cell area 3.9347 for total 535 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.73        0.53      0.00        21     371541.25  1085860224.00         568              0.18      1927

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 642 nets, 0 global routed, 5 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 640, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 640, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 179. (TIM-112)
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00017 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Clock-opt optimization Phase 17 Iter  1         0.73        0.53      0.00        21     371541.25  1085860224.00         568              0.18      1927
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 8995 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   38  Alloctr   39  Proc 8995 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   52  Proc 8995 
Net statistics:
Total number of nets     = 706
Number of nets to route  = 615
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
3 nets are partially connected,
 of which 3 are detail routed and 0 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
4 nets have non-default rule clock_double_spacing
         4 non-user-specified nets, 4 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 615, Total Half Perimeter Wire Length (HPWL) 66120 microns
HPWL   0 ~   50 microns: Net Count      434     Total HPWL         5752 microns
HPWL  50 ~  100 microns: Net Count       22     Total HPWL         1574 microns
HPWL 100 ~  200 microns: Net Count       54     Total HPWL         8212 microns
HPWL 200 ~  300 microns: Net Count       32     Total HPWL         8081 microns
HPWL 300 ~  400 microns: Net Count       26     Total HPWL         9030 microns
HPWL 400 ~  500 microns: Net Count       13     Total HPWL         5876 microns
HPWL 500 ~  600 microns: Net Count        8     Total HPWL         4529 microns
HPWL 600 ~  700 microns: Net Count        7     Total HPWL         4398 microns
HPWL 700 ~  800 microns: Net Count       11     Total HPWL         8606 microns
HPWL 800 ~  900 microns: Net Count        4     Total HPWL         3325 microns
HPWL 900 ~ 1000 microns: Net Count        2     Total HPWL         1942 microns
HPWL     > 1000 microns: Net Count        2     Total HPWL         4797 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 8995 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:02 usr=0:00:04 total=0:00:07
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  106  Alloctr  108  Proc 8995 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  106  Alloctr  108  Proc 8995 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:02 usr=0:00:04 total=0:00:07
[End of Build Data] Stage (MB): Used   67  Alloctr   69  Proc    0 
[End of Build Data] Total (MB): Used  106  Alloctr  108  Proc 8995 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  282  Alloctr  284  Proc 8995 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Initial Routing] Total (MB): Used  285  Alloctr  287  Proc 8995 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =   347 Max = 5 GRCs =  2575 (0.25%)
Initial. H routing: Dmd-Cap  =   333 Max = 5 (GRCs =  1) GRCs =  2563 (0.50%)
Initial. V routing: Dmd-Cap  =    13 Max = 5 (GRCs =  1) GRCs =    12 (0.00%)
Initial. Both Dirs: Overflow =   414 Max = 6 GRCs =  2708 (0.26%)
Initial. H routing: Overflow =   374 Max = 5 (GRCs =  2) GRCs =  2663 (0.52%)
Initial. V routing: Overflow =    40 Max = 6 (GRCs =  1) GRCs =    45 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    26 Max = 6 (GRCs =  1) GRCs =    26 (0.01%)
Initial. M3         Overflow =    20 Max = 2 (GRCs =  3) GRCs =    22 (0.00%)
Initial. M4         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
Initial. M6         Overflow =     9 Max = 3 (GRCs =  1) GRCs =    16 (0.00%)
Initial. M7         Overflow =   353 Max = 5 (GRCs =  2) GRCs =  2635 (0.51%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   361 Max =  5 GRCs =  2658 (5.14%)
Initial. H routing: Overflow =   352 Max =  5 (GRCs =  2) GRCs =  2642 (10.22%)
Initial. V routing: Overflow =     9 Max =  3 (GRCs =  1) GRCs =    16 (0.06%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  5) GRCs =     5 (0.02%)
Initial. M6         Overflow =     9 Max =  3 (GRCs =  1) GRCs =    16 (0.06%)
Initial. M7         Overflow =   351 Max =  5 (GRCs =  2) GRCs =  2633 (10.19%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 65831.46
Initial. Layer M1 wire length = 4.10
Initial. Layer M2 wire length = 15450.88
Initial. Layer M3 wire length = 19420.77
Initial. Layer M4 wire length = 10825.42
Initial. Layer M5 wire length = 5487.52
Initial. Layer M6 wire length = 10070.00
Initial. Layer M7 wire length = 4572.76
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4246
Initial. Via VIA12SQ_C count = 1566
Initial. Via VIA23SQ_C count = 1596
Initial. Via VIA34SQ_C count = 483
Initial. Via VIA45SQ_C count = 223
Initial. Via VIA56SQ_C count = 252
Initial. Via VIA67SQ_C count = 126
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Apr  9 21:26:58 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  286  Alloctr  288  Proc 8995 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    76 Max = 3 GRCs =   594 (0.06%)
phase1. H routing: Dmd-Cap  =    73 Max = 3 (GRCs =  1) GRCs =   590 (0.11%)
phase1. V routing: Dmd-Cap  =     3 Max = 3 (GRCs =  1) GRCs =     4 (0.00%)
phase1. Both Dirs: Overflow =   101 Max = 6 GRCs =   632 (0.06%)
phase1. H routing: Overflow =    81 Max = 3 (GRCs =  3) GRCs =   612 (0.12%)
phase1. V routing: Overflow =    20 Max = 6 (GRCs =  1) GRCs =    20 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    19 Max = 6 (GRCs =  1) GRCs =    17 (0.00%)
phase1. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M7         Overflow =    78 Max = 3 (GRCs =  3) GRCs =   606 (0.12%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    79 Max =  3 GRCs =   613 (1.19%)
phase1. H routing: Overflow =    78 Max =  3 (GRCs =  3) GRCs =   610 (2.36%)
phase1. V routing: Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M6         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M7         Overflow =    78 Max =  3 (GRCs =  3) GRCs =   606 (2.35%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66471.42
phase1. Layer M1 wire length = 7.44
phase1. Layer M2 wire length = 15840.85
phase1. Layer M3 wire length = 21743.10
phase1. Layer M4 wire length = 11544.69
phase1. Layer M5 wire length = 6446.30
phase1. Layer M6 wire length = 9829.01
phase1. Layer M7 wire length = 1060.03
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4329
phase1. Via VIA12SQ_C count = 1571
phase1. Via VIA23SQ_C count = 1654
phase1. Via VIA34SQ_C count = 556
phase1. Via VIA45SQ_C count = 270
phase1. Via VIA56SQ_C count = 231
phase1. Via VIA67SQ_C count = 47
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Apr  9 21:26:59 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  285  Alloctr  287  Proc 8995 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     4 Max = 2 GRCs =     2 (0.00%)
phase2. H routing: Dmd-Cap  =     4 Max = 2 (GRCs =  2) GRCs =     2 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    17 Max = 2 GRCs =    13 (0.00%)
phase2. H routing: Overflow =     7 Max = 2 (GRCs =  2) GRCs =     5 (0.00%)
phase2. V routing: Overflow =    10 Max = 2 (GRCs =  4) GRCs =     8 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    10 Max = 2 (GRCs =  4) GRCs =     8 (0.00%)
phase2. M3         Overflow =     7 Max = 2 (GRCs =  2) GRCs =     5 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 66545.64
phase2. Layer M1 wire length = 7.44
phase2. Layer M2 wire length = 15960.62
phase2. Layer M3 wire length = 22149.01
phase2. Layer M4 wire length = 11721.24
phase2. Layer M5 wire length = 6461.76
phase2. Layer M6 wire length = 9597.43
phase2. Layer M7 wire length = 648.14
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4319
phase2. Via VIA12SQ_C count = 1571
phase2. Via VIA23SQ_C count = 1659
phase2. Via VIA34SQ_C count = 570
phase2. Via VIA45SQ_C count = 273
phase2. Via VIA56SQ_C count = 217
phase2. Via VIA67SQ_C count = 29
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Apr  9 21:27:00 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  285  Alloctr  287  Proc 8995 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
phase3. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    13 Max = 2 GRCs =    10 (0.00%)
phase3. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase3. V routing: Overflow =    10 Max = 2 (GRCs =  4) GRCs =     8 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    10 Max = 2 (GRCs =  4) GRCs =     8 (0.00%)
phase3. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 66554.24
phase3. Layer M1 wire length = 7.44
phase3. Layer M2 wire length = 15975.51
phase3. Layer M3 wire length = 22147.11
phase3. Layer M4 wire length = 11716.85
phase3. Layer M5 wire length = 6461.76
phase3. Layer M6 wire length = 9597.43
phase3. Layer M7 wire length = 648.14
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4317
phase3. Via VIA12SQ_C count = 1571
phase3. Via VIA23SQ_C count = 1659
phase3. Via VIA34SQ_C count = 568
phase3. Via VIA45SQ_C count = 273
phase3. Via VIA56SQ_C count = 217
phase3. Via VIA67SQ_C count = 29
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:08 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:11
[End of Whole Chip Routing] Stage (MB): Used  247  Alloctr  248  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  285  Alloctr  287  Proc 8995 

Congestion utilization per direction:
Average vertical track utilization   =  0.29 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization =  0.24 %
Peak    horizontal track utilization = 166.67 %

[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:10 total=0:00:12
[End of Global Routing] Stage (MB): Used  208  Alloctr  208  Proc    0 
[End of Global Routing] Total (MB): Used  246  Alloctr  248  Proc 8995 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -59  Alloctr  -60  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 8995 
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 642 nets, 610 global routed, 5 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fifo1_sram'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 640, routed nets = 615, across physical hierarchy nets = 0, parasitics cached nets = 640, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 179. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: wclk
9: rclk
10: wclk2x
11: INPUTS
12: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0351     0.0629      2   0.0000     0.0000      0
    1   5   0.0905     0.2497      4   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.2584     0.4326      2   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
    1  12   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2584     0.7452   0.4326      8   0.0000     0.0000      0        0     0.0000       11 1085860224
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2584     0.7452   0.4326      8   0.0000     0.0000      0        0     0.0000       11 1085860224    371541.25        568        132         72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.2584     0.7452   0.4326      8   0.0000     0.0000      0        0       11 1085860224    371541.25        568

Clock-opt Global-routing complete         CPU:   469 s (  0.13 hr )  ELAPSE:   647 s (  0.18 hr )  MEM-PEAK:  1927 MB

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.75        0.43      0.00        11     371541.25  1085860224.00         568              0.18      1977

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.75        0.43      0.00        11     371541.25  1085860224.00         568              0.18      1991
Clock-opt optimization Phase 20 Iter  2         0.75        0.43      0.00        11     371541.25  1085860224.00         568              0.18      1991
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 20 Iter  3         0.75        0.43      0.00        11     371541.25  1085860224.00         568              0.18      1999
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 20 Iter  4         0.75        0.43      0.00        11     371541.25  1085860224.00         568              0.18      1999
Clock-opt optimization Phase 20 Iter  5         0.75        0.43      0.00        11     371541.25  1085860224.00         568              0.18      1999

Clock-opt optimization Phase 21 Iter  1         0.75        0.43      0.00        10     371541.25  1085860224.00         568              0.18      1999
Clock-opt optimization Phase 21 Iter  2         0.75        0.43      0.00        10     371541.50  1085903744.00         568              0.18      1999
Clock-opt optimization Phase 21 Iter  3         0.75        0.43      0.00        10     371541.50  1085911296.00         568              0.18      1999
Clock-opt optimization Phase 21 Iter  4         0.75        0.43      0.00        10     371542.00  1085974400.00         568              0.18      1999
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 21 Iter  5         0.75        0.43      0.00        10     371542.00  1085974400.00         568              0.18      1999
Clock-opt optimization Phase 21 Iter  6         0.75        0.43      0.00        10     371541.75  1085642112.00         568              0.18      1999
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 21 Iter  7         0.75        0.43      0.00        10     371541.75  1085642112.00         568              0.18      2000

Enable clock slack update
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1356 total shapes.
Layer M2: cached 210 shapes out of 1602 total shapes.
Cached 11442 vias out of 37811 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 22 Iter  1         0.71        0.41      0.00        10     371541.75  1085607808.00         569              0.18      2000
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 23 Iter  1         0.68        0.41      0.00        10     371540.50  1085737344.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter  2         0.68        0.41      0.00        10     371540.50  1085737344.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter  3         0.68        0.41      0.00        10     371540.50  1085737344.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter  4         0.68        0.41      0.00        10     371540.50  1085737344.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter  5         0.68        0.41      0.00        10     371541.00  1085800576.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter  6         0.68        0.41      0.00        10     371541.00  1085800576.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter  7         0.68        0.41      0.00        10     371541.00  1085800576.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter  8         0.68        0.41      0.00        10     371541.00  1085800576.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter  9         0.68        0.41      0.00        10     371541.00  1085800576.00         568              0.18      2000
Clock-opt optimization Phase 23 Iter 10         0.68        0.41      0.00        10     371541.00  1085800576.00         568              0.18      2000
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 23 Iter 11         0.67        0.40      0.00        10     371541.50  1085850368.00         568              0.18      2010
Clock-opt optimization Phase 23 Iter 12         0.67        0.40      0.00        10     371542.78  1085742208.00         568              0.18      2010
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 23 Iter 13         0.67        0.40      0.00        10     371542.78  1085742208.00         568              0.18      2011
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 23 Iter 14         0.67        0.40      0.00        10     371542.78  1085580544.00         568              0.18      2024
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 23 Iter 15         0.67        0.40      0.00        10     371542.78  1085580544.00         568              0.18      2026
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 24 Iter  1         0.67        0.40      0.00        10     371542.78  1085580544.00         568              0.18      2027
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 25 Iter  1         0.67        0.40      0.00        10     371542.78  1085580544.00         568              0.18      2027
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.08175495 cumPct:    78.70 estdown: 0.02212913 cumUp:   58 numDown:  377 status= valid
Knee-Processing :  cumEst: 0.09497057 cumPct:    91.42 estdown: 0.00891353 cumUp:  145 numDown:  290 status= valid
Knee-Processing :  cumEst: 0.09963601 cumPct:    95.91 estdown: 0.00424809 cumUp:  238 numDown:  197 status= valid
Knee-Processing :  cumEst: 0.10388410 cumPct:   100.00 estdown: 0.00000000 cumUp:  437 numDown:    0 status= valid
Clock-opt optimization Phase 25 Iter  2         0.67        0.40      0.00        10     371443.16  1080081024.00         568              0.19      2027
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02779740 cumPct:    74.82 estdown: 0.00935362 cumUp:  113 numDown:  298 status= valid
Knee-Processing :  cumEst: 0.03290260 cumPct:    88.56 estdown: 0.00424841 cumUp:  213 numDown:  198 status= valid
Knee-Processing :  cumEst: 0.03715101 cumPct:   100.00 estdown: 0.00000000 cumUp:  418 numDown:    0 status= valid

Clock-opt optimization Phase 26 Iter  1         0.67        0.40      0.00         9     371440.34  1079729152.00         549              0.19      2027
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 27 Iter  1         0.67        0.40      0.00         9     371440.34  1079729152.00         549              0.19      2027
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)

Clock-opt optimization Phase 28 Iter  1         0.67        0.40      0.00         9     371440.34  1079185536.00         549              0.19      2027

Clock-opt optimization Phase 29 Iter  1         0.67        0.40      0.00         9     371440.34  1079185536.00         549              0.19      2027
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 29 Iter  2         0.67        0.40      0.00         9     371440.34  1079185536.00         549              0.19      2027
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:   496 s (  0.14 hr )  ELAPSE:   673 s (  0.19 hr )  MEM-PEAK:  2027 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1442 total shapes.
Layer M2: cached 210 shapes out of 1627 total shapes.
Cached 11442 vias out of 37915 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 90 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1854        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1854
number of references:                90
number of site rows:                346
number of locations attempted:     6435
number of locations failed:        1282  (19.9%)

Legality of references at locations:
57 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    36        329       158 ( 48.0%)        144        52 ( 36.1%)  SDFFARX1_HVT
    26        211       100 ( 47.4%)         88        24 ( 27.3%)  SDFFARX1_RVT
    22        192        73 ( 38.0%)         56        25 ( 44.6%)  DFFARX1_RVT
    24        232        62 ( 26.7%)        152        26 ( 17.1%)  NBUFFX4_HVT
    37        296        57 ( 19.3%)        160        29 ( 18.1%)  AND2X1_RVT
    17        157        50 ( 31.8%)         69        23 ( 33.3%)  NBUFFX4_RVT
    23        198        31 ( 15.7%)        104        12 ( 11.5%)  NBUFFX8_HVT
    14        112        27 ( 24.1%)         48        16 ( 33.3%)  AND4X1_RVT
    23        200        28 ( 14.0%)        104        13 ( 12.5%)  NAND2X0_RVT
    16        128        21 ( 16.4%)         80        15 ( 18.8%)  INVX0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         5 ( 62.5%)          0         0 (  0.0%)  OAI21X2_RVT
     1         24        11 ( 45.8%)          8         8 (100.0%)  SDFFASX1_RVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  XOR2X1_RVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  MUX41X1_RVT
    36        329       158 ( 48.0%)        144        52 ( 36.1%)  SDFFARX1_HVT
    26        211       100 ( 47.4%)         88        24 ( 27.3%)  SDFFARX1_RVT
     8         64        34 ( 53.1%)         24         1 (  4.2%)  SDFFARX2_HVT
    22        192        73 ( 38.0%)         56        25 ( 44.6%)  DFFARX1_RVT
     2         12         6 ( 50.0%)          4         0 (  0.0%)  NAND4X1_RVT
     2         16         6 ( 37.5%)         16         6 ( 37.5%)  INVX16_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         514 (7802 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.021 um ( 0.01 row height)
rms weighted cell displacement:   0.021 um ( 0.01 row height)
max cell displacement:            0.304 um ( 0.18 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:                7
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: fifomem/ZBUF_204_inst_284 (NBUFFX4_HVT)
  Input location: (605.64,472.184)
  Legal location: (605.336,472.184)
  Displacement:   0.304 um ( 0.18 row height)
Cell: rptr_empty/ctmTdsLR_2_620 (NAND2X0_RVT)
  Input location: (594.24,438.744)
  Legal location: (594.544,438.744)
  Displacement:   0.304 um ( 0.18 row height)
Cell: fifomem/ZBUF_112_inst_155 (NBUFFX4_HVT)
  Input location: (604.424,470.512)
  Legal location: (604.272,470.512)
  Displacement:   0.152 um ( 0.09 row height)
Cell: rptr_empty/rempty_reg (SDFFASX1_RVT)
  Input location: (587.704,438.744)
  Legal location: (587.552,438.744)
  Displacement:   0.152 um ( 0.09 row height)
Cell: gre_BUF_377_inst_1775 (NBUFFX4_RVT)
  Input location: (592.872,438.744)
  Legal location: (593.024,438.744)
  Displacement:   0.152 um ( 0.09 row height)
Cell: fifomem/U52 (NBUFFX8_RVT)
  Input location: (653.52,654.432)
  Legal location: (653.368,654.432)
  Displacement:   0.152 um ( 0.09 row height)
Cell: fifomem/U29 (NBUFFX4_RVT)
  Input location: (604.424,348.456)
  Legal location: (604.272,348.456)
  Displacement:   0.152 um ( 0.09 row height)
Cell: wptr_full/ctmTdsLR_2_1767 (AND2X1_RVT)
  Input location: (624.64,490.576)
  Legal location: (624.64,490.576)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/ctmTdsLR_1_233 (AND2X1_RVT)
  Input location: (594.392,391.928)
  Legal location: (594.392,391.928)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_1_1664 (AND2X1_RVT)
  Input location: (607.92,487.232)
  Legal location: (607.92,487.232)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.843
Total Legalizer Wall Time: 0.843
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   497 s (  0.14 hr )  ELAPSE:   674 s (  0.19 hr )  MEM-PEAK:  2027 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =   458 

No. doRoutes           =    70 
No. doUnroutes         =   109 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    70 
No. undoUnroutes       =   109 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9095 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   39  Alloctr   39  Proc 9095 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 9095 
Net statistics:
Total number of nets     = 687
Number of nets to route  = 596
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
591 nets are fully connected,
 of which 2 are detail routed and 586 are global routed.
4 nets have non-default rule clock_double_spacing
         4 non-user-specified nets, 4 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 58, Total Half Perimeter Wire Length (HPWL) 13042 microns
HPWL   0 ~   50 microns: Net Count       29     Total HPWL          531 microns
HPWL  50 ~  100 microns: Net Count        4     Total HPWL          294 microns
HPWL 100 ~  200 microns: Net Count        5     Total HPWL          803 microns
HPWL 200 ~  300 microns: Net Count        5     Total HPWL         1284 microns
HPWL 300 ~  400 microns: Net Count        4     Total HPWL         1451 microns
HPWL 400 ~  500 microns: Net Count        3     Total HPWL         1366 microns
HPWL 500 ~  600 microns: Net Count        1     Total HPWL          506 microns
HPWL 600 ~  700 microns: Net Count        2     Total HPWL         1237 microns
HPWL 700 ~  800 microns: Net Count        2     Total HPWL         1528 microns
HPWL 800 ~  900 microns: Net Count        2     Total HPWL         1644 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         2398 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 9095 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   52  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  106  Alloctr  108  Proc 9095 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  106  Alloctr  108  Proc 9095 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  106  Alloctr  108  Proc 9095 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  282  Alloctr  284  Proc 9095 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  282  Alloctr  284  Proc 9095 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    12 Max = 2 GRCs =    10 (0.00%)
Initial. H routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
Initial. V routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
Initial. M3         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66537.17
Initial. Layer M1 wire length = 7.44
Initial. Layer M2 wire length = 15967.38
Initial. Layer M3 wire length = 22165.27
Initial. Layer M4 wire length = 11692.68
Initial. Layer M5 wire length = 6458.82
Initial. Layer M6 wire length = 9597.44
Initial. Layer M7 wire length = 648.14
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4274
Initial. Via VIA12SQ_C count = 1535
Initial. Via VIA23SQ_C count = 1654
Initial. Via VIA34SQ_C count = 564
Initial. Via VIA45SQ_C count = 275
Initial. Via VIA56SQ_C count = 217
Initial. Via VIA67SQ_C count = 29
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Apr  9 21:27:39 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  282  Alloctr  284  Proc 9095 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
phase1. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    11 Max = 2 GRCs =     9 (0.00%)
phase1. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. V routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase1. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66539.23
phase1. Layer M1 wire length = 7.44
phase1. Layer M2 wire length = 15969.59
phase1. Layer M3 wire length = 22165.15
phase1. Layer M4 wire length = 11692.65
phase1. Layer M5 wire length = 6458.82
phase1. Layer M6 wire length = 9597.44
phase1. Layer M7 wire length = 648.14
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4275
phase1. Via VIA12SQ_C count = 1535
phase1. Via VIA23SQ_C count = 1655
phase1. Via VIA34SQ_C count = 564
phase1. Via VIA45SQ_C count = 275
phase1. Via VIA56SQ_C count = 217
phase1. Via VIA67SQ_C count = 29
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Apr  9 21:27:39 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  282  Alloctr  285  Proc 9095 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
phase2. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    11 Max = 2 GRCs =     9 (0.00%)
phase2. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase2. V routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase2. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 66539.23
phase2. Layer M1 wire length = 7.44
phase2. Layer M2 wire length = 15969.59
phase2. Layer M3 wire length = 22165.15
phase2. Layer M4 wire length = 11692.65
phase2. Layer M5 wire length = 6458.82
phase2. Layer M6 wire length = 9597.44
phase2. Layer M7 wire length = 648.14
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4275
phase2. Via VIA12SQ_C count = 1535
phase2. Via VIA23SQ_C count = 1655
phase2. Via VIA34SQ_C count = 564
phase2. Via VIA45SQ_C count = 275
phase2. Via VIA56SQ_C count = 217
phase2. Via VIA67SQ_C count = 29
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Apr  9 21:27:40 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  282  Alloctr  285  Proc 9095 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
phase3. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    11 Max = 2 GRCs =     9 (0.00%)
phase3. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase3. V routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase3. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 66539.23
phase3. Layer M1 wire length = 7.44
phase3. Layer M2 wire length = 15969.59
phase3. Layer M3 wire length = 22165.15
phase3. Layer M4 wire length = 11692.65
phase3. Layer M5 wire length = 6458.82
phase3. Layer M6 wire length = 9597.44
phase3. Layer M7 wire length = 648.14
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4275
phase3. Via VIA12SQ_C count = 1535
phase3. Via VIA23SQ_C count = 1655
phase3. Via VIA34SQ_C count = 564
phase3. Via VIA45SQ_C count = 275
phase3. Via VIA56SQ_C count = 217
phase3. Via VIA67SQ_C count = 29
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  243  Alloctr  245  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  282  Alloctr  285  Proc 9095 

Congestion utilization per direction:
Average vertical track utilization   =  0.29 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization =  0.25 %
Peak    horizontal track utilization = 166.67 %

[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Global Routing] Stage (MB): Used  207  Alloctr  208  Proc    0 
[End of Global Routing] Total (MB): Used  246  Alloctr  247  Proc 9095 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -59  Alloctr  -60  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9095 

Clock-opt Incremental Global-routing complete  CPU:   508 s (  0.14 hr )  ELAPSE:   686 s (  0.19 hr )  MEM-PEAK:  2027 MB
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 623 nets, 591 global routed, 5 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fifo1_sram'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 621, routed nets = 596, across physical hierarchy nets = 0, parasitics cached nets = 621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 178. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0800 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9714e800): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0x9714e800): 57360
Total 0.0500 seconds to load 1854 cell instances into cellmap
Moveable cells: 514; Application fixed cells: 2; Macro cells: 0; User fixed cells: 1338
0 out of 677 data nets is detail routed, 5 out of 8 clock nets are detail routed and total 685 nets have been analyzed
Average cell width 2.3230, cell height 1.6720, cell area 3.8841 for total 516 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.7500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 33 Iter  1         0.68        0.41      0.00        10     371440.34  1079185536.00         549              0.19      2027
Clock-opt optimization Phase 33 Iter  2         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 33 Iter  3         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 33 Iter  4         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 33 Iter  5         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027

Clock-opt optimization Phase 34 Iter  1         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter  2         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter  3         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter  4         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter  5         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter  6         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter  7         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter  8         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 34 Iter  9         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter 10         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 34 Iter 11         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 35 Iter  1         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 35 Iter  2         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 35 Iter  3         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Corner Scaling is off, multiplier is 1.000000
ndr: clock_double_spacing added
ndr: _snps_autoNdr_power added
Using default layer M5
new cutoff lpd: 1.21697e-02
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
corner scaling: maxCornerId = 1
corner=slow, tran factor=1.000000 (0.320419 / 0.320419)
Clock-opt optimization Phase 35 Iter  4         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Clock-opt optimization Phase 35 Iter  5         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027

Clock-opt optimization Phase 36 Iter  1         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 36 Iter  2         0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:   519 s (  0.14 hr )  ELAPSE:   696 s (  0.19 hr )  MEM-PEAK:  2027 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2024-04-09 21:27:53 / Session:  00:11:36 / Command:  00:02:00 / CPU:  00:02:01 / Memory: 2028 MB (FLW-8100)


Clock-opt optimization complete                 0.68        0.41      0.00         9     371441.88  1079335552.00         549              0.19      2027
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1332 total shapes.
Layer M2: cached 210 shapes out of 1589 total shapes.
Cached 11442 vias out of 37745 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 90 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1854        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1854
number of references:                90
number of site rows:                346
number of locations attempted:     6441
number of locations failed:        1272  (19.7%)

Legality of references at locations:
59 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    36        289       140 ( 48.4%)        104        43 ( 41.3%)  SDFFARX1_HVT
    26        211        94 ( 44.5%)         88        23 ( 26.1%)  SDFFARX1_RVT
    37        336        59 ( 17.6%)        200        30 ( 15.0%)  AND2X1_RVT
    24        192        57 ( 29.7%)        128        21 ( 16.4%)  NBUFFX4_HVT
    16        128        50 ( 39.1%)         64        23 ( 35.9%)  NBUFFX4_RVT
    22        176        63 ( 35.8%)         32        10 ( 31.2%)  DFFARX1_RVT
    14        112        27 ( 24.1%)         48        16 ( 33.3%)  AND4X1_RVT
    11        104        25 ( 24.0%)         40        16 ( 40.0%)  AO21X1_RVT
    23        208        28 ( 13.5%)        104        13 ( 12.5%)  NAND2X0_RVT
    16        136        21 ( 15.4%)         88        15 ( 17.0%)  INVX0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         5 ( 62.5%)          0         0 (  0.0%)  OAI21X2_RVT
     1         24        11 ( 45.8%)          8         8 (100.0%)  SDFFASX1_RVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  XOR2X1_RVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  MUX41X1_RVT
    36        289       140 ( 48.4%)        104        43 ( 41.3%)  SDFFARX1_HVT
     8         64        34 ( 53.1%)         24         1 (  4.2%)  SDFFARX2_HVT
    26        211        94 ( 44.5%)         88        23 ( 26.1%)  SDFFARX1_RVT
     4         56        17 ( 30.4%)         32        17 ( 53.1%)  INVX2_RVT
    16        128        50 ( 39.1%)         64        23 ( 35.9%)  NBUFFX4_RVT
     2         12         6 ( 50.0%)          4         0 (  0.0%)  NAND4X1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         514 (7808 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.022 um ( 0.01 row height)
rms weighted cell displacement:   0.022 um ( 0.01 row height)
max cell displacement:            0.608 um ( 0.36 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:                5
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/ctmTdsLR_2_620 (NAND2X0_RVT)
  Input location: (594.544,438.744)
  Legal location: (595.152,438.744)
  Displacement:   0.608 um ( 0.36 row height)
Cell: wptr_full/ctmTdsLR_2_477 (AND2X1_RVT)
  Input location: (619.776,485.56)
  Legal location: (619.624,485.56)
  Displacement:   0.152 um ( 0.09 row height)
Cell: wptr_full/ctmTdsLR_4_479 (AND2X1_RVT)
  Input location: (618.56,485.56)
  Legal location: (618.408,485.56)
  Displacement:   0.152 um ( 0.09 row height)
Cell: gre_BUF_377_inst_1775 (NBUFFX8_RVT)
  Input location: (593.024,438.744)
  Legal location: (592.872,438.744)
  Displacement:   0.152 um ( 0.09 row height)
Cell: rptr_empty/rempty_reg (SDFFASX1_RVT)
  Input location: (587.552,438.744)
  Legal location: (587.4,438.744)
  Displacement:   0.152 um ( 0.09 row height)
Cell: rptr_empty/ctmTdsLR_1_233 (AND2X1_RVT)
  Input location: (594.392,391.928)
  Legal location: (594.392,391.928)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_2_1767 (AND2X1_RVT)
  Input location: (624.64,490.576)
  Legal location: (624.64,490.576)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_1_1664 (AND2X1_RVT)
  Input location: (607.92,487.232)
  Legal location: (607.92,487.232)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/ctmTdsLR_1_431 (AND2X1_RVT)
  Input location: (587.096,406.976)
  Legal location: (587.096,406.976)
  Displacement:   0.000 um ( 0.00 row height)
Cell: wptr_full/ctmTdsLR_1_1714 (AND2X1_RVT)
  Input location: (606.248,478.872)
  Legal location: (606.248,478.872)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.912
Total Legalizer Wall Time: 0.912
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   520 s (  0.14 hr )  ELAPSE:   697 s (  0.19 hr )  MEM-PEAK:  2027 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    16 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 9095 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   31  Alloctr   31  Proc    0 
[End of Read DB] Total (MB): Used   39  Alloctr   39  Proc 9095 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Tech Data] Total (MB): Used   52  Alloctr   53  Proc 9095 
Net statistics:
Total number of nets     = 687
Number of nets to route  = 596
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
595 nets are fully connected,
 of which 2 are detail routed and 590 are global routed.
4 nets have non-default rule clock_double_spacing
         4 non-user-specified nets, 4 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 14, Total Half Perimeter Wire Length (HPWL) 3332 microns
HPWL   0 ~   50 microns: Net Count       10     Total HPWL          111 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          104 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          246 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        1     Total HPWL          473 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         2398 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   53  Alloctr   54  Proc 9095 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:04 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:01 usr=0:00:05 total=0:00:07
[End of Build Congestion Map] Stage (MB): Used   52  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  106  Alloctr  108  Proc 9095 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  106  Alloctr  108  Proc 9095 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:01 usr=0:00:05 total=0:00:07
[End of Build Data] Stage (MB): Used   67  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  106  Alloctr  108  Proc 9095 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  282  Alloctr  284  Proc 9095 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  282  Alloctr  284  Proc 9095 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
Initial. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    11 Max = 2 GRCs =     9 (0.00%)
Initial. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
Initial. V routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
Initial. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 66541.75
Initial. Layer M1 wire length = 7.44
Initial. Layer M2 wire length = 15968.06
Initial. Layer M3 wire length = 22169.20
Initial. Layer M4 wire length = 11692.65
Initial. Layer M5 wire length = 6458.82
Initial. Layer M6 wire length = 9597.44
Initial. Layer M7 wire length = 648.14
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4276
Initial. Via VIA12SQ_C count = 1535
Initial. Via VIA23SQ_C count = 1656
Initial. Via VIA34SQ_C count = 564
Initial. Via VIA45SQ_C count = 275
Initial. Via VIA56SQ_C count = 217
Initial. Via VIA67SQ_C count = 29
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Apr  9 21:28:02 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  282  Alloctr  284  Proc 9095 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
phase1. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    11 Max = 2 GRCs =     9 (0.00%)
phase1. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. V routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase1. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 66541.75
phase1. Layer M1 wire length = 7.44
phase1. Layer M2 wire length = 15968.06
phase1. Layer M3 wire length = 22169.20
phase1. Layer M4 wire length = 11692.65
phase1. Layer M5 wire length = 6458.82
phase1. Layer M6 wire length = 9597.44
phase1. Layer M7 wire length = 648.14
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4276
phase1. Via VIA12SQ_C count = 1535
phase1. Via VIA23SQ_C count = 1656
phase1. Via VIA34SQ_C count = 564
phase1. Via VIA45SQ_C count = 275
phase1. Via VIA56SQ_C count = 217
phase1. Via VIA67SQ_C count = 29
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Apr  9 21:28:02 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  282  Alloctr  285  Proc 9095 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
phase2. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    11 Max = 2 GRCs =     9 (0.00%)
phase2. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase2. V routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase2. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 66541.75
phase2. Layer M1 wire length = 7.44
phase2. Layer M2 wire length = 15968.06
phase2. Layer M3 wire length = 22169.20
phase2. Layer M4 wire length = 11692.65
phase2. Layer M5 wire length = 6458.82
phase2. Layer M6 wire length = 9597.44
phase2. Layer M7 wire length = 648.14
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4276
phase2. Via VIA12SQ_C count = 1535
phase2. Via VIA23SQ_C count = 1656
phase2. Via VIA34SQ_C count = 564
phase2. Via VIA45SQ_C count = 275
phase2. Via VIA56SQ_C count = 217
phase2. Via VIA67SQ_C count = 29
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Tue Apr  9 21:28:03 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  282  Alloctr  285  Proc 9095 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.00%)
phase3. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    11 Max = 2 GRCs =     9 (0.00%)
phase3. H routing: Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase3. V routing: Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     8 Max = 2 (GRCs =  3) GRCs =     7 (0.00%)
phase3. M3         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 66541.75
phase3. Layer M1 wire length = 7.44
phase3. Layer M2 wire length = 15968.06
phase3. Layer M3 wire length = 22169.20
phase3. Layer M4 wire length = 11692.65
phase3. Layer M5 wire length = 6458.82
phase3. Layer M6 wire length = 9597.44
phase3. Layer M7 wire length = 648.14
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4276
phase3. Via VIA12SQ_C count = 1535
phase3. Via VIA23SQ_C count = 1656
phase3. Via VIA34SQ_C count = 564
phase3. Via VIA45SQ_C count = 275
phase3. Via VIA56SQ_C count = 217
phase3. Via VIA67SQ_C count = 29
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:08 total=0:00:10
[End of Whole Chip Routing] Stage (MB): Used  243  Alloctr  245  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  282  Alloctr  285  Proc 9095 

Congestion utilization per direction:
Average vertical track utilization   =  0.29 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization =  0.25 %
Peak    horizontal track utilization = 166.67 %

[End of Global Routing] Elapsed real time: 0:00:08 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:11
[End of Global Routing] Stage (MB): Used  207  Alloctr  208  Proc    0 
[End of Global Routing] Total (MB): Used  246  Alloctr  247  Proc 9095 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -59  Alloctr  -60  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9095 

Clock-opt Incremental Global-routing complete  CPU:   531 s (  0.15 hr )  ELAPSE:   708 s (  0.20 hr )  MEM-PEAK:  2027 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421622967  6.578038115106  2.479639228279  7.744187840401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017938405874  420.720845693398  6.370004085160  7.812344608527  4.420847012383  1.811568490796
9.922502632176  6.462395101815  8.237022192309  8.718403761931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113511269609  747.890294742700  1.411584047115  4.500692803750  2.060545797663  4.588420996212
2.011679531501  6.784739772264  2.430567140118  3.879772300032  8.450958970596  1.115123714701  2.873968927205  1.355121698278  3.513982681183  7.251900873334  546.957028386760  9.768778941654  4.385312366981  9.999775859148  7.347085763210
6.393266791759  8.063326088533  4.288630157596  5.817929123007  2.343539122627  0.037326705045  0.494780240392  8.173631613985  2.544054410021  0.066111027471  968.414329507466  5.333402472053  0.882026668572  5.367851691334  1.826352090279
2.637726022088  5.283406366714  3.867463886478  5.291992674740  2.249505136567  9.662150275706  1.856261198134  4.610361914723  1.210715818750  6.577676860418  331.431344362469  7.599197723537  1.193979560867  3.380664588682  3.459470458902
4.093368415627  9.944897181806  0.206860190510  4.522000804051  6.919095345907  6.892197041709  5.120915900067  4.435466192308  4.268142692052  8.834609193265  323.874422779456  7.387547116310  1.168220601288  8.717357471851  0.993953170837
3.361785208591  3.894677233957  2.116996904768  7.452994565626  2.309097940979  5.558072613699  3.113139776351  0.072170062525  4.751594743766  0.064934620937  218.946662435135  8.142245793845  8.267356933424  3.493846124350  2.162166683179
6.121424256500  3.111567891232  8.235191467778  3.561612766938  0.220195692842  6.031325858445  0.248025513631  3.593595313535  4.075634514019  8.041236175181  363.131053800041  7.797460189333  3.872412581644  8.557740088484  8.373119748293
6.801055064190  1.494124295733  2.305316661482  7.627270012330  8.107178452560  7.471109985851  4.743640423276  4.676979434932  4.216938770155  1.199981297230  158.316680307546  8.530160093989  2.141115127813  0.334153733553  7.515562294379
0.989360222690  0.264254560514  0.920846440266  7.149511674674  5.773404731712  7.472142198159  2.074004443314  1.463713804135  2.498436133099  1.019862674527  080.547053302827  9.272349748407  2.595423069363  0.086976567403  1.037844293641
5.157027442669  1.564766914558  9.766505280047  9.210874702189  6.473823894401  4.638324531610  4.193421605155  6.578038173730  2.479639287277  7.744188240401  146.081022435331  7.983637493455  6.721421258728  9.445441946165  6.592128986390
1.793750518764  0.467080063600  6.343950936642  7.812396308527  4.420834112383  1.811560490796  9.922502608324  6.462395006413  8.237022122693  8.718403661931  522.770088090968  7.554943761613  1.807288744146  5.787945447876  3.589188322191
1.351036990800  7.341410915902  1.484438865615  4.500644303750  2.060531697663  4.588422996212  2.011679507759  6.784739677862  2.430567170402  3.879773700032  943.571819459611  1.549425595128  7.396848520513  5.512172027835  1.398265318372
5.190997363380  6.408244559962  9.731622769154  4.385364866981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817920523007  332.839934662700  3.769724629504  9.478070839281  7.363174598525  4.405448202100
6.611012762920  8.965545771987  5.306356281949  0.882078068572  5.367847591334  1.826354090279  2.637726098236  5.283406261425  3.867463816766  5.291992974740  322.436535056796  6.242171695618  5.626165613446  1.036194672312  1.071588875365
7.767486066667  1.079584536980  7.562041760548  1.193921960867  3.380650488682  3.459472458902  4.093368484394  9.944897111549  0.206860149244  4.522001204051  799.485556990768  9.246858295951  2.091546806744  3.546612430842  6.814266205588
3.460719341367  4.824446343977  7.350487013706  1.168271401288  8.717343371851  0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452995765626  338.485716497955  5.834315484931  1.313923435100  7.217009452547  5.159471376900
6.493222018556  0.170310409656  8.115196605856  8.267308633424  3.493832924350  2.162169183179  6.121424225277  3.111567821040  8.235191416280  3.561613966938  120.595581684260  3.169639969502  4.802507163135  9.359534553540  7.563458401280
4.123477532775  5.300052271291  7.760313573795  3.872465881644  8.557737188484  8.373112548293  6.801055033867  1.494124225421  2.305316610900  7.627271212330  918.277525056074  7.147042650147  4.364098227646  7.697956693242  1.693874315511
9.998999747654  0.820262564274  8.503017959226  2.141169327813  0.334141833553  7.515565094379  0.989360291367  0.264254590202  0.920846499784  7.149512874674  675.813107571274  7.241363865920  7.400490131414  6.371393613524  9.843610509910
1.986197476203  2.061031969128  9.245295663572  2.595477969363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210875902189  745.830333840146  3.869507339166  9.342116315565  7.803820573024  7.963925927777
4.418754064619  8.505000092632  7.956583318520  6.721475158728  9.445438746165  6.592121786390  1.793750587431  0.467080093398  6.343950985160  7.812397508527  540.531465638318  1.183193247714  2.250216632464  6.239513841382  3.702219469387
1.840296117657  4.294066657329  7.527899686788  1.807232644146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500645403750  303.925074966345  8.879333655595  1.167904675967  8.473978086224  3.056714240238
7.977150027799  5.095897016072  1.512371410293  7.396892420513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385365966981  096.848080114873  4.735810355338  9.326620690780  6.332609613142  8.863015988058
1.792832324238  4.353912229161  3.732670544679  9.478024739281  7.363161398525  4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882079268572  633.692202733418  2.662543051291  3.772653723652  8.340637442538  6.746388876652
9.199187498537  4.950513613157  6.215027510783  5.626119513446  1.036181472312  1.071581675365  7.767486041822  1.079584562469  7.562041727387  1.193922160867  435.973591468234  5.974389824515  9.336892339499  4.489722454902  0.686011124445
2.200010429674  1.909534557129  9.219704110026  2.091590706744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168272601288  978.642880785109  9.322761017008  6.178571626838  9.467737676521  1.699692527074
5.299466586138  0.909794054316  5.807261309006  1.313977335100  7.217096252547  5.159474176900  6.493222093711  0.170310435135  8.115196662695  8.267309833424  446.291745035021  6.243052341236  2.142476427731  1.156793404082  3.519148828035
6.161286617372  2.019569242444  3.132585885534  4.802551063135  9.359521353540  7.563451201280  4.123477518126  5.300052200041  7.760313533183  3.872466081644  952.681261448483  7.348398853633  0.105557286714  9.412433842123  0.531668290076
2.727011257461  0.717845214014  7.110998525825  4.364042027646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141160627813  130.347638555375  1.583643514409  8.936073036702  6.425460320209  2.084646178471
4.951177481837  7.340473139214  7.214219855608  7.400444031414  6.371380413524  9.843613309910  1.986197452798  2.061031902827  9.245295623407  2.595478269363  105.529881940310  3.711843441651  5.702795033615  6.476605724697  6.650520156592
1.087480232344  7.382389408186  3.832453101729  9.342160215565  7.803817373024  7.963928727777  4.418754040104  8.505000035331  7.956583378455  6.721476458728  041.476329816565  9.249212716517  9.375002643104  6.708010639863  4.395095716078
1.239640876124  2.083411296358  1.156049019377  2.250260532464  6.239500641382  3.702212269387  1.840296193142  4.294066690968  7.527899646613  1.807233944146  675.626779987635  8.945256396613  5.103640996373  4.141005570014  8.443888584045
0.064440399400  6.053169724385  8.842299661908  1.167950475967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396893720513  658.149437983513  9.853955914751  9.099787244364  0.824469976097  3.162278938943
8.536496612579  9.976175972813  4.708776361741  9.326676490780  6.332698313142  8.863018788058  1.792832300723  4.353912262700  3.732670504504  9.478025039281  833.249684052544  0.571244397566  1.101228618589  6.554581046653  0.635621078808
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 623 nets, 591 global routed, 5 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'fifo1_sram'. (NEX-022)
Information: Delta delay estimation has been turned on. (TIM-214)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 621, routed nets = 596, across physical hierarchy nets = 0, parasitics cached nets = 621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 178. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.1631     0.1631      1   0.0000     0.0000      0
    1   8   0.2444     0.2444      1   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0278     0.0278      1   0.0000     0.0000      0
    1  11   0.0910     0.2447      4   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.2444     0.6799   0.4074      7   0.0000     0.0000      0        0     0.0000       10 1079335552
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2444     0.6799   0.4074      7   0.0000     0.0000      0        0     0.0000       10 1079335552    371441.88        549        113         72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.2444     0.6799   0.4074      7   0.0000     0.0000      0        0       10 1079335552    371441.88        549

Clock-opt command complete                CPU:   533 s (  0.15 hr )  ELAPSE:   710 s (  0.20 hr )  MEM-PEAK:  2027 MB
Clock-opt command statistics  CPU=135 sec (0.04 hr) ELAPSED=133 sec (0.04 hr) MEM-PEAK=1.979 GB
TEST: runCore final-init
TEST: runCore final-end
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[1887]
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2024-04-09 21:28:07 / Session:  00:11:50 / Command:  00:02:14 / CPU:  00:02:16 / Memory: 2028 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : fifo1_sram
Version: V-2023.12
Date   : Tue Apr  9 21:28:08 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 1912/1912
Ground net VSS                1912/1912
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The command 'route_auto' cleared the undo history. (UNDO-016)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-04-09 21:28:08 / Session:  00:11:51 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2028 MB (FLW-8100)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: TA init] Total (MB): Used   36  Alloctr   36  Proc 9095 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 2704 of 6945


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   37  Alloctr   37  Proc 9095 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   37  Alloctr   37  Proc 9095 

Number of wires with overlap after iteration 1 = 1353 of 5702


Wire length and via report:
---------------------------
Number of M1 wires: 634                   : 0
Number of M2 wires: 2351                 VIA12SQ_C: 2306
Number of M3 wires: 1631                 VIA23SQ_C: 2289
Number of M4 wires: 605                  VIA34SQ_C: 794
Number of M5 wires: 317                  VIA45SQ_C: 378
Number of M6 wires: 143                  VIA56SQ_C: 230
Number of M7 wires: 21           VIA67SQ_C: 33
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5702              vias: 6030

Total M1 wire length: 281.1
Total M2 wire length: 16107.5
Total M3 wire length: 21816.5
Total M4 wire length: 12040.0
Total M5 wire length: 6916.6
Total M6 wire length: 9596.9
Total M7 wire length: 661.3
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 67419.9

Longest M1 wire length: 3.7
Longest M2 wire length: 423.5
Longest M3 wire length: 288.0
Longest M4 wire length: 425.0
Longest M5 wire length: 281.8
Longest M6 wire length: 484.6
Longest M7 wire length: 133.8
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   33  Alloctr   34  Proc 9095 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   72  Alloctr   72  Proc    0 
[Dr init] Total (MB): Used  106  Alloctr  107  Proc 9095 
Total number of nets = 687, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4141/5184 Partitions, Violations =      0
Routed  4142/5184 Partitions, Violations =      0
Routed  4143/5184 Partitions, Violations =      0
Routed  4144/5184 Partitions, Violations =      0
Routed  4145/5184 Partitions, Violations =      0
Routed  4146/5184 Partitions, Violations =      0
Routed  4147/5184 Partitions, Violations =      0
Routed  4148/5184 Partitions, Violations =      0
Routed  4149/5184 Partitions, Violations =      0
Routed  4150/5184 Partitions, Violations =      0
Routed  4151/5184 Partitions, Violations =      0
Routed  4152/5184 Partitions, Violations =      0
Routed  4153/5184 Partitions, Violations =      0
Routed  4154/5184 Partitions, Violations =      0
Routed  4155/5184 Partitions, Violations =      0
Routed  4156/5184 Partitions, Violations =      0
Routed  4157/5184 Partitions, Violations =      0
Routed  4158/5184 Partitions, Violations =      0
Routed  4159/5184 Partitions, Violations =      0
Routed  4160/5184 Partitions, Violations =      0
Routed  4161/5184 Partitions, Violations =      35
Routed  4162/5184 Partitions, Violations =      35
Routed  4163/5184 Partitions, Violations =      35
Routed  4164/5184 Partitions, Violations =      35
Routed  4165/5184 Partitions, Violations =      35
Routed  4166/5184 Partitions, Violations =      35
Routed  4167/5184 Partitions, Violations =      35
Routed  4168/5184 Partitions, Violations =      35
Routed  4169/5184 Partitions, Violations =      35
Routed  4170/5184 Partitions, Violations =      35
Routed  4171/5184 Partitions, Violations =      35
Routed  4172/5184 Partitions, Violations =      35
Routed  4173/5184 Partitions, Violations =      35
Routed  4174/5184 Partitions, Violations =      35
Routed  4175/5184 Partitions, Violations =      35
Routed  4176/5184 Partitions, Violations =      35
Routed  4177/5184 Partitions, Violations =      35
Routed  4178/5184 Partitions, Violations =      35
Routed  4179/5184 Partitions, Violations =      35
Routed  4180/5184 Partitions, Violations =      35
Routed  4181/5184 Partitions, Violations =      35
Routed  4182/5184 Partitions, Violations =      35
Routed  4183/5184 Partitions, Violations =      35
Routed  4184/5184 Partitions, Violations =      35
Routed  4185/5184 Partitions, Violations =      35
Routed  4186/5184 Partitions, Violations =      35
Routed  4187/5184 Partitions, Violations =      35
Routed  4188/5184 Partitions, Violations =      35
Routed  4189/5184 Partitions, Violations =      35
Routed  4190/5184 Partitions, Violations =      36
Routed  4191/5184 Partitions, Violations =      36
Routed  4192/5184 Partitions, Violations =      36
Routed  4193/5184 Partitions, Violations =      36
Routed  4194/5184 Partitions, Violations =      36
Routed  4195/5184 Partitions, Violations =      36
Routed  4196/5184 Partitions, Violations =      36
Routed  4197/5184 Partitions, Violations =      36
Routed  4198/5184 Partitions, Violations =      36
Routed  4199/5184 Partitions, Violations =      36
Routed  4200/5184 Partitions, Violations =      36
Routed  4201/5184 Partitions, Violations =      36
Routed  4202/5184 Partitions, Violations =      36
Routed  4203/5184 Partitions, Violations =      36
Routed  4204/5184 Partitions, Violations =      36
Routed  4205/5184 Partitions, Violations =      36
Routed  4206/5184 Partitions, Violations =      36
Routed  4207/5184 Partitions, Violations =      36
Routed  4208/5184 Partitions, Violations =      36
Routed  4209/5184 Partitions, Violations =      36
Routed  4210/5184 Partitions, Violations =      36
Routed  4211/5184 Partitions, Violations =      36
Routed  4212/5184 Partitions, Violations =      36
Routed  4213/5184 Partitions, Violations =      36
Routed  4214/5184 Partitions, Violations =      36
Routed  4215/5184 Partitions, Violations =      47
Routed  4216/5184 Partitions, Violations =      47
Routed  4217/5184 Partitions, Violations =      47
Routed  4218/5184 Partitions, Violations =      47
Routed  4219/5184 Partitions, Violations =      47
Routed  4220/5184 Partitions, Violations =      47
Routed  4221/5184 Partitions, Violations =      47
Routed  4222/5184 Partitions, Violations =      47
Routed  4223/5184 Partitions, Violations =      47
Routed  4224/5184 Partitions, Violations =      47
Routed  4225/5184 Partitions, Violations =      47
Routed  4226/5184 Partitions, Violations =      51
Routed  4227/5184 Partitions, Violations =      51
Routed  4228/5184 Partitions, Violations =      51
Routed  4229/5184 Partitions, Violations =      51
Routed  4230/5184 Partitions, Violations =      51
Routed  4231/5184 Partitions, Violations =      51
Routed  4232/5184 Partitions, Violations =      51
Routed  4233/5184 Partitions, Violations =      51
Routed  4234/5184 Partitions, Violations =      51
Routed  4235/5184 Partitions, Violations =      51
Routed  4236/5184 Partitions, Violations =      51
Routed  4237/5184 Partitions, Violations =      51
Routed  4238/5184 Partitions, Violations =      51
Routed  4239/5184 Partitions, Violations =      51
Routed  4240/5184 Partitions, Violations =      51
Routed  4241/5184 Partitions, Violations =      51
Routed  4242/5184 Partitions, Violations =      51
Routed  4243/5184 Partitions, Violations =      51
Routed  4244/5184 Partitions, Violations =      51
Routed  4245/5184 Partitions, Violations =      51
Routed  4246/5184 Partitions, Violations =      51
Routed  4247/5184 Partitions, Violations =      51
Routed  4248/5184 Partitions, Violations =      51
Routed  4249/5184 Partitions, Violations =      51
Routed  4250/5184 Partitions, Violations =      51
Routed  4251/5184 Partitions, Violations =      51
Routed  4252/5184 Partitions, Violations =      51
Routed  4253/5184 Partitions, Violations =      51
Routed  4254/5184 Partitions, Violations =      56
Routed  4255/5184 Partitions, Violations =      56
Routed  4256/5184 Partitions, Violations =      56
Routed  4257/5184 Partitions, Violations =      56
Routed  4258/5184 Partitions, Violations =      56
Routed  4259/5184 Partitions, Violations =      56
Routed  4260/5184 Partitions, Violations =      56
Routed  4261/5184 Partitions, Violations =      56
Routed  4262/5184 Partitions, Violations =      56
Routed  4263/5184 Partitions, Violations =      56
Routed  4264/5184 Partitions, Violations =      56
Routed  4265/5184 Partitions, Violations =      56
Routed  4266/5184 Partitions, Violations =      56
Routed  4267/5184 Partitions, Violations =      56
Routed  4268/5184 Partitions, Violations =      56
Routed  4269/5184 Partitions, Violations =      56
Routed  4270/5184 Partitions, Violations =      56
Routed  4271/5184 Partitions, Violations =      56
Routed  4272/5184 Partitions, Violations =      56
Routed  4273/5184 Partitions, Violations =      56
Routed  4274/5184 Partitions, Violations =      56
Routed  4275/5184 Partitions, Violations =      56
Routed  4276/5184 Partitions, Violations =      56
Routed  4277/5184 Partitions, Violations =      69
Routed  4278/5184 Partitions, Violations =      69
Routed  4279/5184 Partitions, Violations =      69
Routed  4280/5184 Partitions, Violations =      69
Routed  4281/5184 Partitions, Violations =      69
Routed  4282/5184 Partitions, Violations =      69
Routed  4283/5184 Partitions, Violations =      69
Routed  4284/5184 Partitions, Violations =      69
Routed  4285/5184 Partitions, Violations =      69
Routed  4286/5184 Partitions, Violations =      69
Routed  4287/5184 Partitions, Violations =      69
Routed  4288/5184 Partitions, Violations =      69
Routed  4289/5184 Partitions, Violations =      69
Routed  4290/5184 Partitions, Violations =      69
Routed  4291/5184 Partitions, Violations =      69
Routed  4292/5184 Partitions, Violations =      69
Routed  4293/5184 Partitions, Violations =      69
Routed  4294/5184 Partitions, Violations =      69
Routed  4295/5184 Partitions, Violations =      69
Routed  4296/5184 Partitions, Violations =      69
Routed  4297/5184 Partitions, Violations =      69
Routed  4298/5184 Partitions, Violations =      69
Routed  4299/5184 Partitions, Violations =      71
Routed  4300/5184 Partitions, Violations =      71
Routed  4301/5184 Partitions, Violations =      71
Routed  4302/5184 Partitions, Violations =      71
Routed  4303/5184 Partitions, Violations =      71
Routed  4304/5184 Partitions, Violations =      71
Routed  4305/5184 Partitions, Violations =      71
Routed  4306/5184 Partitions, Violations =      71
Routed  4307/5184 Partitions, Violations =      71
Routed  4308/5184 Partitions, Violations =      71
Routed  4309/5184 Partitions, Violations =      71
Routed  4310/5184 Partitions, Violations =      71
Routed  4311/5184 Partitions, Violations =      71
Routed  4312/5184 Partitions, Violations =      71
Routed  4313/5184 Partitions, Violations =      71
Routed  4325/5184 Partitions, Violations =      70
Routed  4350/5184 Partitions, Violations =      95
Routed  4375/5184 Partitions, Violations =      97
Routed  4400/5184 Partitions, Violations =      97
Routed  4425/5184 Partitions, Violations =      89
Routed  4450/5184 Partitions, Violations =      89
Routed  4475/5184 Partitions, Violations =      77
Routed  4500/5184 Partitions, Violations =      79
Routed  4525/5184 Partitions, Violations =      79
Routed  4550/5184 Partitions, Violations =      79
Routed  4575/5184 Partitions, Violations =      73
Routed  4600/5184 Partitions, Violations =      79
Routed  4625/5184 Partitions, Violations =      69
Routed  4650/5184 Partitions, Violations =      74
Routed  4675/5184 Partitions, Violations =      77
Routed  4700/5184 Partitions, Violations =      62
Routed  4725/5184 Partitions, Violations =      64
Routed  4750/5184 Partitions, Violations =      57
Routed  4775/5184 Partitions, Violations =      57
Routed  4800/5184 Partitions, Violations =      57
Routed  4825/5184 Partitions, Violations =      54
Routed  4850/5184 Partitions, Violations =      54
Routed  4875/5184 Partitions, Violations =      56
Routed  4900/5184 Partitions, Violations =      54
Routed  4925/5184 Partitions, Violations =      56
Routed  4950/5184 Partitions, Violations =      62
Routed  4975/5184 Partitions, Violations =      62
Routed  5000/5184 Partitions, Violations =      66
Routed  5025/5184 Partitions, Violations =      64
Routed  5050/5184 Partitions, Violations =      68
Routed  5075/5184 Partitions, Violations =      65
Routed  5100/5184 Partitions, Violations =      63
Routed  5125/5184 Partitions, Violations =      46
Routed  5150/5184 Partitions, Violations =      24
Routed  5175/5184 Partitions, Violations =      24

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      23
        Diff net spacing : 16
        Less than minimum area : 5
        Short : 2

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used  134  Alloctr  135  Proc    0 
[Iter 0] Total (MB): Used  168  Alloctr  169  Proc 9095 

End DR iteration 0 with 5184 parts

Start DR iteration 1: non-uniform partition
Routed  1/10 Partitions, Violations =   22
Routed  2/10 Partitions, Violations =   16
Routed  3/10 Partitions, Violations =   13
Routed  4/10 Partitions, Violations =   10
Routed  5/10 Partitions, Violations =   8
Routed  6/10 Partitions, Violations =   5
Routed  7/10 Partitions, Violations =   4
Routed  8/10 Partitions, Violations =   3
Routed  9/10 Partitions, Violations =   3
Routed  10/10 Partitions, Violations =  2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 1] Stage (MB): Used  134  Alloctr  135  Proc    0 
[Iter 1] Total (MB): Used  168  Alloctr  169  Proc 9095 

End DR iteration 1 with 10 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:13 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Iter 2] Stage (MB): Used  134  Alloctr  135  Proc    0 
[Iter 2] Total (MB): Used  168  Alloctr  169  Proc 9095 

End DR iteration 2 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR] Total (MB): Used   38  Alloctr   39  Proc 9095 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   38  Alloctr   39  Proc 9095 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    70977 micron
Total Number of Contacts =             5548
Total Number of Wires =                5719
Total Number of PtConns =              789
Total Number of Routed Wires =       5708
Total Routed Wire Length =           70882 micron
Total Number of Routed Contacts =       5548
        Layer                 M1 :        139 micron
        Layer                 M2 :      16269 micron
        Layer                 M3 :      23020 micron
        Layer                 M4 :      12987 micron
        Layer                 M5 :       7555 micron
        Layer                 M6 :      10245 micron
        Layer                 M7 :        666 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via        VIA78SQ_C_2x1 :          1
        Via       VIA67SQ_C(rot) :         35
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        231
        Via        VIA56BAR(rot) :          1
        Via        VIA56SQ_C_2x1 :          1
        Via          VIA56SQ_2x1 :          1
        Via       VIA45SQ_C(rot) :        345
        Via            VIA34SQ_C :        797
        Via      VIA34BAR_C(rot) :          1
        Via          VIA34SQ_2x1 :          5
        Via            VIA23SQ_C :         18
        Via       VIA23SQ_C(rot) :       2175
        Via            VIA12SQ_C :       1759
        Via       VIA12SQ_C(rot) :        137
        Via           VIA12BAR_C :         12
        Via        VIA12SQ_C_2x1 :         26
        Via   VIA12SQ_C(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.67% (37 / 5548 vias)
 
    Layer VIA1       =  1.40% (27     / 1935    vias)
        Weight 1     =  1.40% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.60% (1908    vias)
    Layer VIA2       =  0.00% (0      / 2193    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2193    vias)
    Layer VIA3       =  0.62% (5      / 803     vias)
        Weight 1     =  0.62% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.38% (798     vias)
    Layer VIA4       =  0.00% (0      / 345     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (345     vias)
    Layer VIA5       =  0.85% (2      / 234     vias)
        Weight 1     =  0.85% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.15% (232     vias)
    Layer VIA6       =  5.41% (2      / 37      vias)
        Weight 1     =  5.41% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.59% (35      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.67% (37 / 5548 vias)
 
    Layer VIA1       =  1.40% (27     / 1935    vias)
    Layer VIA2       =  0.00% (0      / 2193    vias)
    Layer VIA3       =  0.62% (5      / 803     vias)
    Layer VIA4       =  0.00% (0      / 345     vias)
    Layer VIA5       =  0.85% (2      / 234     vias)
    Layer VIA6       =  5.41% (2      / 37      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.67% (37 / 5548 vias)
 
    Layer VIA1       =  1.40% (27     / 1935    vias)
        Weight 1     =  1.40% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.60% (1908    vias)
    Layer VIA2       =  0.00% (0      / 2193    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2193    vias)
    Layer VIA3       =  0.62% (5      / 803     vias)
        Weight 1     =  0.62% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.38% (798     vias)
    Layer VIA4       =  0.00% (0      / 345     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (345     vias)
    Layer VIA5       =  0.85% (2      / 234     vias)
        Weight 1     =  0.85% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.15% (232     vias)
    Layer VIA6       =  5.41% (2      / 37      vias)
        Weight 1     =  5.41% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.59% (35      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 687
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2024-04-09 21:28:25 / Session:  00:12:08 / Command:  00:00:17 / CPU:  00:00:16 / Memory: 2028 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-04-09 21:28:25 / Session:  00:12:08 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2028 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:   552 s (  0.15 hr )  ELAPSE:   729 s (  0.20 hr )  MEM-PEAK:  2027 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 623 nets, 0 global routed, 596 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'fifo1_sram'. (NEX-022)
---extraction options---
Corner: slow
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: fifo1_sram 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 596 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 621, routed nets = 596, across physical hierarchy nets = 0, parasitics cached nets = 621, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 178. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   561 s (  0.16 hr )  ELAPSE:   738 s (  0.20 hr )  MEM-PEAK:  2027 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00010 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.2361     0.2675      2   0.0000     0.0000      0
    1   8   0.3544     0.6216      6   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0183     0.0183      1   0.0000     0.0000      0
    1  11   0.3569     1.7588      8   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.3569     2.6662   0.8891     17   0.0000     0.0000      0        0     0.0000       18 1099121664
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.3569     2.6662   0.8891     17   0.0000     0.0000      0        0     0.0000       18 1099121664    371441.88        549
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.3569     2.6662   0.8891     17   0.0000     0.0000      0        0       18 1099121664    371441.88        549
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Route-opt initialization complete         CPU:   563 s (  0.16 hr )  ELAPSE:   739 s (  0.21 hr )  MEM-PEAK:  2027 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 974 total shapes.
Layer M2: cached 210 shapes out of 3186 total shapes.
Cached 11442 vias out of 38690 total vias.
Total 0.4300 seconds to build cellmap data
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa7cc2000): 57360
INFO: creating 239(r) x 240(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa7cc2000): 57360
Total 0.0500 seconds to load 1854 cell instances into cellmap
Moveable cells: 514; Application fixed cells: 2; Macro cells: 0; User fixed cells: 1338
591 out of 677 data nets are detail routed, 5 out of 8 clock nets are detail routed and total 685 nets have been analyzed
Only data route nets/shapes. Estimated current stage is after clock and data detail route stage
Average cell width 2.3248, cell height 1.6720, cell area 3.8870 for total 516 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          3.88        1.29      0.00       122     371441.88  1099121664.00         549              0.21      2027

Route-opt optimization Phase 3 Iter  1          3.88        1.29      0.00       122     371441.88  1099121664.00         549              0.21      2027
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          3.88        1.29      0.00       122     371429.44  1097143552.00         549              0.21      2027
Route-opt optimization Phase 4 Iter  2          3.88        1.29      0.00       107     371444.41  1097161216.00         549              0.21      2027
Route-opt optimization Phase 4 Iter  3          3.88        1.29      0.00       107     371444.41  1097161216.00         549              0.21      2027
Route-opt optimization Phase 4 Iter  4          3.88        1.29      0.00       107     371444.41  1097161216.00         549              0.21      2027
Route-opt optimization Phase 4 Iter  5          3.88        1.29      0.00       107     371444.41  1097161216.00         549              0.21      2027


Route-opt optimization Phase 6 Iter  1          3.88        1.29      0.00       100     371444.41  1097161216.00         557              0.21      2027
Route-opt optimization Phase 6 Iter  2          3.88        1.29      0.00       100     371436.28  1096851840.00         557              0.21      2027
Route-opt optimization Phase 6 Iter  3          3.88        1.29      0.00       100     371436.28  1096860032.00         557              0.21      2027
Route-opt optimization Phase 6 Iter  4          3.88        1.29      0.00       100     371436.28  1096860032.00         557              0.21      2027
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  5          3.88        1.29      0.00       100     371435.03  1096813952.00         557              0.21      2027
Route-opt optimization Phase 6 Iter  6          3.88        1.29      0.00       100     371435.03  1096813952.00         557              0.21      2027
Route-opt optimization Phase 6 Iter  7          3.88        1.29      0.00       100     371434.50  1098561536.00         557              0.21      2027
Route-opt optimization Phase 6 Iter  8          3.88        1.29      0.00       100     371434.50  1098561536.00         557              0.21      2027
Route-opt optimization Phase 6 Iter  9          3.88        1.29      0.00       100     371434.50  1098561536.00         557              0.21      2027
Route-opt optimization Phase 6 Iter 10          3.88        1.29      0.00       100     371439.09  1099041024.00         557              0.21      2027
Route-opt optimization Phase 6 Iter 11          3.88        1.29      0.00       100     371439.09  1099041024.00         557              0.21      2027
Route-opt optimization Phase 6 Iter 12          3.88        1.29      0.00       100     371439.09  1099041024.00         557              0.21      2027
Route-opt optimization Phase 6 Iter 13          3.88        1.29      0.00       100     371439.34  1099063936.00         557              0.21      2027

Route-opt optimization Phase 7 Iter  1          3.88        1.29      0.00       100     371439.34  1099063936.00         557              0.21      2027
Route-opt optimization Phase 7 Iter  2          3.88        1.29      0.00       100     371439.34  1099063936.00         557              0.21      2027

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          2.81        0.85      0.00       100     371439.34  1098917632.00         557              0.21      2027
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          2.81        0.85      0.00       100     371439.34  1098917632.00         557              0.21      2027
Route-opt optimization Phase 9 Iter  2          2.81        0.85      0.00       100     371439.34  1098917632.00         557              0.21      2027
Route-opt optimization Phase 9 Iter  3          2.81        0.85      0.00       100     371439.34  1098917632.00         557              0.21      2027
Route-opt optimization Phase 9 Iter  4          2.81        0.85      0.00       100     371439.34  1098917632.00         557              0.21      2027
Route-opt optimization Phase 9 Iter  5          2.69        0.85      0.00       100     371455.34  1100598272.00         557              0.21      2027
Route-opt optimization Phase 9 Iter  6          2.69        0.85      0.00       100     371455.34  1100598272.00         557              0.21      2027
Route-opt optimization Phase 9 Iter  7          2.69        0.85      0.00       100     371455.34  1100598272.00         557              0.21      2027
Route-opt optimization Phase 9 Iter  8          2.66        0.82      0.00       100     371458.91  1100912768.00         557              0.21      2027

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         2.64        0.81      0.00       100     371468.06  1101189504.00         558              0.21      2027
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         2.64        0.81      0.00       100     371468.06  1101189504.00         558              0.21      2027
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         2.64        0.81      0.00       100     371468.06  1101189504.00         558              0.21      2027
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         2.64        0.81      0.00       100     371465.78  1101071232.00         558              0.21      2027

Route-opt optimization Phase 13 Iter  1         2.64        0.80      0.00       100     371455.34  1100663296.00         554              0.21      2027
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         2.64        0.80      0.00       100     371455.34  1100663296.00         554              0.21      2027
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:   577 s (  0.16 hr )  ELAPSE:   754 s (  0.21 hr )  MEM-PEAK:  2027 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/fifo1_sram_5633_620358400.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 974 total shapes.
Layer M2: cached 210 shapes out of 3209 total shapes.
Cached 11442 vias out of 38776 total vias.

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 92 ref cells (16 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1859        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1859
number of references:                92
number of site rows:                346
number of locations attempted:     6547
number of locations failed:        1286  (19.6%)

Legality of references at locations:
55 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    36        305       143 ( 46.9%)        112        48 ( 42.9%)  SDFFARX1_HVT
    26        219       105 ( 47.9%)         88        35 ( 39.8%)  SDFFARX1_RVT
    38        360        71 ( 19.7%)        216        44 ( 20.4%)  AND2X1_RVT
    17        136        56 ( 41.2%)         72        29 ( 40.3%)  NBUFFX4_RVT
    22        192        70 ( 36.5%)         32        10 ( 31.2%)  DFFARX1_RVT
    28        245        57 ( 23.3%)        104        15 ( 14.4%)  NBUFFX4_HVT
    14        112        27 ( 24.1%)         48        16 ( 33.3%)  AND4X1_RVT
    18        147        23 ( 15.6%)        115        19 ( 16.5%)  AND3X1_RVT
    10         93        25 ( 26.9%)         53        17 ( 32.1%)  AO22X1_RVT
    22        192        28 ( 14.6%)         88        13 ( 14.8%)  NAND2X0_RVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         5 ( 62.5%)          0         0 (  0.0%)  OAI21X2_RVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  XOR2X1_RVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  MUX41X1_RVT
    36        305       143 ( 46.9%)        112        48 ( 42.9%)  SDFFARX1_HVT
    26        219       105 ( 47.9%)         88        35 ( 39.8%)  SDFFARX1_RVT
    17        136        56 ( 41.2%)         72        29 ( 40.3%)  NBUFFX4_RVT
     8         64        34 ( 53.1%)         24         1 (  4.2%)  SDFFARX2_HVT
     2         12         6 ( 50.0%)          4         0 (  0.0%)  NAND4X1_RVT
     2         16         6 ( 37.5%)          0         0 (  0.0%)  IBUFFX2_RVT
     1          8         3 ( 37.5%)          0         0 (  0.0%)  SDFFASX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         519 (7861 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.086 um ( 0.05 row height)
rms weighted cell displacement:   0.086 um ( 0.05 row height)
max cell displacement:            1.520 um ( 0.91 row height)
avg cell displacement:            0.011 um ( 0.01 row height)
avg weighted cell displacement:   0.011 um ( 0.01 row height)
number of cells moved:               12
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/ctmTdsLR_3_376 (INVX1_RVT)
  Input location: (587.856,485.56)
  Legal location: (586.336,485.56)
  Displacement:   1.520 um ( 0.91 row height)
Cell: fifomem/ropt_mt_inst_1791 (NBUFFX4_HVT)
  Input location: (624.336,465.496)
  Legal location: (623.424,465.496)
  Displacement:   0.912 um ( 0.55 row height)
Cell: fifomem/U33 (NAND3X2_RVT)
  Input location: (584.208,422.024)
  Legal location: (583.296,422.024)
  Displacement:   0.912 um ( 0.55 row height)
Cell: fifomem/ropt_mt_inst_1788 (NBUFFX4_HVT)
  Input location: (587.856,485.56)
  Legal location: (587.096,485.56)
  Displacement:   0.760 um ( 0.45 row height)
Cell: fifomem/U34 (NAND3X2_RVT)
  Input location: (584.208,418.68)
  Legal location: (583.6,418.68)
  Displacement:   0.608 um ( 0.36 row height)
Cell: rptr_empty/rbin_reg_9_ (SDFFARX1_HVT)
  Input location: (586.336,422.024)
  Legal location: (586.944,422.024)
  Displacement:   0.608 um ( 0.36 row height)
Cell: fifomem/ropt_mt_inst_1784 (NBUFFX2_RVT)
  Input location: (583.6,427.04)
  Legal location: (583.296,427.04)
  Displacement:   0.304 um ( 0.18 row height)
Cell: sync_w2r/rq2_wptr_reg_4_ (DFFARX1_RVT)
  Input location: (624.64,465.496)
  Legal location: (624.944,465.496)
  Displacement:   0.304 um ( 0.18 row height)
Cell: rptr_empty/U104 (NBUFFX2_RVT)
  Input location: (591.2,420.352)
  Legal location: (591.048,420.352)
  Displacement:   0.152 um ( 0.09 row height)
Cell: rptr_empty/rbin_reg_7_ (SDFFARX2_RVT)
  Input location: (585.272,418.68)
  Legal location: (585.424,418.68)
  Displacement:   0.152 um ( 0.09 row height)

Legalization succeeded.
Total Legalizer CPU: 0.916
Total Legalizer Wall Time: 0.916
----------------------------------------------------------------

Route-opt legalization complete           CPU:   578 s (  0.16 hr )  ELAPSE:   755 s (  0.21 hr )  MEM-PEAK:  2027 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell fifo1_sram
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   32  Alloctr   33  Proc 9095 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   32  Alloctr   33  Proc 9095 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   28  Alloctr   28  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   31  Alloctr   32  Proc 9095 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   28  Alloctr   28  Proc    0 
[ECO: Analysis] Total (MB): Used   31  Alloctr   32  Proc 9095 
Num of eco nets = 692
Num of open eco nets = 52
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   31  Alloctr   31  Proc    0 
[ECO: Init] Total (MB): Used   34  Alloctr   35  Proc 9095 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   38  Alloctr   39  Proc 9095 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,1199.88um,1198.51um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Tech Data] Total (MB): Used   55  Alloctr   55  Proc 9095 
Net statistics:
Total number of nets     = 692
Number of nets to route  = 52
Number of single or zero port nets = 89
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
52 nets are partially connected,
 of which 52 are detail routed and 6 are global routed.
551 nets are fully connected,
 of which 548 are detail routed and 0 are global routed.
4 nets have non-default rule clock_double_spacing
         4 non-user-specified nets, 4 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 52, Total Half Perimeter Wire Length (HPWL) 9582 microns
HPWL   0 ~   50 microns: Net Count       28     Total HPWL          516 microns
HPWL  50 ~  100 microns: Net Count        2     Total HPWL          172 microns
HPWL 100 ~  200 microns: Net Count        7     Total HPWL         1059 microns
HPWL 200 ~  300 microns: Net Count        4     Total HPWL          964 microns
HPWL 300 ~  400 microns: Net Count        3     Total HPWL         1072 microns
HPWL 400 ~  500 microns: Net Count        5     Total HPWL         2268 microns
HPWL 500 ~  600 microns: Net Count        1     Total HPWL          516 microns
HPWL 600 ~  700 microns: Net Count        1     Total HPWL          617 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        1     Total HPWL         2398 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   55  Alloctr   56  Proc 9095 
Number of partitions: 4 (2 x 2)
Size of partitions: 384 gCells x 384 gCells
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.77     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:03 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion Map] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Build Congestion Map] Total (MB): Used  108  Alloctr  110  Proc 9095 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used  108  Alloctr  110  Proc 9095 
Number of user frozen nets = 0
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   66  Alloctr   68  Proc    0 
[End of Build Data] Total (MB): Used  108  Alloctr  110  Proc 9095 
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  284  Alloctr  286  Proc 9095 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  285  Alloctr  287  Proc 9095 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =    56 Max = 2 GRCs =   373 (0.04%)
Initial. H routing: Dmd-Cap  =    56 Max = 2 (GRCs =   2) GRCs =   372 (0.07%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
Initial. Both Dirs: Overflow =   127 Max = 3 GRCs =   509 (0.05%)
Initial. H routing: Overflow =    90 Max = 2 (GRCs =   3) GRCs =   452 (0.09%)
Initial. V routing: Overflow =    37 Max = 3 (GRCs =   1) GRCs =    57 (0.01%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
Initial. M2         Overflow =    31 Max = 3 (GRCs =   1) GRCs =    45 (0.01%)
Initial. M3         Overflow =    33 Max = 2 (GRCs =   2) GRCs =    53 (0.01%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)
Initial. M5         Overflow =     8 Max = 2 (GRCs =   1) GRCs =    24 (0.00%)
Initial. M6         Overflow =     3 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
Initial. M7         Overflow =    45 Max = 1 (GRCs = 372) GRCs =   372 (0.07%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    60 Max =  2 GRCs =   441 (0.85%)
Initial. H routing: Overflow =    54 Max =  1 (GRCs = 418) GRCs =   418 (1.62%)
Initial. V routing: Overflow =     6 Max =  2 (GRCs =   3) GRCs =    23 (0.09%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     5 Max =  2 (GRCs =   3) GRCs =    15 (0.06%)
Initial. M3         Overflow =     3 Max =  1 (GRCs =  24) GRCs =    24 (0.09%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M5         Overflow =     5 Max =  1 (GRCs =  22) GRCs =    22 (0.09%)
Initial. M6         Overflow =     0 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
Initial. M7         Overflow =    45 Max =  1 (GRCs = 372) GRCs =   372 (1.44%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 61.43
Initial. Layer M1 wire length = 2.38
Initial. Layer M2 wire length = 16.76
Initial. Layer M3 wire length = 25.40
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 16.89
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 94
Initial. Via VIA12SQ_C count = 34
Initial. Via VIA23SQ_C count = 39
Initial. Via VIA34SQ_C count = 9
Initial. Via VIA45SQ_C count = 7
Initial. Via VIA56SQ_C count = 5
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Tue Apr  9 21:28:57 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  285  Alloctr  287  Proc 9095 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =    52 Max = 2 GRCs =   374 (0.04%)
phase1. H routing: Dmd-Cap  =    52 Max = 2 (GRCs =   1) GRCs =   373 (0.07%)
phase1. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase1. Both Dirs: Overflow =   124 Max = 3 GRCs =   510 (0.05%)
phase1. H routing: Overflow =    86 Max = 2 (GRCs =   2) GRCs =   453 (0.09%)
phase1. V routing: Overflow =    37 Max = 3 (GRCs =   1) GRCs =    57 (0.01%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase1. M2         Overflow =    31 Max = 3 (GRCs =   1) GRCs =    45 (0.01%)
phase1. M3         Overflow =    33 Max = 2 (GRCs =   2) GRCs =    53 (0.01%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)
phase1. M5         Overflow =     4 Max = 1 (GRCs =  21) GRCs =    21 (0.00%)
phase1. M6         Overflow =     3 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase1. M7         Overflow =    45 Max = 1 (GRCs = 376) GRCs =   376 (0.07%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    58 Max =  2 GRCs =   442 (0.86%)
phase1. H routing: Overflow =    51 Max =  1 (GRCs = 419) GRCs =   419 (1.62%)
phase1. V routing: Overflow =     6 Max =  2 (GRCs =   3) GRCs =    23 (0.09%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     5 Max =  2 (GRCs =   3) GRCs =    15 (0.06%)
phase1. M3         Overflow =     3 Max =  1 (GRCs =  24) GRCs =    24 (0.09%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
phase1. M5         Overflow =     2 Max =  1 (GRCs =  19) GRCs =    19 (0.07%)
phase1. M6         Overflow =     0 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
phase1. M7         Overflow =    45 Max =  1 (GRCs = 376) GRCs =   376 (1.46%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 64.42
phase1. Layer M1 wire length = 2.38
phase1. Layer M2 wire length = 14.93
phase1. Layer M3 wire length = 25.40
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 9.65
phase1. Layer M6 wire length = 4.79
phase1. Layer M7 wire length = 7.27
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 96
phase1. Via VIA12SQ_C count = 34
phase1. Via VIA23SQ_C count = 39
phase1. Via VIA34SQ_C count = 9
phase1. Via VIA45SQ_C count = 7
phase1. Via VIA56SQ_C count = 5
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Tue Apr  9 21:28:58 2024
Number of partitions: 36 (6 x 6)
Size of partitions: 128 gCells x 128 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  285  Alloctr  287  Proc 9095 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =    52 Max = 2 GRCs =   374 (0.04%)
phase2. H routing: Dmd-Cap  =    52 Max = 2 (GRCs =   1) GRCs =   373 (0.07%)
phase2. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =   1) GRCs =     1 (0.00%)
phase2. Both Dirs: Overflow =   124 Max = 3 GRCs =   510 (0.05%)
phase2. H routing: Overflow =    86 Max = 2 (GRCs =   2) GRCs =   453 (0.09%)
phase2. V routing: Overflow =    37 Max = 3 (GRCs =   1) GRCs =    57 (0.01%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =   3) GRCs =     3 (0.00%)
phase2. M2         Overflow =    31 Max = 3 (GRCs =   1) GRCs =    45 (0.01%)
phase2. M3         Overflow =    33 Max = 2 (GRCs =   2) GRCs =    53 (0.01%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =   5) GRCs =     5 (0.00%)
phase2. M5         Overflow =     4 Max = 1 (GRCs =  21) GRCs =    21 (0.00%)
phase2. M6         Overflow =     3 Max = 1 (GRCs =   7) GRCs =     7 (0.00%)
phase2. M7         Overflow =    45 Max = 1 (GRCs = 376) GRCs =   376 (0.07%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =    58 Max =  2 GRCs =   442 (0.86%)
phase2. H routing: Overflow =    51 Max =  1 (GRCs = 419) GRCs =   419 (1.62%)
phase2. V routing: Overflow =     6 Max =  2 (GRCs =   3) GRCs =    23 (0.09%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     5 Max =  2 (GRCs =   3) GRCs =    15 (0.06%)
phase2. M3         Overflow =     3 Max =  1 (GRCs =  24) GRCs =    24 (0.09%)
phase2. M4         Overflow =     0 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
phase2. M5         Overflow =     2 Max =  1 (GRCs =  19) GRCs =    19 (0.07%)
phase2. M6         Overflow =     0 Max =  1 (GRCs =   4) GRCs =     4 (0.02%)
phase2. M7         Overflow =    45 Max =  1 (GRCs = 376) GRCs =   376 (1.46%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 64.42
phase2. Layer M1 wire length = 2.38
phase2. Layer M2 wire length = 14.93
phase2. Layer M3 wire length = 25.40
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 9.65
phase2. Layer M6 wire length = 4.79
phase2. Layer M7 wire length = 7.27
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 96
phase2. Via VIA12SQ_C count = 34
phase2. Via VIA23SQ_C count = 39
phase2. Via VIA34SQ_C count = 9
phase2. Via VIA45SQ_C count = 7
phase2. Via VIA56SQ_C count = 5
phase2. Via VIA67SQ_C count = 2
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Whole Chip Routing] Stage (MB): Used  242  Alloctr  244  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  285  Alloctr  287  Proc 9095 

Congestion utilization per direction:
Average vertical track utilization   =  0.74 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization =  0.39 %
Peak    horizontal track utilization = 200.00 %

[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used  206  Alloctr  206  Proc    0 
[End of Global Routing] Total (MB): Used  248  Alloctr  249  Proc 9095 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -28  Alloctr  -28  Proc    0 
[End of dbOut] Total (MB): Used   70  Alloctr   71  Proc 9095 
[ECO: GR] Elapsed real time: 0:00:07 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   70  Alloctr   71  Proc 9095 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    2  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   36  Alloctr   36  Proc 9095 

Start initial assignment
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 173 of 298


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   36  Alloctr   37  Proc 9095 

Reroute to fix overlaps (iter = 1)
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   36  Alloctr   37  Proc 9095 

Number of wires with overlap after iteration 1 = 98 of 225


Wire length and via report:
---------------------------
Number of M1 wires: 52            : 0
Number of M2 wires: 107                  VIA12SQ_C: 56
Number of M3 wires: 36           VIA23SQ_C: 55
Number of M4 wires: 11           VIA34SQ_C: 12
Number of M5 wires: 9            VIA45SQ_C: 9
Number of M6 wires: 9            VIA56SQ_C: 7
Number of M7 wires: 1            VIA67SQ_C: 2
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 225               vias: 141

Total M1 wire length: 19.4
Total M2 wire length: 34.7
Total M3 wire length: 32.3
Total M4 wire length: 6.5
Total M5 wire length: 9.3
Total M6 wire length: 8.0
Total M7 wire length: 6.7
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 116.9

Longest M1 wire length: 1.2
Longest M2 wire length: 3.0
Longest M3 wire length: 5.9
Longest M4 wire length: 2.4
Longest M5 wire length: 6.4
Longest M6 wire length: 2.7
Longest M7 wire length: 6.7
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   34  Alloctr   35  Proc 9095 
[ECO: CDR] Elapsed real time: 0:00:08 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[ECO: CDR] Stage (MB): Used   30  Alloctr   31  Proc    0 
[ECO: CDR] Total (MB): Used   34  Alloctr   35  Proc 9095 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 692, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  4141/5184 Partitions, Violations =      0
Routed  4142/5184 Partitions, Violations =      0
Routed  4143/5184 Partitions, Violations =      0
Routed  4144/5184 Partitions, Violations =      0
Routed  4145/5184 Partitions, Violations =      0
Routed  4146/5184 Partitions, Violations =      0
Routed  4147/5184 Partitions, Violations =      0
Routed  4148/5184 Partitions, Violations =      0
Routed  4149/5184 Partitions, Violations =      0
Routed  4150/5184 Partitions, Violations =      0
Routed  4151/5184 Partitions, Violations =      0
Routed  4152/5184 Partitions, Violations =      0
Routed  4153/5184 Partitions, Violations =      0
Routed  4154/5184 Partitions, Violations =      0
Routed  4155/5184 Partitions, Violations =      0
Routed  4156/5184 Partitions, Violations =      0
Routed  4157/5184 Partitions, Violations =      0
Routed  4158/5184 Partitions, Violations =      0
Routed  4159/5184 Partitions, Violations =      0
Routed  4160/5184 Partitions, Violations =      0
Routed  4161/5184 Partitions, Violations =      0
Routed  4162/5184 Partitions, Violations =      0
Routed  4163/5184 Partitions, Violations =      0
Routed  4164/5184 Partitions, Violations =      0
Routed  4165/5184 Partitions, Violations =      0
Routed  4166/5184 Partitions, Violations =      0
Routed  4167/5184 Partitions, Violations =      0
Routed  4168/5184 Partitions, Violations =      0
Routed  4169/5184 Partitions, Violations =      0
Routed  4170/5184 Partitions, Violations =      0
Routed  4171/5184 Partitions, Violations =      0
Routed  4172/5184 Partitions, Violations =      0
Routed  4173/5184 Partitions, Violations =      0
Routed  4174/5184 Partitions, Violations =      0
Routed  4175/5184 Partitions, Violations =      0
Routed  4176/5184 Partitions, Violations =      0
Routed  4177/5184 Partitions, Violations =      0
Routed  4178/5184 Partitions, Violations =      0
Routed  4179/5184 Partitions, Violations =      0
Routed  4180/5184 Partitions, Violations =      0
Routed  4181/5184 Partitions, Violations =      0
Routed  4182/5184 Partitions, Violations =      0
Routed  4183/5184 Partitions, Violations =      0
Routed  4184/5184 Partitions, Violations =      0
Routed  4185/5184 Partitions, Violations =      0
Routed  4186/5184 Partitions, Violations =      0
Routed  4187/5184 Partitions, Violations =      0
Routed  4188/5184 Partitions, Violations =      0
Routed  4189/5184 Partitions, Violations =      0
Routed  4190/5184 Partitions, Violations =      0
Routed  4191/5184 Partitions, Violations =      0
Routed  4192/5184 Partitions, Violations =      0
Routed  4193/5184 Partitions, Violations =      0
Routed  4194/5184 Partitions, Violations =      0
Routed  4195/5184 Partitions, Violations =      0
Routed  4196/5184 Partitions, Violations =      0
Routed  4197/5184 Partitions, Violations =      0
Routed  4198/5184 Partitions, Violations =      0
Routed  4199/5184 Partitions, Violations =      0
Routed  4200/5184 Partitions, Violations =      0
Routed  4201/5184 Partitions, Violations =      0
Routed  4202/5184 Partitions, Violations =      0
Routed  4203/5184 Partitions, Violations =      0
Routed  4204/5184 Partitions, Violations =      0
Routed  4205/5184 Partitions, Violations =      0
Routed  4206/5184 Partitions, Violations =      0
Routed  4207/5184 Partitions, Violations =      0
Routed  4208/5184 Partitions, Violations =      0
Routed  4209/5184 Partitions, Violations =      0
Routed  4210/5184 Partitions, Violations =      0
Routed  4211/5184 Partitions, Violations =      0
Routed  4212/5184 Partitions, Violations =      0
Routed  4213/5184 Partitions, Violations =      0
Routed  4214/5184 Partitions, Violations =      0
Routed  4215/5184 Partitions, Violations =      8
Routed  4216/5184 Partitions, Violations =      8
Routed  4217/5184 Partitions, Violations =      8
Routed  4218/5184 Partitions, Violations =      8
Routed  4219/5184 Partitions, Violations =      8
Routed  4220/5184 Partitions, Violations =      8
Routed  4221/5184 Partitions, Violations =      8
Routed  4222/5184 Partitions, Violations =      8
Routed  4223/5184 Partitions, Violations =      8
Routed  4224/5184 Partitions, Violations =      8
Routed  4225/5184 Partitions, Violations =      8
Routed  4226/5184 Partitions, Violations =      8
Routed  4227/5184 Partitions, Violations =      8
Routed  4228/5184 Partitions, Violations =      8
Routed  4229/5184 Partitions, Violations =      8
Routed  4230/5184 Partitions, Violations =      8
Routed  4231/5184 Partitions, Violations =      8
Routed  4232/5184 Partitions, Violations =      8
Routed  4233/5184 Partitions, Violations =      8
Routed  4234/5184 Partitions, Violations =      8
Routed  4235/5184 Partitions, Violations =      8
Routed  4236/5184 Partitions, Violations =      8
Routed  4237/5184 Partitions, Violations =      8
Routed  4238/5184 Partitions, Violations =      8
Routed  4239/5184 Partitions, Violations =      8
Routed  4240/5184 Partitions, Violations =      8
Routed  4241/5184 Partitions, Violations =      8
Routed  4242/5184 Partitions, Violations =      8
Routed  4243/5184 Partitions, Violations =      8
Routed  4244/5184 Partitions, Violations =      8
Routed  4245/5184 Partitions, Violations =      8
Routed  4246/5184 Partitions, Violations =      8
Routed  4247/5184 Partitions, Violations =      8
Routed  4248/5184 Partitions, Violations =      8
Routed  4249/5184 Partitions, Violations =      8
Routed  4250/5184 Partitions, Violations =      8
Routed  4251/5184 Partitions, Violations =      8
Routed  4252/5184 Partitions, Violations =      8
Routed  4253/5184 Partitions, Violations =      8
Routed  4254/5184 Partitions, Violations =      8
Routed  4255/5184 Partitions, Violations =      8
Routed  4256/5184 Partitions, Violations =      8
Routed  4257/5184 Partitions, Violations =      8
Routed  4258/5184 Partitions, Violations =      8
Routed  4259/5184 Partitions, Violations =      8
Routed  4260/5184 Partitions, Violations =      8
Routed  4261/5184 Partitions, Violations =      8
Routed  4262/5184 Partitions, Violations =      8
Routed  4263/5184 Partitions, Violations =      8
Routed  4264/5184 Partitions, Violations =      8
Routed  4265/5184 Partitions, Violations =      8
Routed  4266/5184 Partitions, Violations =      8
Routed  4267/5184 Partitions, Violations =      8
Routed  4268/5184 Partitions, Violations =      8
Routed  4269/5184 Partitions, Violations =      8
Routed  4270/5184 Partitions, Violations =      8
Routed  4271/5184 Partitions, Violations =      8
Routed  4272/5184 Partitions, Violations =      8
Routed  4273/5184 Partitions, Violations =      8
Routed  4274/5184 Partitions, Violations =      8
Routed  4275/5184 Partitions, Violations =      8
Routed  4276/5184 Partitions, Violations =      8
Routed  4277/5184 Partitions, Violations =      8
Routed  4278/5184 Partitions, Violations =      11
Routed  4279/5184 Partitions, Violations =      11
Routed  4280/5184 Partitions, Violations =      11
Routed  4281/5184 Partitions, Violations =      11
Routed  4282/5184 Partitions, Violations =      11
Routed  4283/5184 Partitions, Violations =      11
Routed  4284/5184 Partitions, Violations =      11
Routed  4285/5184 Partitions, Violations =      11
Routed  4286/5184 Partitions, Violations =      11
Routed  4287/5184 Partitions, Violations =      11
Routed  4288/5184 Partitions, Violations =      11
Routed  4289/5184 Partitions, Violations =      11
Routed  4290/5184 Partitions, Violations =      11
Routed  4291/5184 Partitions, Violations =      11
Routed  4292/5184 Partitions, Violations =      11
Routed  4293/5184 Partitions, Violations =      11
Routed  4294/5184 Partitions, Violations =      11
Routed  4295/5184 Partitions, Violations =      11
Routed  4296/5184 Partitions, Violations =      11
Routed  4297/5184 Partitions, Violations =      11
Routed  4298/5184 Partitions, Violations =      11
Routed  4299/5184 Partitions, Violations =      11
Routed  4300/5184 Partitions, Violations =      11
Routed  4301/5184 Partitions, Violations =      11
Routed  4302/5184 Partitions, Violations =      11
Routed  4303/5184 Partitions, Violations =      11
Routed  4304/5184 Partitions, Violations =      11
Routed  4305/5184 Partitions, Violations =      11
Routed  4306/5184 Partitions, Violations =      11
Routed  4307/5184 Partitions, Violations =      11
Routed  4308/5184 Partitions, Violations =      11
Routed  4309/5184 Partitions, Violations =      11
Routed  4310/5184 Partitions, Violations =      11
Routed  4311/5184 Partitions, Violations =      11
Routed  4312/5184 Partitions, Violations =      11
Routed  4313/5184 Partitions, Violations =      11
Routed  4325/5184 Partitions, Violations =      11
Routed  4350/5184 Partitions, Violations =      12
Routed  4375/5184 Partitions, Violations =      12
Routed  4400/5184 Partitions, Violations =      12
Routed  4425/5184 Partitions, Violations =      7
Routed  4450/5184 Partitions, Violations =      7
Routed  4475/5184 Partitions, Violations =      7
Routed  4500/5184 Partitions, Violations =      7
Routed  4525/5184 Partitions, Violations =      7
Routed  4550/5184 Partitions, Violations =      7
Routed  4575/5184 Partitions, Violations =      7
Routed  4600/5184 Partitions, Violations =      7
Routed  4625/5184 Partitions, Violations =      7
Routed  4650/5184 Partitions, Violations =      9
Routed  4675/5184 Partitions, Violations =      9
Routed  4700/5184 Partitions, Violations =      5
Routed  4725/5184 Partitions, Violations =      5
Routed  4750/5184 Partitions, Violations =      5
Routed  4775/5184 Partitions, Violations =      5
Routed  4800/5184 Partitions, Violations =      5
Routed  4825/5184 Partitions, Violations =      5
Routed  4850/5184 Partitions, Violations =      5
Routed  4875/5184 Partitions, Violations =      5
Routed  4900/5184 Partitions, Violations =      5
Routed  4925/5184 Partitions, Violations =      5
Routed  4950/5184 Partitions, Violations =      5
Routed  4975/5184 Partitions, Violations =      5
Routed  5000/5184 Partitions, Violations =      5
Routed  5025/5184 Partitions, Violations =      5
Routed  5050/5184 Partitions, Violations =      5
Routed  5075/5184 Partitions, Violations =      5
Routed  5100/5184 Partitions, Violations =      5
Routed  5125/5184 Partitions, Violations =      5
Routed  5150/5184 Partitions, Violations =      5
Routed  5175/5184 Partitions, Violations =      5

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      5
        Diff net spacing : 2
        Short : 3

[Iter 0] Elapsed real time: 0:00:08 
[Iter 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:12
[Iter 0] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 0] Total (MB): Used  168  Alloctr  169  Proc 9095 

End DR iteration 0 with 5184 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    5
Routed  2/2 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 1] Elapsed real time: 0:00:08 
[Iter 1] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:12
[Iter 1] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 1] Total (MB): Used  168  Alloctr  169  Proc 9095 

End DR iteration 1 with 2 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:09 
[Iter 2] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:12
[Iter 2] Stage (MB): Used  134  Alloctr  134  Proc    0 
[Iter 2] Total (MB): Used  168  Alloctr  169  Proc 9095 

End DR iteration 2 with 1 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = io_l_rdata_7__net
Net 2 = io_l_rdata_4__net
Net 3 = io_l_rdata_3__net
Net 4 = io_b_rrst_n_net
Net 5 = fifomem/ropt_net_315
Net 6 = n25
Net 7 = n26
Net 8 = fifomem/ZBUF_219_11
Net 9 = fifomem/ropt_net_317
Net 10 = fifomem/ropt_net_319
Net 11 = fifomem/ropt_net_320
Net 12 = rq2_wptr[4]
Net 13 = raddr[9]
Net 14 = raddr[8]
Net 15 = raddr[7]
Net 16 = fifomem/ZBUF_2_6
Net 17 = fifomem/ropt_net_322
Net 18 = sync_w2r/n19
Net 19 = fifomem/N35
Net 20 = fifomem/N14
Net 21 = fifomem/N12
Net 22 = fifomem/n47
Net 23 = fifomem/n53
Net 24 = fifomem/n54
Net 25 = fifomem/n67
Net 26 = fifomem/n94
Net 27 = fifomem/n97
Net 28 = fifomem/n98
Net 29 = fifomem/n103
Net 30 = fifomem/n108
Net 31 = fifomem/n109
Net 32 = fifomem/n111
Net 33 = fifomem/n130
Net 34 = fifomem/n131
Net 35 = fifomem/n132
Net 36 = ZINV_14_14
Net 37 = fifomem/n146
Net 38 = fifomem/n147
Net 39 = fifomem/n148
Net 40 = rptr_empty/ZINV_4_3
Net 41 = rptr_empty/n117
Net 42 = rptr_empty/n23
Net 43 = rptr_empty/popt_net_254
Net 44 = rptr_empty/HFSNET_0
Net 45 = rptr_empty/HFSNET_2
Net 46 = rptr_empty/n69
Net 47 = ZCTSNET_12
Net 48 = ZBUF_4_2
Net 49 = rptr_empty/n103
Net 50 = ZINV_14_3
Net 51 = rptr_empty/rbinnext[9]
Net 52 = rptr_empty/rbinnext[7]
Net 53 = fifomem/HFSNET_10
Net 54 = fifomem/HFSNET_11
Net 55 = fifomem/tmp_net294
Net 56 = wptr_full/n57
Net 57 = fifomem/tmp_net295
Net 58 = wptr_full/n74
Net 59 = fifomem/tmp_net299
Net 60 = HFSNET_10
Net 61 = rptr_empty/ZBUF_2_5
Net 62 = ZBUF_4_8
Net 63 = rptr_empty/popt_net_54
Net 64 = fifomem/ZBUF_269_11
Net 65 = wptr_full/popt_net_104
Net 66 = ZBUF_532_11
Net 67 = VSS
Total number of changed nets = 67 (out of 692)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:09 total=0:00:12
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   38  Alloctr   39  Proc 9095 
[ECO: DR] Elapsed real time: 0:00:17 
[ECO: DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:17 total=0:00:20
[ECO: DR] Stage (MB): Used   35  Alloctr   35  Proc    0 
[ECO: DR] Total (MB): Used   38  Alloctr   39  Proc 9095 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    71039 micron
Total Number of Contacts =             5598
Total Number of Wires =                5798
Total Number of PtConns =              802
Total Number of Routed Wires =       5784
Total Routed Wire Length =           70941 micron
Total Number of Routed Contacts =       5598
        Layer                 M1 :        146 micron
        Layer                 M2 :      16281 micron
        Layer                 M3 :      23047 micron
        Layer                 M4 :      13001 micron
        Layer                 M5 :       7546 micron
        Layer                 M6 :      10242 micron
        Layer                 M7 :        678 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via        VIA78SQ_C_2x1 :          1
        Via       VIA67SQ_C(rot) :         39
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        236
        Via        VIA56BAR(rot) :          1
        Via        VIA56SQ_C_2x1 :          1
        Via          VIA56SQ_2x1 :          1
        Via       VIA45SQ_C(rot) :        352
        Via            VIA34SQ_C :        807
        Via       VIA34SQ_C(rot) :          1
        Via      VIA34BAR_C(rot) :          1
        Via          VIA34SQ_2x1 :          5
        Via            VIA23SQ_C :         19
        Via       VIA23SQ_C(rot) :       2193
        Via            VIA12SQ_C :       1756
        Via       VIA12SQ_C(rot) :        144
        Via           VIA12BAR_C :         12
        Via        VIA12SQ_C_2x1 :         26
        Via   VIA12SQ_C(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.66% (37 / 5598 vias)
 
    Layer VIA1       =  1.39% (27     / 1939    vias)
        Weight 1     =  1.39% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.61% (1912    vias)
    Layer VIA2       =  0.00% (0      / 2212    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2212    vias)
    Layer VIA3       =  0.61% (5      / 814     vias)
        Weight 1     =  0.61% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.39% (809     vias)
    Layer VIA4       =  0.00% (0      / 352     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (352     vias)
    Layer VIA5       =  0.84% (2      / 239     vias)
        Weight 1     =  0.84% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (237     vias)
    Layer VIA6       =  4.88% (2      / 41      vias)
        Weight 1     =  4.88% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.12% (39      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.66% (37 / 5598 vias)
 
    Layer VIA1       =  1.39% (27     / 1939    vias)
    Layer VIA2       =  0.00% (0      / 2212    vias)
    Layer VIA3       =  0.61% (5      / 814     vias)
    Layer VIA4       =  0.00% (0      / 352     vias)
    Layer VIA5       =  0.84% (2      / 239     vias)
    Layer VIA6       =  4.88% (2      / 41      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.66% (37 / 5598 vias)
 
    Layer VIA1       =  1.39% (27     / 1939    vias)
        Weight 1     =  1.39% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.61% (1912    vias)
    Layer VIA2       =  0.00% (0      / 2212    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2212    vias)
    Layer VIA3       =  0.61% (5      / 814     vias)
        Weight 1     =  0.61% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.39% (809     vias)
    Layer VIA4       =  0.00% (0      / 352     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (352     vias)
    Layer VIA5       =  0.84% (2      / 239     vias)
        Weight 1     =  0.84% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (237     vias)
    Layer VIA6       =  4.88% (2      / 41      vias)
        Weight 1     =  4.88% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.12% (39      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 692
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    71039 micron
Total Number of Contacts =             5598
Total Number of Wires =                5798
Total Number of PtConns =              802
Total Number of Routed Wires =       5784
Total Routed Wire Length =           70941 micron
Total Number of Routed Contacts =       5598
        Layer                 M1 :        146 micron
        Layer                 M2 :      16281 micron
        Layer                 M3 :      23047 micron
        Layer                 M4 :      13001 micron
        Layer                 M5 :       7546 micron
        Layer                 M6 :      10242 micron
        Layer                 M7 :        678 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via        VIA78SQ_C_2x1 :          1
        Via       VIA67SQ_C(rot) :         39
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        236
        Via        VIA56BAR(rot) :          1
        Via        VIA56SQ_C_2x1 :          1
        Via          VIA56SQ_2x1 :          1
        Via       VIA45SQ_C(rot) :        352
        Via            VIA34SQ_C :        807
        Via       VIA34SQ_C(rot) :          1
        Via      VIA34BAR_C(rot) :          1
        Via          VIA34SQ_2x1 :          5
        Via            VIA23SQ_C :         19
        Via       VIA23SQ_C(rot) :       2193
        Via            VIA12SQ_C :       1756
        Via       VIA12SQ_C(rot) :        144
        Via           VIA12BAR_C :         12
        Via        VIA12SQ_C_2x1 :         26
        Via   VIA12SQ_C(rot)_1x2 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.66% (37 / 5598 vias)
 
    Layer VIA1       =  1.39% (27     / 1939    vias)
        Weight 1     =  1.39% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.61% (1912    vias)
    Layer VIA2       =  0.00% (0      / 2212    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2212    vias)
    Layer VIA3       =  0.61% (5      / 814     vias)
        Weight 1     =  0.61% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.39% (809     vias)
    Layer VIA4       =  0.00% (0      / 352     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (352     vias)
    Layer VIA5       =  0.84% (2      / 239     vias)
        Weight 1     =  0.84% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (237     vias)
    Layer VIA6       =  4.88% (2      / 41      vias)
        Weight 1     =  4.88% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.12% (39      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    =  0.66% (37 / 5598 vias)
 
    Layer VIA1       =  1.39% (27     / 1939    vias)
    Layer VIA2       =  0.00% (0      / 2212    vias)
    Layer VIA3       =  0.61% (5      / 814     vias)
    Layer VIA4       =  0.00% (0      / 352     vias)
    Layer VIA5       =  0.84% (2      / 239     vias)
    Layer VIA6       =  4.88% (2      / 41      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.66% (37 / 5598 vias)
 
    Layer VIA1       =  1.39% (27     / 1939    vias)
        Weight 1     =  1.39% (27      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.61% (1912    vias)
    Layer VIA2       =  0.00% (0      / 2212    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2212    vias)
    Layer VIA3       =  0.61% (5      / 814     vias)
        Weight 1     =  0.61% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.39% (809     vias)
    Layer VIA4       =  0.00% (0      / 352     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (352     vias)
    Layer VIA5       =  0.84% (2      / 239     vias)
        Weight 1     =  0.84% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (237     vias)
    Layer VIA6       =  4.88% (2      / 41      vias)
        Weight 1     =  4.88% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.12% (39      vias)
    Layer VIA7       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 67 nets with eco mode
[ECO: End] Elapsed real time: 0:00:17 
[ECO: End] Elapsed cpu  time: sys=0:00:02 usr=0:00:17 total=0:00:20
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 9095 

Route-opt ECO routing complete            CPU:   596 s (  0.17 hr )  ELAPSE:   772 s (  0.21 hr )  MEM-PEAK:  2027 MB
Co-efficient Ratio Summary:
4.193421629582  6.578038130623  2.479639227911  7.744187240401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017938505874  417.390535293398  6.370094062660  7.812340308527  4.420845412383  1.811567690796
9.922502633902  6.462395262037  8.237022100505  8.718403661931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113511169609  736.253576342700  1.411572990340  4.500698303750
2.060531622241  4.588422152836  2.011679585661  6.784730377862  2.430567170402  3.879771500032  8.450958970596  1.115123714701  2.873968927205  1.355122498278  450.200324518372  5.127031410943  6.408298486760
9.731622742967  4.385364122505  9.999761737050  7.347088463210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037327505045  148.380180439281  7.390205475025  4.405495902100
6.611012784174  8.965545005344  5.306356227799  0.882079968572  5.367847591334  1.826354090279  2.637726098236  5.283406261425  3.867463816766  5.291992674740  323.664868856796  6.242169413368  5.626163713446
1.036181418753  1.071581973588  7.767486029741  1.079585262469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944898611549  129.392135524445  2.237154845784  1.909589290768
9.219704116392  2.091590304967  3.546609218761  6.814260705588  3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993957770837  435.884648326838  9.494860716146  1.699640027074
5.299466596098  0.909794189858  5.807261317306  1.313978735100  7.217096252547  5.159474176900  6.493222093711  0.170310435135  8.115196662695  8.267309333424  448.289585035021  6.243051241236  2.142477227731
1.156782138457  3.519141710817  6.161286641256  2.019560384260  3.132585844502  4.802551363135  9.359521353540  7.563451201280  4.123477518126  5.300053700041  875.822016518338  7.273641098750  5.773763548483
7.311254853733  0.105503478596  9.412422590577  0.531662190076  2.727011233081  0.717845256074  7.110998585147  4.364042327646  7.697943493242  1.693878515511  098.680635500508  2.053393688950  0.301746661421
4.116962715778  3.414183436808  1.556509482254  8.936029036702  6.425459020209  2.084649978471  4.951177467457  7.340473171274  7.214219815920  7.400445831414  747.246991752498  4.398476797269  8.619790079820
6.103190216167  4.529562421258  9.547726981655  8.696336640310  3.784709364151  5.702741133615  6.476694424697  6.650523956592  1.087480218964  7.382380940146  493.353266504193  4.243197352728  0.381782102479
6.392872701119  1.875404191918  0.500003588424  5.658337745567  2.147545872894  4.543874616565  9.212178639017  9.375058743104  6.708009339863  4.395099016078  233.061108474420  8.378269309936  5.604952769922
5.026083270837  3.950064219658  0.221226983950  4.029619214242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103697596373  524.165746601484  4.315273938875  6.444082902060
5.316976668953  4.229962203432  6.795077541926  7.396778522430  5.671704023879  7.715000328450  9.589705961115  1.237147012873  9.689272051355  1.216983283513  092.647402325190  9.900479960773  2.445812009731
6.227173828750  3.649669990310  7.617591432589  0.877632006393  2.667679078063  3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267051950494  890.206611417363  1.640020788770  4.410076406611
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 628 nets, 0 global routed, 601 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'fifo1_sram'. (NEX-022)
---extraction options---
Corner: slow
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : true
Extracting design: fifo1_sram 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 601 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 626, routed nets = 601, across physical hierarchy nets = 0, parasitics cached nets = 626, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 180. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.2364     0.2364      1   0.0000     0.0000      0
    1   8   0.3127     0.3127      1   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0183     0.0183      1   0.0000     0.0000      0
    1  11   0.3451     1.2443      6   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.3451     1.8117   0.5491      9   0.0000     0.0000      0        0     0.0000       15 1100663296
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.3451     1.8117   0.5491      9   0.0000     0.0000      0        0     0.0000       15 1100663296    371455.34        554
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.3451     1.8117   0.5491      9   0.0000     0.0000      0        0       15 1100663296    371455.34        554

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization complete                 2.64        0.80      0.00       100     371455.34  1100663296.00         554              0.22      2027

Route-opt command complete                CPU:   604 s (  0.17 hr )  ELAPSE:   780 s (  0.22 hr )  MEM-PEAK:  2027 MB
Route-opt command statistics  CPU=52 sec (0.01 hr) ELAPSED=51 sec (0.01 hr) MEM-PEAK=1.979 GB
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[func_slow_late] PROP[late] InstanceSize[1892]
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2024-04-09 21:29:18 / Session:  00:13:00 / Command:  00:00:52 / CPU:  00:00:53 / Memory: 2028 MB (FLW-8100)
CHF: Filler insertion auto mode id 0, current filler mode 0, M0M1Routing = 0 
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 992 total shapes.
Layer M2: cached 210 shapes out of 3210 total shapes.
Cached 11442 vias out of 38740 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
        30% complete ...
        40% complete ...
        50% complete ...
        60% complete ...
        70% complete ...
Regular Filler Insertion Complete
... 7574 of regular filler SHFILL128_RVT inserted
... 501 of regular filler SHFILL64_RVT inserted
... 7307 of regular filler SHFILL3_RVT inserted
... 388 of regular filler SHFILL2_RVT inserted
... 274 of regular filler SHFILL1_RVT inserted
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:route2.design'. (DES-028)
Information: Saving block 'fifo1_sram_lib:fifo1_sram.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: The command 'write_parasitics' cleared the undo history. (UNDO-016)
Information: Design fifo1_sram has 628 nets, 0 global routed, 601 detail routed. (NEX-024)
NEX: extract design fifo1_sram
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/fifo1_sram.route2.Cmax_125.spef.gz 
spefName ../outputs/fifo1_sram.route2.Cmax_125.spef.gz, corner name slow 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 1062 out of 1072 POW-005 messages were not printed due to limit 10  (MSG-3913)
Information: 34 out of 44 POW-080 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> gui_start
icc2_shell> change_selection [ get_timing_path -group rclk]
icc2_shell> change_selection [ get_timing_path -group wclk]
icc2_shell> change_selection [ get_timing_path -group wclk]
icc2_shell> change_selection [ get_timing_path -group wclk]
icc2_shell> change_selection [ get_timing_path -group INPUT]
Warning: Nothing implicitly matched 'INPUT' (SEL-003)
Error: Nothing matched for path_group_list (SEL-005)
icc2_shell> change_selection [ get_timing_path -group INPUTS]
icc2_shell> change_selection [ get_timing_path -group OUTPUTS]
icc2_shell> exit
icc2_shell> save_block fifo1_sram_lib:fifo1_sram
Information: Saving block 'fifo1_sram_lib:fifo1_sram.design'
icc2_shell> 
Maximum memory usage for this session: 2027.58 MB
Maximum memory usage for this session including child processes: 2027.58 MB
CPU usage for this session:    709 seconds (  0.20 hours)
Elapsed time for this session:   1492 seconds (  0.41 hours)
Thank you for using IC Compiler II.

