Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 26 20:33:46 2022
| Host         : Mehran running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stuff_or_data_top_timing_summary_routed.rpt -pb stuff_or_data_top_timing_summary_routed.pb -rpx stuff_or_data_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stuff_or_data_top
| Device       : 7a200t-ffg1156
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.050        0.000                      0                  229        0.141        0.000                      0                  229        0.750        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.050        0.000                      0                  229        0.141        0.000                      0                  229        0.750        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 uut/x2_s4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/ds_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.112ns (46.076%)  route 1.301ns (53.924%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.350ns = ( 7.850 - 2.500 ) 
    Source Clock Delay      (SCD):    5.650ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.855     5.650    uut/clk
    SLICE_X7Y28          FDRE                                         r  uut/x2_s4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.379     6.029 r  uut/x2_s4_reg[0]/Q
                         net (fo=5, routed)           0.493     6.522    uut/x2_s4[0]
    SLICE_X6Y29          LUT2 (Prop_lut2_I0_O)        0.105     6.627 r  uut/ds_i_19/O
                         net (fo=1, routed)           0.000     6.627    uut/ds_i_19_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     7.050 r  uut/ds_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.050    uut/ds_reg_i_5_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.150 r  uut/ds_reg_i_2/CO[3]
                         net (fo=1, routed)           0.808     7.958    uut/s4_final[8]
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.105     8.063 r  uut/ds_i_1/O
                         net (fo=1, routed)           0.000     8.063    uut/ds_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  uut/ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.743     7.850    uut/clk
    SLICE_X3Y33          FDRE                                         r  uut/ds_reg/C
                         clock pessimism              0.269     8.119    
                         clock uncertainty           -0.035     8.083    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.030     8.113    uut/ds_reg
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -8.063    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s4_pm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 1.304ns (57.505%)  route 0.964ns (42.495%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 7.844 - 2.500 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.863     5.658    uut/clk
    SLICE_X3Y33          FDRE                                         r  uut/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.379     6.037 r  uut/FSM_sequential_state_reg[0]/Q
                         net (fo=47, routed)          0.964     7.000    uut/state[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I2_O)        0.105     7.105 r  uut/x1_s4_pm[3]_i_4/O
                         net (fo=1, routed)           0.000     7.105    uut/x1_s4_pm[3]_i_4_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.562 r  uut/x1_s4_pm_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.562    uut/x1_s4_pm_reg[3]_i_1_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.660 r  uut/x1_s4_pm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.660    uut/x1_s4_pm_reg[7]_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.925 r  uut/x1_s4_pm_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.925    uut/x1_s4_pm[9]
    SLICE_X4Y30          FDRE                                         r  uut/x1_s4_pm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.737     7.844    uut/clk
    SLICE_X4Y30          FDRE                                         r  uut/x1_s4_pm_reg[9]/C
                         clock pessimism              0.269     8.113    
                         clock uncertainty           -0.035     8.077    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.059     8.136    uut/x1_s4_pm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -7.925    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s4_2pm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 1.220ns (53.963%)  route 1.041ns (46.037%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 7.844 - 2.500 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.863     5.658    uut/clk
    SLICE_X3Y33          FDRE                                         r  uut/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.379     6.037 r  uut/FSM_sequential_state_reg[0]/Q
                         net (fo=47, routed)          1.041     7.078    uut/state[0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.105     7.183 r  uut/x1_s4_2pm[4]_i_4/O
                         net (fo=1, routed)           0.000     7.183    uut/x1_s4_2pm[4]_i_4_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.640 r  uut/x1_s4_2pm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.640    uut/x1_s4_2pm_reg[4]_i_1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.738 r  uut/x1_s4_2pm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.738    uut/x1_s4_2pm_reg[7]_i_1_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.919 r  uut/x1_s4_2pm_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.919    uut/x1_s4_2pm[9]
    SLICE_X3Y28          FDRE                                         r  uut/x1_s4_2pm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.737     7.844    uut/clk
    SLICE_X3Y28          FDRE                                         r  uut/x1_s4_2pm_reg[9]/C
                         clock pessimism              0.283     8.127    
                         clock uncertainty           -0.035     8.091    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)        0.059     8.150    uut/x1_s4_2pm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_pm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.185ns (51.753%)  route 1.105ns (48.247%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 7.847 - 2.500 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.860     5.655    uut/clk
    SLICE_X5Y32          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.379     6.034 r  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=73, routed)          1.105     7.138    uut/state[2]
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.105     7.243 r  uut/x1_s3_pm[7]_i_4/O
                         net (fo=1, routed)           0.000     7.243    uut/x1_s3_pm[7]_i_4_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.687 r  uut/x1_s3_pm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.687    uut/x1_s3_pm_reg[7]_i_1_n_0
    SLICE_X2Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.944 r  uut/x1_s3_pm_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.944    uut/x1_s3_pm[9]
    SLICE_X2Y30          FDRE                                         r  uut/x1_s3_pm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.740     7.847    uut/clk
    SLICE_X2Y30          FDRE                                         r  uut/x1_s3_pm_reg[9]/C
                         clock pessimism              0.269     8.116    
                         clock uncertainty           -0.035     8.080    
    SLICE_X2Y30          FDRE (Setup_fdre_C_D)        0.101     8.181    uut/x1_s3_pm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.081ns (48.169%)  route 1.163ns (51.831%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 7.844 - 2.500 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.860     5.655    uut/clk
    SLICE_X5Y32          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.379     6.034 r  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=73, routed)          1.163     7.197    uut/state[2]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.105     7.302 r  uut/i__carry_i_1/O
                         net (fo=1, routed)           0.000     7.302    uut/i__carry_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.634 r  uut/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.634    uut/_inferred__2/i__carry_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.899 r  uut/_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     7.899    uut/x1_s30_in[5]
    SLICE_X1Y27          FDRE                                         r  uut/x1_s3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.737     7.844    uut/clk
    SLICE_X1Y27          FDRE                                         r  uut/x1_s3_reg[5]/C
                         clock pessimism              0.269     8.113    
                         clock uncertainty           -0.035     8.077    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)        0.059     8.136    uut/x1_s3_reg[5]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 1.076ns (48.053%)  route 1.163ns (51.947%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 7.844 - 2.500 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.860     5.655    uut/clk
    SLICE_X5Y32          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.379     6.034 r  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=73, routed)          1.163     7.197    uut/state[2]
    SLICE_X1Y26          LUT5 (Prop_lut5_I3_O)        0.105     7.302 r  uut/i__carry_i_1/O
                         net (fo=1, routed)           0.000     7.302    uut/i__carry_i_1_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.634 r  uut/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.634    uut/_inferred__2/i__carry_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.894 r  uut/_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     7.894    uut/x1_s30_in[7]
    SLICE_X1Y27          FDRE                                         r  uut/x1_s3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.737     7.844    uut/clk
    SLICE_X1Y27          FDRE                                         r  uut/x1_s3_reg[7]/C
                         clock pessimism              0.269     8.113    
                         clock uncertainty           -0.035     8.077    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)        0.059     8.136    uut/x1_s3_reg[7]
  -------------------------------------------------------------------
                         required time                          8.136    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s4_2pm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 1.206ns (53.676%)  route 1.041ns (46.324%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.344ns = ( 7.844 - 2.500 ) 
    Source Clock Delay      (SCD):    5.658ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.863     5.658    uut/clk
    SLICE_X3Y33          FDRE                                         r  uut/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.379     6.037 r  uut/FSM_sequential_state_reg[0]/Q
                         net (fo=47, routed)          1.041     7.078    uut/state[0]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.105     7.183 r  uut/x1_s4_2pm[4]_i_4/O
                         net (fo=1, routed)           0.000     7.183    uut/x1_s4_2pm[4]_i_4_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.640 r  uut/x1_s4_2pm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.640    uut/x1_s4_2pm_reg[4]_i_1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.905 r  uut/x1_s4_2pm_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.905    uut/x1_s4_2pm[6]
    SLICE_X3Y27          FDRE                                         r  uut/x1_s4_2pm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.737     7.844    uut/clk
    SLICE_X3Y27          FDRE                                         r  uut/x1_s4_2pm_reg[6]/C
                         clock pessimism              0.283     8.127    
                         clock uncertainty           -0.035     8.091    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)        0.059     8.150    uut/x1_s4_2pm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -7.905    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_2pm_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 1.220ns (54.240%)  route 1.029ns (45.760%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.348ns = ( 7.848 - 2.500 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.864     5.659    uut/clk
    SLICE_X1Y34          FDRE                                         r  uut/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.379     6.038 r  uut/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.029     7.067    uut/state[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.105     7.172 r  uut/x1_s3_2pm[4]_i_4/O
                         net (fo=1, routed)           0.000     7.172    uut/x1_s3_2pm[4]_i_4_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.629 r  uut/x1_s3_2pm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    uut/x1_s3_2pm_reg[4]_i_1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.727 r  uut/x1_s3_2pm_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.727    uut/x1_s3_2pm_reg[7]_i_1_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.908 r  uut/x1_s3_2pm_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.908    uut/x1_s3_2pm[9]
    SLICE_X3Y31          FDRE                                         r  uut/x1_s3_2pm_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.741     7.848    uut/clk
    SLICE_X3Y31          FDRE                                         r  uut/x1_s3_2pm_reg[9]/C
                         clock pessimism              0.283     8.131    
                         clock uncertainty           -0.035     8.095    
    SLICE_X3Y31          FDRE (Setup_fdre_C_D)        0.059     8.154    uut/x1_s3_2pm_reg[9]
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 1.189ns (53.159%)  route 1.048ns (46.841%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 7.841 - 2.500 ) 
    Source Clock Delay      (SCD):    5.655ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.860     5.655    uut/clk
    SLICE_X5Y32          FDRE                                         r  uut/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.379     6.034 f  uut/FSM_sequential_state_reg[2]/Q
                         net (fo=73, routed)          1.048     7.081    uut/state[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.105     7.186 r  uut/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     7.186    uut/i__carry_i_4__0_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.626 r  uut/_inferred__7/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.626    uut/_inferred__7/i__carry_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.891 r  uut/_inferred__7/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     7.891    uut/x1_s4[5]
    SLICE_X4Y27          FDRE                                         r  uut/x1_s4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.734     7.841    uut/clk
    SLICE_X4Y27          FDRE                                         r  uut/x1_s4_reg[5]/C
                         clock pessimism              0.284     8.125    
                         clock uncertainty           -0.035     8.089    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.059     8.148    uut/x1_s4_reg[5]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 uut/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_2pm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk_pin rise@2.500ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 1.206ns (53.953%)  route 1.029ns (46.047%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns = ( 7.847 - 2.500 ) 
    Source Clock Delay      (SCD):    5.659ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.429     1.429 r  ibufg_inst/O
                         net (fo=1, routed)           2.285     3.714    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.795 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.864     5.659    uut/clk
    SLICE_X1Y34          FDRE                                         r  uut/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.379     6.038 r  uut/FSM_sequential_state_reg[1]/Q
                         net (fo=70, routed)          1.029     7.067    uut/state[1]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.105     7.172 r  uut/x1_s3_2pm[4]_i_4/O
                         net (fo=1, routed)           0.000     7.172    uut/x1_s3_2pm[4]_i_4_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.629 r  uut/x1_s3_2pm_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.629    uut/x1_s3_2pm_reg[4]_i_1_n_0
    SLICE_X3Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.894 r  uut/x1_s3_2pm_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.894    uut/x1_s3_2pm[6]
    SLICE_X3Y30          FDRE                                         r  uut/x1_s3_2pm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.500     2.500 r  
    H7                                                0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    H7                   IBUF (Prop_ibuf_I_O)         1.363     3.863 r  ibufg_inst/O
                         net (fo=1, routed)           2.167     6.030    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     6.107 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.740     7.847    uut/clk
    SLICE_X3Y30          FDRE                                         r  uut/x1_s3_2pm_reg[6]/C
                         clock pessimism              0.283     8.130    
                         clock uncertainty           -0.035     8.094    
    SLICE_X3Y30          FDRE (Setup_fdre_C_D)        0.059     8.153    uut/x1_s3_2pm_reg[6]
  -------------------------------------------------------------------
                         required time                          8.153    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uut/x1_s4_2pm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.654%)  route 0.111ns (37.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.787     1.997    uut/clk
    SLICE_X3Y27          FDRE                                         r  uut/x1_s4_2pm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  uut/x1_s4_2pm_reg[6]/Q
                         net (fo=1, routed)           0.111     2.249    uut/x1_s4_2pm_reg_n_0_[6]
    SLICE_X6Y27          LUT5 (Prop_lut5_I4_O)        0.045     2.294 r  uut/x2_s4[6]_i_1/O
                         net (fo=1, routed)           0.000     2.294    uut/x2_s4[6]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  uut/x2_s4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.063     2.544    uut/clk
    SLICE_X6Y27          FDRE                                         r  uut/x2_s4_reg[6]/C
                         clock pessimism             -0.512     2.032    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.121     2.153    uut/x2_s4_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uut/x1_s4_2pm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.294%)  route 0.095ns (33.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.785     1.995    uut/clk
    SLICE_X5Y28          FDRE                                         r  uut/x1_s4_2pm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     2.136 r  uut/x1_s4_2pm_reg[1]/Q
                         net (fo=1, routed)           0.095     2.231    uut/x1_s4_2pm_reg_n_0_[1]
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.276 r  uut/x2_s4[1]_i_1/O
                         net (fo=1, routed)           0.000     2.276    uut/x2_s4[1]_i_1_n_0
    SLICE_X7Y28          FDRE                                         r  uut/x2_s4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.064     2.545    uut/clk
    SLICE_X7Y28          FDRE                                         r  uut/x2_s4_reg[1]/C
                         clock pessimism             -0.536     2.009    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.092     2.101    uut/x2_s4_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uut/x1_s3_2pm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.344%)  route 0.103ns (35.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.789     1.999    uut/clk
    SLICE_X3Y30          FDRE                                         r  uut/x1_s3_2pm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  uut/x1_s3_2pm_reg[7]/Q
                         net (fo=1, routed)           0.103     2.243    uut/x1_s3_2pm_reg_n_0_[7]
    SLICE_X0Y30          LUT5 (Prop_lut5_I4_O)        0.045     2.288 r  uut/x2_s3[7]_i_2/O
                         net (fo=1, routed)           0.000     2.288    uut/x2_s3[7]_i_2_n_0
    SLICE_X0Y30          FDRE                                         r  uut/x2_s3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.068     2.549    uut/clk
    SLICE_X0Y30          FDRE                                         r  uut/x2_s3_reg[7]/C
                         clock pessimism             -0.536     2.013    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.092     2.105    uut/x2_s3_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 uut/x1_s4_pm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.631%)  route 0.106ns (36.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.785     1.995    uut/clk
    SLICE_X4Y28          FDRE                                         r  uut/x1_s4_pm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141     2.136 r  uut/x1_s4_pm_reg[2]/Q
                         net (fo=1, routed)           0.106     2.242    uut/x1_s4_pm_reg_n_0_[2]
    SLICE_X5Y27          LUT5 (Prop_lut5_I2_O)        0.045     2.287 r  uut/x2_s4[2]_i_1/O
                         net (fo=1, routed)           0.000     2.287    uut/x2_s4[2]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  uut/x2_s4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.063     2.544    uut/clk
    SLICE_X5Y27          FDRE                                         r  uut/x2_s4_reg[2]/C
                         clock pessimism             -0.536     2.008    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     2.099    uut/x2_s4_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uut/x1_s4_2pm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.639%)  route 0.148ns (44.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.787     1.997    uut/clk
    SLICE_X3Y27          FDRE                                         r  uut/x1_s4_2pm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  uut/x1_s4_2pm_reg[7]/Q
                         net (fo=1, routed)           0.148     2.286    uut/x1_s4_2pm_reg_n_0_[7]
    SLICE_X7Y28          LUT5 (Prop_lut5_I4_O)        0.045     2.331 r  uut/x2_s4[7]_i_2/O
                         net (fo=1, routed)           0.000     2.331    uut/x2_s4[7]_i_2_n_0
    SLICE_X7Y28          FDRE                                         r  uut/x2_s4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.064     2.545    uut/clk
    SLICE_X7Y28          FDRE                                         r  uut/x2_s4_reg[7]/C
                         clock pessimism             -0.512     2.033    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.092     2.125    uut/x2_s4_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uut/x1_s4_2pm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.144%)  route 0.151ns (44.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.785     1.995    uut/clk
    SLICE_X3Y26          FDRE                                         r  uut/x1_s4_2pm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     2.136 r  uut/x1_s4_2pm_reg[3]/Q
                         net (fo=1, routed)           0.151     2.287    uut/x1_s4_2pm_reg_n_0_[3]
    SLICE_X7Y27          LUT5 (Prop_lut5_I4_O)        0.045     2.332 r  uut/x2_s4[3]_i_1/O
                         net (fo=1, routed)           0.000     2.332    uut/x2_s4[3]_i_1_n_0
    SLICE_X7Y27          FDRE                                         r  uut/x2_s4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.063     2.544    uut/clk
    SLICE_X7Y27          FDRE                                         r  uut/x2_s4_reg[3]/C
                         clock pessimism             -0.512     2.032    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.092     2.124    uut/x2_s4_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uut/x1_s3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.904%)  route 0.141ns (43.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.785     1.995    uut/clk
    SLICE_X1Y26          FDRE                                         r  uut/x1_s3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     2.136 r  uut/x1_s3_reg[3]/Q
                         net (fo=1, routed)           0.141     2.277    uut/x1_s3[3]
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.045     2.322 r  uut/x2_s3[3]_i_1/O
                         net (fo=1, routed)           0.000     2.322    uut/x2_s3[3]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  uut/x2_s3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.066     2.547    uut/clk
    SLICE_X1Y28          FDRE                                         r  uut/x2_s3_reg[3]/C
                         clock pessimism             -0.536     2.011    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092     2.103    uut/x2_s3_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uut/x1_s3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x2_s3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.904%)  route 0.141ns (43.096%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.785     1.995    uut/clk
    SLICE_X1Y26          FDRE                                         r  uut/x1_s3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     2.136 r  uut/x1_s3_reg[0]/Q
                         net (fo=1, routed)           0.141     2.277    uut/x1_s3[0]
    SLICE_X1Y28          LUT5 (Prop_lut5_I0_O)        0.045     2.322 r  uut/x2_s3[0]_i_1/O
                         net (fo=1, routed)           0.000     2.322    uut/x2_s3[0]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  uut/x2_s3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.066     2.547    uut/clk
    SLICE_X1Y28          FDRE                                         r  uut/x2_s3_reg[0]/C
                         clock pessimism             -0.536     2.011    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.091     2.102    uut/x2_s3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uut/x2_s3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s3_pm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.250ns (65.720%)  route 0.130ns (34.280%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.787     1.997    uut/clk
    SLICE_X1Y28          FDRE                                         r  uut/x2_s3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     2.138 r  uut/x2_s3_reg[3]/Q
                         net (fo=5, routed)           0.130     2.268    uut/x2_s3[3]
    SLICE_X2Y28          LUT5 (Prop_lut5_I1_O)        0.045     2.313 r  uut/x1_s3_pm[3]_i_2/O
                         net (fo=1, routed)           0.000     2.313    uut/x1_s3_pm[3]_i_2_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.377 r  uut/x1_s3_pm_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.377    uut/x1_s3_pm[3]
    SLICE_X2Y28          FDRE                                         r  uut/x1_s3_pm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.066     2.547    uut/clk
    SLICE_X2Y28          FDRE                                         r  uut/x1_s3_pm_reg[3]/C
                         clock pessimism             -0.536     2.011    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     2.145    uut/x1_s3_pm_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 uut/x1_s2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            uut/x1_s4_pm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.249ns (70.658%)  route 0.103ns (29.342%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  ibufg_inst/O
                         net (fo=1, routed)           0.919     1.184    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.210 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         0.786     1.996    uut/clk
    SLICE_X5Y29          FDRE                                         r  uut/x1_s2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     2.137 r  uut/x1_s2_reg[7]/Q
                         net (fo=3, routed)           0.103     2.240    uut/x1_s2[7]
    SLICE_X4Y29          LUT6 (Prop_lut6_I4_O)        0.045     2.285 r  uut/x1_s4_pm[7]_i_2/O
                         net (fo=1, routed)           0.000     2.285    uut/x1_s4_pm[7]_i_2_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.348 r  uut/x1_s4_pm_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.348    uut/x1_s4_pm[7]
    SLICE_X4Y29          FDRE                                         r  uut/x1_s4_pm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H7                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  ibufg_inst/O
                         net (fo=1, routed)           0.999     1.452    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.481 r  sys_clk_BUFG_inst/O
                         net (fo=134, routed)         1.065     2.546    uut/clk
    SLICE_X4Y29          FDRE                                         r  uut/x1_s4_pm_reg[7]/C
                         clock pessimism             -0.537     2.009    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.105     2.114    uut/x1_s4_pm_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.500       0.908      BUFGCTRL_X0Y16  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X4Y31     uut/cm2_pm2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X4Y31     uut/cm2_pm2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X4Y31     uut/cm2_pm2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X4Y31     uut/cm2_pm2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X4Y32     uut/cm2_pm2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X4Y32     uut/cm2_pm2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y32     uut/cm2_pm_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X2Y33     uut/cm2_pm_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.500       1.500      SLICE_X3Y34     uut/cm_fetched_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y33     uut/cm2_pm_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X3Y34     uut/cm_fetched_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y26     uut/cm_fetched_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y26     uut/cm_fetched_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X1Y33     uut/cm_fetched_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X1Y33     uut/cm_fetched_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X1Y35     uut/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X1Y35     uut/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y34     uut/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y34     uut/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X2Y33     uut/cm2_pm_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X1Y33     uut/cm_fetched_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X1Y33     uut/cm_fetched_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X5Y34     uut/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X5Y34     uut/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X5Y34     uut/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X4Y34     uut/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X3Y33     uut/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X3Y33     uut/ds_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.250       0.750      SLICE_X0Y33     uut/pm_fetched_reg[6]/C



