

================================================================
== Vivado HLS Report for 'mask_header_fields'
================================================================
* Date:           Mon Mar  1 13:04:25 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.452|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     817|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      90|    -|
|Register         |        -|      -|    1101|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    1101|     907|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln700_fu_154_p2               |     +    |      0|  0|   15|           1|           8|
    |io_acc_block_signal_op28          |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op29          |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op5           |    and   |      0|  0|    2|           1|           1|
    |icmp_ln879_fu_118_p2              |   icmp   |      0|  0|   11|           8|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|    2|           1|           1|
    |or_ln1356_fu_128_p2               |    or    |      0|  0|  264|         264|         257|
    |select_ln313_fu_160_p3            |  select  |      0|  0|    8|           1|           1|
    |tmp_data_V_fu_146_p3              |  select  |      0|  0|  505|           1|         512|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  817|         282|         787|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done                      |   9|          2|    1|          2|
    |tx_crcDataFifo_V_dat_blk_n   |   9|          2|    1|          2|
    |tx_crcDataFifo_V_kee_blk_n   |   9|          2|    1|          2|
    |tx_crcDataFifo_V_las_blk_n   |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_data_blk_n   |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_keep_blk_n   |   9|          2|    1|          2|
    |tx_ip2crcFifo_V_last_blk_n   |   9|          2|    1|          2|
    |tx_maskedDataFifo_V_1_blk_n  |   9|          2|    1|          2|
    |tx_maskedDataFifo_V_2_blk_n  |   9|          2|    1|          2|
    |tx_maskedDataFifo_V_s_blk_n  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  90|         20|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ai_wordCount_V           |    8|   0|    8|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |tmp_data_V_31_reg_178    |  512|   0|  512|          0|
    |tmp_data_V_reg_195       |  512|   0|  512|          0|
    |tmp_keep_V_reg_183       |   64|   0|   64|          0|
    |tmp_last_V_reg_189       |    1|   0|    1|          0|
    |tmp_reg_174              |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1101|   0| 1101|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |   mask_header_fields  | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |   mask_header_fields  | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |   mask_header_fields  | return value |
|ap_done                       | out |    1| ap_ctrl_hs |   mask_header_fields  | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |   mask_header_fields  | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |   mask_header_fields  | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |   mask_header_fields  | return value |
|tx_ip2crcFifo_V_data_dout     |  in |  512|   ap_fifo  |  tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_data_empty_n  |  in |    1|   ap_fifo  |  tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_data_read     | out |    1|   ap_fifo  |  tx_ip2crcFifo_V_data |    pointer   |
|tx_ip2crcFifo_V_keep_dout     |  in |   64|   ap_fifo  |  tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_keep_empty_n  |  in |    1|   ap_fifo  |  tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_keep_read     | out |    1|   ap_fifo  |  tx_ip2crcFifo_V_keep |    pointer   |
|tx_ip2crcFifo_V_last_dout     |  in |    1|   ap_fifo  |  tx_ip2crcFifo_V_last |    pointer   |
|tx_ip2crcFifo_V_last_empty_n  |  in |    1|   ap_fifo  |  tx_ip2crcFifo_V_last |    pointer   |
|tx_ip2crcFifo_V_last_read     | out |    1|   ap_fifo  |  tx_ip2crcFifo_V_last |    pointer   |
|tx_maskedDataFifo_V_1_din     | out |  512|   ap_fifo  | tx_maskedDataFifo_V_1 |    pointer   |
|tx_maskedDataFifo_V_1_full_n  |  in |    1|   ap_fifo  | tx_maskedDataFifo_V_1 |    pointer   |
|tx_maskedDataFifo_V_1_write   | out |    1|   ap_fifo  | tx_maskedDataFifo_V_1 |    pointer   |
|tx_maskedDataFifo_V_2_din     | out |   64|   ap_fifo  | tx_maskedDataFifo_V_2 |    pointer   |
|tx_maskedDataFifo_V_2_full_n  |  in |    1|   ap_fifo  | tx_maskedDataFifo_V_2 |    pointer   |
|tx_maskedDataFifo_V_2_write   | out |    1|   ap_fifo  | tx_maskedDataFifo_V_2 |    pointer   |
|tx_maskedDataFifo_V_s_din     | out |    1|   ap_fifo  | tx_maskedDataFifo_V_s |    pointer   |
|tx_maskedDataFifo_V_s_full_n  |  in |    1|   ap_fifo  | tx_maskedDataFifo_V_s |    pointer   |
|tx_maskedDataFifo_V_s_write   | out |    1|   ap_fifo  | tx_maskedDataFifo_V_s |    pointer   |
|tx_crcDataFifo_V_dat_din      | out |  512|   ap_fifo  |  tx_crcDataFifo_V_dat |    pointer   |
|tx_crcDataFifo_V_dat_full_n   |  in |    1|   ap_fifo  |  tx_crcDataFifo_V_dat |    pointer   |
|tx_crcDataFifo_V_dat_write    | out |    1|   ap_fifo  |  tx_crcDataFifo_V_dat |    pointer   |
|tx_crcDataFifo_V_kee_din      | out |   64|   ap_fifo  |  tx_crcDataFifo_V_kee |    pointer   |
|tx_crcDataFifo_V_kee_full_n   |  in |    1|   ap_fifo  |  tx_crcDataFifo_V_kee |    pointer   |
|tx_crcDataFifo_V_kee_write    | out |    1|   ap_fifo  |  tx_crcDataFifo_V_kee |    pointer   |
|tx_crcDataFifo_V_las_din      | out |    1|   ap_fifo  |  tx_crcDataFifo_V_las |    pointer   |
|tx_crcDataFifo_V_las_full_n   |  in |    1|   ap_fifo  |  tx_crcDataFifo_V_las |    pointer   |
|tx_crcDataFifo_V_las_write    | out |    1|   ap_fifo  |  tx_crcDataFifo_V_las |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_ip2crcFifo_V_data, i64* @tx_ip2crcFifo_V_keep, i1* @tx_ip2crcFifo_V_last, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:277]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %"mask_header_fields<512, 2>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:277]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%empty = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_ip2crcFifo_V_data, i64* @tx_ip2crcFifo_V_keep, i1* @tx_ip2crcFifo_V_last) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:280]   --->   Operation 5 'read' 'empty' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_31 = extractvalue { i512, i64, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:280]   --->   Operation 6 'extractvalue' 'tmp_data_V_31' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:280]   --->   Operation 7 'extractvalue' 'tmp_keep_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:280]   --->   Operation 8 'extractvalue' 'tmp_last_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%t_V = load i8* @ai_wordCount_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:296]   --->   Operation 9 'load' 't_V' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.84ns)   --->   "%icmp_ln879 = icmp eq i8 %t_V, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:301]   --->   Operation 10 'icmp' 'icmp_ln879' <Predicate = (tmp)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%trunc_ln357 = trunc i512 %tmp_data_V_31 to i264" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:305]   --->   Operation 11 'trunc' 'trunc_ln357' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%or_ln1356 = or i264 %trunc_ln357, -115792089210356660132559675515531431508545993329550438342591055460015051571456" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:305]   --->   Operation 12 'or' 'or_ln1356' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%p_Result_s = call i512 @llvm.part.set.i512.i264(i512 %tmp_data_V_31, i264 %or_ln1356, i32 0, i32 263) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:305]   --->   Operation 13 'partset' 'p_Result_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.61ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %icmp_ln879, i512 %p_Result_s, i512 %tmp_data_V_31" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:301]   --->   Operation 14 'select' 'tmp_data_V' <Predicate = (tmp)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln700 = add i8 1, %t_V" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:312]   --->   Operation 15 'add' 'add_ln700' <Predicate = (tmp)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.39ns)   --->   "%select_ln313 = select i1 %tmp_last_V, i8 0, i8 %add_ln700" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:313]   --->   Operation 16 'select' 'select_ln313' <Predicate = (tmp)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "store i8 %select_ln313, i8* @ai_wordCount_V, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:312]   --->   Operation 17 'store' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_crcDataFifo_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_crcDataFifo_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_crcDataFifo_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_ip2crcFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_ip2crcFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ip2crcFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_maskedDataFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_maskedDataFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_maskedDataFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:265]   --->   Operation 27 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_maskedDataFifo_V_1, i64* @tx_maskedDataFifo_V_2, i1* @tx_maskedDataFifo_V_s, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:310]   --->   Operation 28 'write' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 29 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_crcDataFifo_V_dat, i64* @tx_crcDataFifo_V_kee, i1* @tx_crcDataFifo_V_las, i512 %tmp_data_V_31, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:311]   --->   Operation 29 'write' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br label %"mask_header_fields<512, 2>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/rocev2.cpp:317]   --->   Operation 30 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 31 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tx_ip2crcFifo_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ip2crcFifo_V_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ip2crcFifo_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ ai_wordCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_maskedDataFifo_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_maskedDataFifo_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_maskedDataFifo_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_crcDataFifo_V_dat]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_crcDataFifo_V_kee]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_crcDataFifo_V_las]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                (nbreadreq    ) [ 011]
br_ln277           (br           ) [ 000]
empty              (read         ) [ 000]
tmp_data_V_31      (extractvalue ) [ 011]
tmp_keep_V         (extractvalue ) [ 011]
tmp_last_V         (extractvalue ) [ 011]
t_V                (load         ) [ 000]
icmp_ln879         (icmp         ) [ 000]
trunc_ln357        (trunc        ) [ 000]
or_ln1356          (or           ) [ 000]
p_Result_s         (partset      ) [ 000]
tmp_data_V         (select       ) [ 011]
add_ln700          (add          ) [ 000]
select_ln313       (select       ) [ 000]
store_ln312        (store        ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specinterface_ln0  (specinterface) [ 000]
specpipeline_ln265 (specpipeline ) [ 000]
write_ln310        (write        ) [ 000]
write_ln311        (write        ) [ 000]
br_ln317           (br           ) [ 000]
ret_ln0            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tx_ip2crcFifo_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ip2crcFifo_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tx_ip2crcFifo_V_keep">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ip2crcFifo_V_keep"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_ip2crcFifo_V_last">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ip2crcFifo_V_last"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ai_wordCount_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ai_wordCount_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_maskedDataFifo_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_maskedDataFifo_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_maskedDataFifo_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_maskedDataFifo_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_maskedDataFifo_V_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_maskedDataFifo_V_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_crcDataFifo_V_dat">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_crcDataFifo_V_dat"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_crcDataFifo_V_kee">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_crcDataFifo_V_kee"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_crcDataFifo_V_las">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_crcDataFifo_V_las"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i264"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_nbreadreq_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="512" slack="0"/>
<pin id="57" dir="0" index="2" bw="64" slack="0"/>
<pin id="58" dir="0" index="3" bw="1" slack="0"/>
<pin id="59" dir="0" index="4" bw="1" slack="0"/>
<pin id="60" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="empty_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="577" slack="0"/>
<pin id="68" dir="0" index="1" bw="512" slack="0"/>
<pin id="69" dir="0" index="2" bw="64" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln310_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="512" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="0" index="3" bw="1" slack="0"/>
<pin id="81" dir="0" index="4" bw="512" slack="1"/>
<pin id="82" dir="0" index="5" bw="64" slack="1"/>
<pin id="83" dir="0" index="6" bw="1" slack="1"/>
<pin id="84" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln310/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln311_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="512" slack="0"/>
<pin id="92" dir="0" index="2" bw="64" slack="0"/>
<pin id="93" dir="0" index="3" bw="1" slack="0"/>
<pin id="94" dir="0" index="4" bw="512" slack="1"/>
<pin id="95" dir="0" index="5" bw="64" slack="1"/>
<pin id="96" dir="0" index="6" bw="1" slack="1"/>
<pin id="97" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln311/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_data_V_31_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="577" slack="0"/>
<pin id="104" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_31/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_keep_V_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="577" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_last_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="577" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="t_V_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln879_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln357_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="512" slack="0"/>
<pin id="126" dir="1" index="1" bw="264" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="or_ln1356_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="264" slack="0"/>
<pin id="130" dir="0" index="1" bw="264" slack="0"/>
<pin id="131" dir="1" index="2" bw="264" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1356/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_Result_s_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="512" slack="0"/>
<pin id="136" dir="0" index="1" bw="512" slack="0"/>
<pin id="137" dir="0" index="2" bw="264" slack="0"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="0" index="4" bw="10" slack="0"/>
<pin id="140" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_data_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="512" slack="0"/>
<pin id="149" dir="0" index="2" bw="512" slack="0"/>
<pin id="150" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln700_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln313_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln313/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln312_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/1 "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="178" class="1005" name="tmp_data_V_31_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="512" slack="1"/>
<pin id="180" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_31 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_keep_V_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_last_V_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_data_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="512" slack="1"/>
<pin id="197" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="85"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="105"><net_src comp="66" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="66" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="66" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="102" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="102" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="128" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="134" pin=4"/></net>

<net id="151"><net_src comp="118" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="134" pin="5"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="102" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="114" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="110" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="154" pin="2"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="54" pin="5"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="102" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="186"><net_src comp="106" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="76" pin=5"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="89" pin=5"/></net>

<net id="192"><net_src comp="110" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="76" pin=6"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="89" pin=6"/></net>

<net id="198"><net_src comp="146" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="76" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx_ip2crcFifo_V_data | {}
	Port: tx_ip2crcFifo_V_keep | {}
	Port: tx_ip2crcFifo_V_last | {}
	Port: ai_wordCount_V | {1 }
	Port: tx_maskedDataFifo_V_1 | {2 }
	Port: tx_maskedDataFifo_V_2 | {2 }
	Port: tx_maskedDataFifo_V_s | {2 }
	Port: tx_crcDataFifo_V_dat | {2 }
	Port: tx_crcDataFifo_V_kee | {2 }
	Port: tx_crcDataFifo_V_las | {2 }
 - Input state : 
	Port: mask_header_fields : tx_ip2crcFifo_V_data | {1 }
	Port: mask_header_fields : tx_ip2crcFifo_V_keep | {1 }
	Port: mask_header_fields : tx_ip2crcFifo_V_last | {1 }
	Port: mask_header_fields : ai_wordCount_V | {1 }
	Port: mask_header_fields : tx_maskedDataFifo_V_1 | {}
	Port: mask_header_fields : tx_maskedDataFifo_V_2 | {}
	Port: mask_header_fields : tx_maskedDataFifo_V_s | {}
	Port: mask_header_fields : tx_crcDataFifo_V_dat | {}
	Port: mask_header_fields : tx_crcDataFifo_V_kee | {}
	Port: mask_header_fields : tx_crcDataFifo_V_las | {}
  - Chain level:
	State 1
		icmp_ln879 : 1
		trunc_ln357 : 1
		or_ln1356 : 2
		p_Result_s : 2
		tmp_data_V : 3
		add_ln700 : 1
		select_ln313 : 2
		store_ln312 : 3
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |    tmp_data_V_fu_146    |    0    |   505   |
|          |   select_ln313_fu_160   |    0    |    8    |
|----------|-------------------------|---------|---------|
|    add   |     add_ln700_fu_154    |    0    |    15   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln879_fu_118    |    0    |    11   |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_54   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |     empty_read_fu_66    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln310_write_fu_76 |    0    |    0    |
|          | write_ln311_write_fu_89 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_V_31_fu_102  |    0    |    0    |
|extractvalue|    tmp_keep_V_fu_106    |    0    |    0    |
|          |    tmp_last_V_fu_110    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln357_fu_124   |    0    |    0    |
|----------|-------------------------|---------|---------|
|    or    |     or_ln1356_fu_128    |    0    |    0    |
|----------|-------------------------|---------|---------|
|  partset |    p_Result_s_fu_134    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   539   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|tmp_data_V_31_reg_178|   512  |
|  tmp_data_V_reg_195 |   512  |
|  tmp_keep_V_reg_183 |   64   |
|  tmp_last_V_reg_189 |    1   |
|     tmp_reg_174     |    1   |
+---------------------+--------+
|        Total        |  1090  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   539  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1090  |    -   |
+-----------+--------+--------+
|   Total   |  1090  |   539  |
+-----------+--------+--------+
