Microchip MPLAB XC8 Compiler V1.34 ()

Linker command line:

--edf=C:\Program Files (x86)\Microchip\xc8\v1.34\dat\en_msgs.txt -cs \
  -h+dist/default/production\LIFITrial_TXRX.X.production.sym \
  --cmf=dist/default/production\LIFITrial_TXRX.X.production.cmf -z -Q16F886 \
  -oC:\Users\HIMANS~1\AppData\Local\Temp\sdho.6 \
  -Mdist/default/production/LIFITrial_TXRX.X.production.map -E1 -ver=XC8 \
  -ASTACK=0110h-016fh -pstack=STACK -ACODE=00h-07FFhx4 -ASTRCODE=00h-01FFFh \
  -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 -AENTRY=00h-0FFhx32 \
  -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=CODE -ACONFIG=02007h-02008h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\HIMANS~1\AppData\Local\Temp\sdho.obj \
  dist/default/production\LIFITrial_TXRX.X.production.obj 

Object code version is 3.11

Machine type is 16F886



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\HIMANS~1\AppData\Local\Temp\sdho.obj
                end_init                              0        0        3        0       0
                config                             2007     2007        2     400E       0
dist/default/production\LIFITrial_TXRX.X.production.obj
                cinit                               7F4      7F4        C      FE8       0
                text8                               56A      56A       8F      AD4       0
                text7                               5F9      5F9       ED      BF2       0
                text6                               4E4      4E4        6      9C8       0
                text5                               4F2      4F2        E      9E4       0
                text4                               51F      51F       22      A3E       0
                text3                               541      541       29      A82       0
                text2                               500      500        F      A00       0
                text1                               50F      50F       10      A1E       0
                maintext                            6E6      6E6      10E      DCC       0
                cstackBANK0                          20       20       25       20       1
                cstackCOMMON                         70       70        E       70       1
                clrtext                             4EA      4EA        8      9D4       0
                bssBANK0                             45       45       15       20       1
                bitbssBANK0                         2D0       5A        1       20       1     8
                strings                               3        3       BC        6       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              0        0        3         0
                cinit                               7F4      7F4        C         0
                text8                               56A      56A       8F         0
                text7                               5F9      5F9       ED         0
                text6                               4E4      4E4        6         0
                text5                               4F2      4F2        E         0
                text4                               51F      51F       22         0
                text3                               541      541       29         0
                text2                               500      500        F         0
                text1                               50F      50F       10         0
                maintext                            6E6      6E6      10E         0
                clrtext                             4EA      4EA        8         0

        CLASS   STRCODE        

        CLASS   STRING         
                strings                               3        3       BC         0

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        E         1

        CLASS   BANK0          
                cstackBANK0                          20       20       25         1
                bssBANK0                             45       45       15         1
                bitbssBANK0                         2D0       5A        1         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                strings                        000003  0000BC  0000BF         6       0  STRING      2
                cstackBANK0                    000020  00003B  00005B        20       1  BANK0       1
                cstackCOMMON                   000070  00000E  00007E        70       1  COMMON      1
                text6                          0004E4  000006  0004EA       9C8       0  CODE        2
                clrtext                        0004EA  000008  0004F2       9D4       0  CODE        2
                text5                          0004F2  00000E  000500       9E4       0  CODE        2
                text2                          000500  00000F  00050F       A00       0  CODE        2
                text1                          00050F  000010  00051F       A1E       0  CODE        2
                text4                          00051F  000022  000541       A3E       0  CODE        2
                text3                          000541  000029  00056A       A82       0  CODE        2
                text8                          00056A  00008F  0005F9       AD4       0  CODE        2
                text7                          0005F9  0000ED  0006E6       BF2       0  CODE        2
                maintext                       0006E6  00010E  0007F4       DCC       0  CODE        2
                cinit                          0007F4  00000C  000800       FE8       0  CODE        2
                config                         002007  000002  002009      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            005B-006F             15           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             00BF-04E3            425           2
                         0800-1FFF            800
        CONST            00BF-04E3            100           2
                         0800-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            00BF-04E3            100           2
                         0800-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              005B-006F             15           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          00BF-04E3            425           2
                         0800-1FFF           1800
        STRING           00BF-04E3            100           2
                         0800-1FFF            100

                                  Symbol Table

?___aldiv                 cstackCOMMON 0070
UART_Init@baudrate        cstackBANK0  0026
UART_Init@x               cstackCOMMON 0079
UART_Read_Text@a          cstackCOMMON 0075
UART_Read_Text@i          cstackCOMMON 0077
UART_Read_Text@string     bssBANK0     0046
UART_Read_Text@x          cstackCOMMON 0076
UART_Write@data           cstackCOMMON 0070
UART_Write_Text@i         cstackCOMMON 0071
UART_Write_Text@text      cstackCOMMON 0073
_BRGH                     (abs)        04C2
_CREN                     (abs)        00C4
_INTCON                   (abs)        000B
_OSCCONbits               (abs)        008F
_PIR1bits                 (abs)        000C
_RB0                      (abs)        0030
_RC3                      (abs)        003B
_RCIF                     (abs)        0065
_RCREG                    (abs)        001A
_SPBRG                    (abs)        0099
_SPEN                     (abs)        00C7
_SSPCON2                  (abs)        0091
_SSPSTATbits              (abs)        0094
_SYNC                     (abs)        04C4
_TRISB                    (abs)        0086
_TRISC                    (abs)        0087
_TRMT                     (abs)        04C1
_TXEN                     (abs)        04C5
_TXIF                     (abs)        0064
_TXREG                    (abs)        0019
_UART_Init                text7        05F9
_UART_Read                text6        04E4
_UART_Read_Text           text3        0541
_UART_Write               text5        04F2
_UART_Write_Text          text4        051F
__CFG_BOR4V$BOR40V        (abs)        0000
__CFG_BOREN$ON            (abs)        0000
__CFG_CP$OFF              (abs)        0000
__CFG_CPD$OFF             (abs)        0000
__CFG_FCMEN$OFF           (abs)        0000
__CFG_FOSC$INTRC_NOCLKOUT (abs)        0000
__CFG_IESO$OFF            (abs)        0000
__CFG_LVP$OFF             (abs)        0000
__CFG_MCLRE$ON            (abs)        0000
__CFG_PWRTE$OFF           (abs)        0000
__CFG_WDTE$OFF            (abs)        0000
__CFG_WRT$OFF             (abs)        0000
__Habs1                   abs1         0000
__Hbank0                  bank0        0000
__Hbank1                  bank1        0000
__Hbank2                  bank2        0000
__Hbank3                  bank3        0000
__HbitbssBANK0            bitbssBANK0  0000
__HbssBANK0               bssBANK0     0000
__Hcinit                  cinit        0800
__Hclrtext                clrtext      0000
__Hcode                   code         0000
__Hcommon                 common       0000
__Hconfig                 config       2009
__HcstackBANK0            cstackBANK0  0000
__HcstackCOMMON           cstackCOMMON 0000
__Heeprom_data            eeprom_data  0000
__Hend_init               end_init     0003
__Hfunctab                functab      0000
__Hidloc                  idloc        0000
__Hinit                   init         0000
__Hintentry               intentry     0000
__Hmaintext               maintext     0000
__Hpowerup                powerup      0000
__Hram                    ram          0000
__Hreset_vec              reset_vec    0000
__Hsfr0                   sfr0         0000
__Hsfr1                   sfr1         0000
__Hsfr2                   sfr2         0000
__Hsfr3                   sfr3         0000
__Hspace_0                (abs)        2009
__Hspace_1                (abs)        02D1
__Hspace_2                (abs)        0000
__Hspace_3                (abs)        0000
__Hstack                  stack        0000
__Hstrings                strings      0000
__Htext                   text         0000
__Labs1                   abs1         0000
__Lbank0                  bank0        0000
__Lbank1                  bank1        0000
__Lbank2                  bank2        0000
__Lbank3                  bank3        0000
__LbitbssBANK0            bitbssBANK0  0000
__LbssBANK0               bssBANK0     0000
__Lcinit                  cinit        07F4
__Lclrtext                clrtext      0000
__Lcode                   code         0000
__Lcommon                 common       0000
__Lconfig                 config       2007
__LcstackBANK0            cstackBANK0  0000
__LcstackCOMMON           cstackCOMMON 0000
__Leeprom_data            eeprom_data  0000
__Lend_init               end_init     0000
__Lfunctab                functab      0000
__Lidloc                  idloc        0000
__Linit                   init         0000
__Lintentry               intentry     0000
__Lmaintext               maintext     0000
__Lpowerup                powerup      0000
__Lram                    ram          0000
__Lreset_vec              reset_vec    0000
__Lsfr0                   sfr0         0000
__Lsfr1                   sfr1         0000
__Lsfr2                   sfr2         0000
__Lsfr3                   sfr3         0000
__Lspace_0                (abs)        0000
__Lspace_1                (abs)        0000
__Lspace_2                (abs)        0000
__Lspace_3                (abs)        0000
__Lstack                  stack        0000
__Lstrings                strings      0000
__Ltext                   text         0000
__S0                      (abs)        2009
__S1                      (abs)        007E
__S2                      (abs)        0000
__S3                      (abs)        0000
___aldiv                  text8        056A
___aldiv@counter          cstackBANK0  0020
___aldiv@dividend         cstackCOMMON 0074
___aldiv@divisor          cstackCOMMON 0070
___aldiv@quotient         cstackBANK0  0022
___aldiv@sign             cstackBANK0  0021
___int_sp                 stack        0000
___latbits                (abs)        0002
___sp                     stack        0000
__end_of_UART_Init        text7        06E6
__end_of_UART_Read        text6        04EA
__end_of_UART_Read_Text   text3        056A
__end_of_UART_Write       text5        0500
__end_of_UART_Write_Text  text4        0541
__end_of___aldiv          text8        05F9
__end_of__initialization  cinit        07FC
__end_of__stringtab       strings      0009
__end_of_delay1ms         text2        050F
__end_of_delay_ms         text1        051F
__end_of_main             maintext     07F4
__initialization          cinit        07F4
__pbitbssBANK0            bitbssBANK0  02D0
__pbssBANK0               bssBANK0     0045
__pcstackBANK0            cstackBANK0  0020
__pcstackCOMMON           cstackCOMMON 0070
__pmaintext               maintext     06E6
__pstrings                strings      0003
__ptext1                  text1        050F
__ptext2                  text2        0500
__ptext3                  text3        0541
__ptext4                  text4        051F
__ptext5                  text5        04F2
__ptext6                  text6        04E4
__ptext7                  text7        05F9
__ptext8                  text8        056A
__size_of_UART_Init       (abs)        0000
__size_of_UART_Read       (abs)        0000
__size_of_UART_Read_Text  (abs)        0000
__size_of_UART_Write      (abs)        0000
__size_of_UART_Write_Text (abs)        0000
__size_of___aldiv         (abs)        0000
__size_of_delay1ms        (abs)        0000
__size_of_delay_ms        (abs)        0000
__size_of_main            (abs)        0000
__stringbase              strings      0008
__stringtab               strings      0003
_delay1ms                 text2        0500
_delay_ms                 text1        050F
_is                       bssBANK0     0045
_main                     maintext     06E6
btemp                     (abs)        007E
clear_ram0                clrtext      04EA
delay1ms@j                cstackCOMMON 0070
delay_ms@i                cstackCOMMON 0072
end_of_initialization     cinit        07FC
intlevel0                 functab      0000
intlevel1                 functab      0000
intlevel2                 functab      0000
intlevel3                 functab      0000
intlevel4                 functab      0000
intlevel5                 functab      0000
ltemp                     (abs)        007E
ltemp0                    (abs)        007E
ltemp1                    (abs)        0082
ltemp2                    (abs)        0086
ltemp3                    (abs)        0080
main@LED_Input            cstackBANK0  0044
main@LED_Output           cstackBANK0  003F
main@arr1                 cstackBANK0  0036
main@arr2                 cstackBANK0  0037
main@arr3                 cstackBANK0  0038
main@arr4                 cstackBANK0  0039
main@arr5                 cstackBANK0  003A
main@arr6                 cstackBANK0  003B
main@arr7                 cstackBANK0  003C
main@arr8                 cstackBANK0  003D
main@arr9                 cstackBANK0  003E
main@j                    cstackBANK0  0042
main@no                   cstackBANK0  0040
reset_vec                 reset_vec    0000
stackhi                   (abs)        0000
stacklo                   (abs)        0000
start                     init         0000
start_initialization      cinit        07F4
ttemp                     (abs)        007E
ttemp0                    (abs)        007E
ttemp1                    (abs)        0081
ttemp2                    (abs)        0084
ttemp3                    (abs)        0087
ttemp4                    (abs)        007F
wtemp                     (abs)        007E
wtemp0                    (abs)        007E
wtemp1                    (abs)        0080
wtemp2                    (abs)        0082
wtemp3                    (abs)        0084
wtemp4                    (abs)        0086
wtemp5                    (abs)        0088
wtemp6                    (abs)        007F


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 75 in file "LIFITXRX.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  j               2   34[BANK0 ] unsigned int 
  no              2   32[BANK0 ] unsigned int 
  LED_Input       1   36[BANK0 ] unsigned char 
  LED_Output      1   31[BANK0 ] unsigned char 
  arr9            1   30[BANK0 ] PTR const unsigned char 
		 -> STR_9(17), 
  arr8            1   29[BANK0 ] PTR const unsigned char 
		 -> STR_8(7), 
  arr7            1   28[BANK0 ] PTR const unsigned char 
		 -> STR_7(25), 
  arr6            1   27[BANK0 ] PTR const unsigned char 
		 -> STR_6(24), 
  arr5            1   26[BANK0 ] PTR const unsigned char 
		 -> STR_5(17), 
  arr4            1   25[BANK0 ] PTR const unsigned char 
		 -> STR_4(19), 
  arr3            1   24[BANK0 ] PTR const unsigned char 
		 -> STR_3(20), 
  arr2            1   23[BANK0 ] PTR const unsigned char 
		 -> STR_2(17), 
  arr1            1   22[BANK0 ] PTR const unsigned char 
		 -> STR_1(24), 
  RX_C            1    0        unsigned char 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0      15       0       0       0
      Temps:          3       0       0       0       0
      Totals:         3      15       0       0       0
Total ram usage:       18 bytes
 Hardware stack levels required when called:    3
 This function calls:
		_UART_Init
		_UART_Read_Text
		_UART_Write
		_UART_Write_Text
		_delay_ms
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _delay_ms *****************
 Defined at:
		line 182 in file "LIFITXRX.c"
 Parameters:    Size  Location     Type
  i               2    2[COMMON] unsigned int 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         2       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_delay1ms
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _delay1ms *****************
 Defined at:
		line 188 in file "LIFITXRX.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  j               2    0[COMMON] unsigned int 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         2       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_delay_ms
 This function uses a non-reentrant model


 *************** function _UART_Read_Text *****************
 Defined at:
		line 254 in file "LIFITXRX.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  i               1    7[COMMON] unsigned char 
  x               1    6[COMMON] unsigned char 
  a               1    5[COMMON] PTR const unsigned char 
		 -> STR_10(12), 
 Return value:  Size  Location     Type
                  1    wreg      PTR unsigned char 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         3       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         4       0       0       0       0
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_UART_Read
		_UART_Write_Text
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _UART_Write_Text *****************
 Defined at:
		line 234 in file "LIFITXRX.c"
 Parameters:    Size  Location     Type
  text            1    wreg     PTR const unsigned char 
		 -> STR_10(12), STR_9(17), STR_8(7), STR_7(25), 
		 -> STR_6(24), STR_5(17), STR_4(19), STR_3(20), 
		 -> STR_2(17), STR_1(24), 
 Auto vars:     Size  Location     Type
  text            1    3[COMMON] PTR const unsigned char 
		 -> STR_10(12), STR_9(17), STR_8(7), STR_7(25), 
		 -> STR_6(24), STR_5(17), STR_4(19), STR_3(20), 
		 -> STR_2(17), STR_1(24), 
  i               2    1[COMMON] int 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         3       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         3       0       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		_UART_Write
 This function is called by:
		_main
		_UART_Read_Text
 This function uses a non-reentrant model


 *************** function _UART_Write *****************
 Defined at:
		line 222 in file "LIFITXRX.c"
 Parameters:    Size  Location     Type
  data            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  data            1    0[COMMON] unsigned char 
 Return value:  Size  Location     Type
		None               void
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         1       0       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
		_UART_Write_Text
 This function uses a non-reentrant model


 *************** function _UART_Read *****************
 Defined at:
		line 248 in file "LIFITXRX.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_Read_Text
 This function uses a non-reentrant model


 *************** function _UART_Init *****************
 Defined at:
		line 194 in file "LIFITXRX.c"
 Parameters:    Size  Location     Type
  baudrate        4    6[BANK0 ] long 
 Auto vars:     Size  Location     Type
  x               2    9[COMMON] unsigned int 
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         2       0       0       0       0
      Temps:          0      12       0       0       0
      Totals:         2      16       0       0       0
Total ram usage:       18 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___aldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___aldiv *****************
 Defined at:
		line 6 in file "C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\aldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[COMMON] long 
  dividend        4    4[COMMON] long 
 Auto vars:     Size  Location     Type
  quotient        4    2[BANK0 ] long 
  sign            1    1[BANK0 ] unsigned char 
  counter         1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[COMMON] long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         8       0       0       0       0
      Locals:         0       6       0       0       0
      Temps:          1       0       0       0       0
      Totals:         9       6       0       0       0
Total ram usage:       15 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_Init
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
shared
		__stringtab    		STRING         	0003	0000	7
		__initializatio		CODE           	07F4	0000	9

shared estimated size: 16

LIFITXRX.c
		_UART_Read     		CODE           	04E4	0000	7
		_UART_Init     		CODE           	05F9	0000	238
		_main          		CODE           	06E6	0000	271
		_UART_Write_Tex		CODE           	051F	0000	35
		_UART_Read_Text		CODE           	0541	0000	42
		_delay_ms      		CODE           	050F	0000	17
		_UART_Write    		CODE           	04F2	0000	15
		_delay1ms      		CODE           	0500	0000	16

LIFITXRX.c estimated size: 641

C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\aldiv.c
		___aldiv       		CODE           	056A	0000	144

C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\aldiv.c estimated size: 144

