# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do vga_char_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL {C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:36:47 on Nov 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL" C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v 
# -- Compiling module vga_pic
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(47): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(48): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(49): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(50): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(51): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(52): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(53): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(54): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(56): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(57): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(58): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(59): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(60): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(61): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(62): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(63): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(64): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(65): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(66): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(67): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(68): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(69): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(70): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(71): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(72): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(73): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(74): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(75): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(77): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(78): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(79): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(80): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(81): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_pic.v(82): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	vga_pic
# End time: 21:36:47 on Nov 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 36
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL {C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_ctrl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:36:48 on Nov 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL" C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 21:36:48 on Nov 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL {C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_char.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:36:48 on Nov 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL" C:/FPGA_Laboratory/Lab4/VGA_diaplay/RTL/vga_char.v 
# -- Compiling module vga_char
# 
# Top level modules:
# 	vga_char
# End time: 21:36:48 on Nov 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir {C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir/pll_ip.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:36:48 on Nov 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir" C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/ipcore_dir/pll_ip.v 
# -- Compiling module pll_ip
# 
# Top level modules:
# 	pll_ip
# End time: 21:36:48 on Nov 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db {C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db/pll_ip_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:36:48 on Nov 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db" C:/FPGA_Laboratory/Lab4/VGA_diaplay/Quartus_prj/db/pll_ip_altpll.v 
# -- Compiling module pll_ip_altpll
# 
# Top level modules:
# 	pll_ip_altpll
# End time: 21:36:48 on Nov 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
