#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar  4 01:23:08 2018
# Process ID: 8620
# Current directory: C:/Users/uditc/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent692 C:\Users\uditc\lab4\lab4.xpr
# Log file: C:/Users/uditc/lab4/vivado.log
# Journal file: C:/Users/uditc/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/uditc/lab4/lab4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/theal/Documents/SCHOOL/CMPE 125 Lab/GitLabs/lab4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
file mkdir C:/Users/uditc/lab4/lab4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_adder.v w ]
add_files -fileset sim_1 C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_adder.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v w ]
add_files -fileset sim_1 C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_adder_behav xil_defaultlib.cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v:16]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <half_adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <half_adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <half_adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <half_adder> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <cla_gen> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <xor_gate_4> not found while processing module instance <'Undefined'>
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_adder_behav xil_defaultlib.cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port s on this module [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:14]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:10]
ERROR: [VRFC 10-426] cannot find port s on this module [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:20]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:16]
ERROR: [VRFC 10-426] cannot find port s on this module [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:26]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:22]
ERROR: [VRFC 10-426] cannot find port s on this module [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:32]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:28]
ERROR: [VRFC 10-2063] Module <cla_gen> not found while processing module instance <CGEN> [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v:23]
ERROR: [VRFC 10-2063] Module <xor_gate_4> not found while processing module instance <XOR4> [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_adder_behav xil_defaultlib.cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port s on this module [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:14]
ERROR: [VRFC 10-426] cannot find port s on this module [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:20]
ERROR: [VRFC 10-426] cannot find port s on this module [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:26]
ERROR: [VRFC 10-426] cannot find port s on this module [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v:32]
ERROR: [VRFC 10-2063] Module <cla_gen> not found while processing module instance <CGEN> [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v:23]
ERROR: [VRFC 10-2063] Module <xor_gate_4> not found while processing module instance <XOR4> [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_adder_behav xil_defaultlib.cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-61] xor_gate is not a function [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v:10]
ERROR: [VRFC 10-102] xor_gate is not valid in an expression [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_adder_behav xil_defaultlib.cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v:10]
ERROR: [VRFC 10-2063] Module <cla_gen> not found while processing module instance <DUT> [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v:23]
ERROR: [VRFC 10-2063] Module <xor_gate_4> not found while processing module instance <XOR4> [C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cla_adder_behav xil_defaultlib.cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot cla_adder_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/cla_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/cla_adder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar  4 02:15:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  4 02:15:07 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cla_adder_behav -key {Behavioral:sim_1:Functional:cla_adder} -tclbatch {cla_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source cla_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cla_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 866.465 ; gain = 1.750
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net carry is not permitted [C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.tb_cla_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cla_adder_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/tb_cla_adder_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/tb_cla_adder_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Mar  4 02:24:17 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Mar  4 02:24:17 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cla_adder_behav -key {Behavioral:sim_1:Functional:tb_cla_adder} -tclbatch {tb_cla_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_cla_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cla_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 883.742 ; gain = 9.711
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.tb_cla_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cla_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cla_adder_behav -key {Behavioral:sim_1:Functional:tb_cla_adder} -tclbatch {tb_cla_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_cla_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cla_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 888.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.tb_cla_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cla_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cla_adder_behav -key {Behavioral:sim_1:Functional:tb_cla_adder} -tclbatch {tb_cla_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_cla_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
Error! Sums do not match!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cla_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 890.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net carry is not permitted [C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.tb_cla_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cla_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cla_adder_behav -key {Behavioral:sim_1:Functional:tb_cla_adder} -tclbatch {tb_cla_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_cla_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cla_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 893.949 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.tb_cla_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cla_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cla_adder_behav -key {Behavioral:sim_1:Functional:tb_cla_adder} -tclbatch {tb_cla_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_cla_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cla_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 900.129 ; gain = 1.547
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.tb_cla_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cla_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 901.129 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 901.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cla_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cla_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/cla_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/half_adder_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sources_1/new/xor_gate_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uditc/lab4/lab4.srcs/sim_1/new/tb_cla_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cla_adder
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 274c464fceb94d20a4c674043809ba97 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cla_adder_behav xil_defaultlib.tb_cla_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.half_adder_4
Compiling module xil_defaultlib.cla_gen
Compiling module xil_defaultlib.xor_gate_4
Compiling module xil_defaultlib.cla_adder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.tb_cla_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cla_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/uditc/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cla_adder_behav -key {Behavioral:sim_1:Functional:tb_cla_adder} -tclbatch {tb_cla_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb_cla_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cla_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 901.129 ; gain = 0.000
run all
run all
file mkdir C:/Users/uditc/lab4/lab4.srcs/constrs_1
file mkdir C:/Users/uditc/lab4/lab4.srcs/constrs_1/new
close [ open C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc
reorder_files -fileset constrs_1 -after C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 15:22:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 15:22:49 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/uditc/lab4/.Xil/Vivado-8620-DESKTOP-FEK42NS/dcp0/cla_adder.xdc]
Finished Parsing XDC File [C:/Users/uditc/lab4/.Xil/Vivado-8620-DESKTOP-FEK42NS/dcp0/cla_adder.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1236.641 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1236.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.363 ; gain = 403.816
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 15:48:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 15:48:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 16:01:14 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 16:01:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
close_design
export_ip_user_files -of_objects  [get_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v] -no_script -reset -force -quiet
remove_files  C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v
file delete -force C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_module.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reorder_files -fileset constrs_1 -after C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc C:/Users/uditc/lab4/lab4.srcs/constrs_1/new/cla_constraints.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 16:24:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 16:24:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 16:31:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 16:31:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 16:40:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 16:40:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 16:43:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 16:43:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_level_module.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/top_level_module.v
update_compile_order -fileset sources_1
set_property top top_level_module [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/clk_gen.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/clk_gen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/bcd_to_7seg.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/bcd_to_7seg.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/uditc/lab4/lab4.srcs/sources_1/new/led_mux.v w ]
add_files C:/Users/uditc/lab4/lab4.srcs/sources_1/new/led_mux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 17:36:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 17:36:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 17:41:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 17:41:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 17:43:25 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 17:43:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
set_property top top_level_module [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 17:46:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 17:58:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 17:58:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 18:03:16 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 18:03:16 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E871A
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 18:09:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 18:09:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 18:37:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 18:37:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 18:42:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 18:42:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 18:46:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 18:46:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 18:49:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 18:49:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 18:55:57 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 18:55:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:05:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:05:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:10:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:10:24 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:16:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:16:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:26:26 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:26:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:34:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:34:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:41:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:41:18 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:43:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:43:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/uditc/lab4/.Xil/Vivado-8620-DESKTOP-FEK42NS/dcp1/top_level_module.xdc]
Finished Parsing XDC File [C:/Users/uditc/lab4/.Xil/Vivado-8620-DESKTOP-FEK42NS/dcp1/top_level_module.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 2373.219 ; gain = 3.828
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2373.219 ; gain = 3.828
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:48:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:48:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:53:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:53:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Mar  4 19:58:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/synth_1/runme.log
[Sun Mar  4 19:58:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/uditc/lab4/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/uditc/lab4/lab4.runs/impl_1/top_level_module.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A6E871A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  5 00:41:15 2018...
