$date
	Sun Oct 23 05:18:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#308925
b10100 !
1"
#308926
b10100 &
b10100 %
1$
#308927
0"
#308930
b1010 &
b1010 %
#308934
b101 &
b101 %
#308938
b10000 &
b10000 %
#308942
b1000 &
b1000 %
#308946
b100 &
b100 %
#308950
b10 &
b10 %
#308954
b1 &
b1 %
1#
#308958
b0 &
0#
b0 %
0$
#1346709
b110 !
1"
#1346710
b110 &
b110 %
1$
#1346711
0"
#1346714
b11 &
b11 %
#1346718
b1010 &
b1010 %
#1346722
b101 &
b101 %
#1346726
b10000 &
b10000 %
#1346730
b1000 &
b1000 %
#1346734
b100 &
b100 %
#1346738
b10 &
b10 %
#1346742
b1 &
1#
b1 %
#1346746
b0 &
b0 %
0#
0$
#2373609
b11000 !
1"
#2373610
b11000 &
b11000 %
1$
#2373611
0"
#2373614
b1100 &
b1100 %
#2373618
b110 &
b110 %
#2373622
b11 &
b11 %
#2373626
b1010 &
b1010 %
#2373630
b101 &
b101 %
#2373634
b10000 &
b10000 %
#2373638
b1000 &
b1000 %
#2373642
b100 &
b100 %
#2373646
b10 &
b10 %
#2373650
b1 &
b1 %
1#
#2373654
b0 &
0#
b0 %
0$
#4500012
