Release 11.1 - xst L.33 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top_level.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/fifo.vhd" in Library work.
Entity <fifo> compiled.
Entity <fifo> (Architecture <fifo_arch>) compiled.
Compiling vhdl file "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/DCMi_80.vhd" in Library work.
Entity <DCMi_80> compiled.
Entity <DCMi_80> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/OZ-3_System/four_dig_7seg.vhd" in Library work.
Entity <four_dig_7seg> compiled.
Entity <four_dig_7seg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd" in Library work.
Entity <memory> compiled.
Entity <memory> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/top_level.vhd" in Library work.
Entity <top_level> compiled.
Entity <top_level> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_level> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DCMi_80> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <four_dig_7seg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <memory> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <fifo> in library <work> (architecture <fifo_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top_level> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/top_level.vhd" line 132: Unconnected output port 'led' of component 'memory'.
Entity <top_level> analyzed. Unit <top_level> generated.

Analyzing Entity <DCMi_80> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "CLKFX_DIVIDE =  2" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "CLKFX_MULTIPLY =  8" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCMi_80>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCMi_80>.
Entity <DCMi_80> analyzed. Unit <DCMi_80> generated.

Analyzing Entity <four_dig_7seg> in library <work> (Architecture <Behavioral>).
Entity <four_dig_7seg> analyzed. Unit <four_dig_7seg> generated.

Analyzing Entity <memory> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd" line 115: Unconnected output port 'FULL' of component 'fifo'.
WARNING:Xst:753 - "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd" line 125: Unconnected output port 'EMPTY' of component 'fifo'.
WARNING:Xst:819 - "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd" line 174: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <CQ_empty>, <VQ_full>
WARNING:Xst:819 - "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd" line 282: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <write_addr_reg>, <RAM_wait>, <CQ_data_out>, <CQ_empty>, <read_addr_reg>, <VQ_full>, <RAM_data_in_reg>
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <fifo> in library <work> (Architecture <fifo_arch>).
Entity <fifo> analyzed. Unit <fifo> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <four_dig_7seg>.
    Related source file is "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/OZ-3_System/four_dig_7seg.vhd".
WARNING:Xst:737 - Found 4-bit latch for signal <to_decoder>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <anodes>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16x7-bit ROM for signal <to_display>.
    Found 32-bit up counter for signal <clk_count>.
    Found 32-bit up counter for signal <disp_count>.
    Found 32-bit adder for signal <disp_count$add0000> created at line 49.
    Found 32-bit adder for signal <disp_count$addsub0000> created at line 51.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   2 Adder/Subtractor(s).
Unit <four_dig_7seg> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/fifo.vhd".
    Found 1-bit register for signal <EMPTY>.
    Found 16-bit tristate buffer for signal <Q>.
    Found 1-bit register for signal <FULL>.
    Found 16-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 115.
    Found 256-bit register for signal <fifo_array>.
    Found 5-bit register for signal <PTR>.
    Found 5-bit comparator greater for signal <PTR$cmp_gt0000> created at line 90.
    Found 5-bit comparator less for signal <PTR$cmp_lt0000> created at line 83.
    Found 5-bit addsub for signal <PTR$share0000> created at line 83.
    Found 4-bit register for signal <RD_PTR>.
    Found 4-bit adder for signal <RD_PTR$addsub0000> created at line 93.
    Found 4-bit comparator greatequal for signal <RD_PTR$cmp_ge0000> created at line 92.
    Found 5-bit comparator lessequal for signal <RD_PTR$cmp_le0000> created at line 90.
    Found 4-bit comparator less for signal <RD_PTR$cmp_lt0000> created at line 92.
    Found 4-bit register for signal <WR_PTR>.
    Found 4-bit adder for signal <WR_PTR$addsub0000> created at line 86.
    Found 4-bit comparator greatequal for signal <WR_PTR$cmp_ge0000> created at line 85.
    Found 5-bit comparator greatequal for signal <WR_PTR$cmp_ge0001> created at line 83.
    Found 4-bit comparator less for signal <WR_PTR$cmp_lt0000> created at line 85.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <fifo_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 271 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <fifo> synthesized.


Synthesizing Unit <DCMi_80>.
    Related source file is "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/DCMi_80.vhd".
Unit <DCMi_80> synthesized.


Synthesizing Unit <memory>.
    Related source file is "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/memory.vhd".
WARNING:Xst:1305 - Output <led> is never assigned. Tied to value 00000000.
WARNING:Xst:1780 - Signal <data_in_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <VQ_write_en_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <VQ_data_in_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CQ_read_en_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 176 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 32-bit up counter for signal <latency_cnt>.
    Found 17-bit comparator not equal for signal <latency_cnt$cmp_ne0000> created at line 165.
    Found 32-bit comparator lessequal for signal <next_state$cmp_le0000> created at line 242.
    Found 32-bit comparator less for signal <next_state$cmp_lt0000> created at line 181.
    Found 32-bit comparator less for signal <next_state$cmp_lt0001> created at line 194.
    Found 32-bit comparator greatequal for signal <RAM_adv$cmp_ge0000> created at line 331.
    Found 16-bit register for signal <RAM_data_in_reg>.
    Found 23-bit up counter for signal <read_addr_reg>.
    Found 17-bit register for signal <state>.
    Found 23-bit up counter for signal <write_addr_reg>.
    Summary:
	inferred   3 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <memory> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/testytest/top_level.vhd".
WARNING:Xst:646 - Signal <dcm_clk_25> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_625> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <VQ_read_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RAM_clk_en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <CQ_write_clk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 23-bit register for signal <memory_address_bus>.
    Found 16-bit tristate buffer for signal <memory_data_bus>.
    Found 1-bit register for signal <RAM_we>.
    Found 1-bit register for signal <RAM_adv>.
    Found 1-bit register for signal <RAM_ub>.
    Found 1-bit register for signal <RAM_lb>.
    Found 1-bit register for signal <RAM_ce>.
    Found 1-bit register for signal <RAM_cre>.
    Found 25-bit up counter for signal <count>.
    Found 16-bit register for signal <RAM_data_reg>.
    Found 1-bit register for signal <RAM_oe_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred  16 Tristate(s).
Unit <top_level> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 2
 4-bit adder                                           : 4
 5-bit addsub                                          : 2
# Counters                                             : 6
 23-bit up counter                                     : 2
 25-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 53
 1-bit register                                        : 11
 16-bit register                                       : 34
 17-bit register                                       : 1
 23-bit register                                       : 1
 4-bit register                                        : 4
 5-bit register                                        : 2
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 21
 17-bit comparator not equal                           : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 4
 4-bit comparator less                                 : 4
 5-bit comparator greatequal                           : 2
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 2
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 16-bit 16-to-1 multiplexer                            : 2
# Tristates                                            : 3
 16-bit tristate buffer                                : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <fifo_array_12_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_12_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_12_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_12_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_12_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_12_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_8_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_8_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_8_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_8_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_8_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_8_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_11_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_11_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_11_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_11_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_11_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_11_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_7_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_7_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_7_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_7_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_7_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_7_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_15_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_15_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_15_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_15_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_15_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_15_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_14_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_14_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_14_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_14_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_14_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_14_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_13_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_13_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_13_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_13_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_13_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_13_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_9_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_9_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_9_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_9_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_9_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_9_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_3_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_3_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_3_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_3_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_3_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_3_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_2_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_2_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_2_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_2_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_2_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_2_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_1_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_1_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_1_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_1_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_1_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_1_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_0_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_0_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_0_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_0_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_0_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_0_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_10_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_10_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_10_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_10_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_10_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_10_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_6_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_6_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_6_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_6_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_6_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_6_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_5_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_5_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_5_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_5_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_5_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_5_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_4_15> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_4_12> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_4_8> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_4_7> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_4_4> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_array_4_0> (without init value) has a constant value of 0 in block <CQ>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 32-bit adder                                          : 2
 4-bit adder                                           : 4
 5-bit addsub                                          : 2
# Counters                                             : 6
 23-bit up counter                                     : 2
 25-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 621
 Flip-Flops                                            : 621
# Latches                                              : 2
 4-bit latch                                           : 2
# Comparators                                          : 21
 17-bit comparator not equal                           : 1
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 2
 32-bit comparator lessequal                           : 1
 4-bit comparator greatequal                           : 4
 4-bit comparator less                                 : 4
 5-bit comparator greatequal                           : 2
 5-bit comparator greater                              : 2
 5-bit comparator less                                 : 2
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 2
 16-bit 16-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2042 - Unit fifo: 16 internal tristates are replaced by logic (pull-up yes): Q<0>, Q<10>, Q<11>, Q<12>, Q<13>, Q<14>, Q<15>, Q<1>, Q<2>, Q<3>, Q<4>, Q<5>, Q<6>, Q<7>, Q<8>, Q<9>.

Optimizing unit <top_level> ...

Optimizing unit <fifo> ...

Optimizing unit <four_dig_7seg> ...

Optimizing unit <memory> ...
WARNING:Xst:1710 - FF/Latch <MainMem/CQ/fifo_array_12_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_12_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_12_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_12_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_12_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_12_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_8_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_8_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_8_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_8_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_8_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_8_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_11_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_11_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_11_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_11_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_11_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_11_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_7_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_7_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_7_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_7_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_7_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_7_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_14_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_14_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_14_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_14_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_14_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_14_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_13_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_13_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_13_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_13_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_13_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_13_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_15_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_15_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_15_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_15_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_15_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_15_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_9_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_9_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_9_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_9_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_9_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_9_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_3_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_3_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_3_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_3_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_3_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_3_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_2_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_2_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_2_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_2_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_2_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_2_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_1_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_1_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_1_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_1_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_1_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_1_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_0_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_0_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_0_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_0_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_0_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_0_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_10_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_10_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_10_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_10_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_10_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_10_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_6_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_6_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_6_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_6_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_6_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_6_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_5_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_5_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_5_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_5_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_5_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_5_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_4_15> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_4_12> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_4_8> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_4_7> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_4_4> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MainMem/CQ/fifo_array_4_0> (without init value) has a constant value of 0 in block <top_level>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <MainMem/CQ/FULL> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <MainMem/VQ/EMPTY> of sequential type is unconnected in block <top_level>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_11_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_11_2> <MainMem/CQ/fifo_array_11_3> <MainMem/CQ/fifo_array_11_5> <MainMem/CQ/fifo_array_11_6> <MainMem/CQ/fifo_array_11_9> <MainMem/CQ/fifo_array_11_10> <MainMem/CQ/fifo_array_11_11> <MainMem/CQ/fifo_array_11_13> <MainMem/CQ/fifo_array_11_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_9_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_9_2> <MainMem/CQ/fifo_array_9_3> <MainMem/CQ/fifo_array_9_5> <MainMem/CQ/fifo_array_9_6> <MainMem/CQ/fifo_array_9_9> <MainMem/CQ/fifo_array_9_10> <MainMem/CQ/fifo_array_9_11> <MainMem/CQ/fifo_array_9_13> <MainMem/CQ/fifo_array_9_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_10_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_10_2> <MainMem/CQ/fifo_array_10_3> <MainMem/CQ/fifo_array_10_5> <MainMem/CQ/fifo_array_10_6> <MainMem/CQ/fifo_array_10_9> <MainMem/CQ/fifo_array_10_10> <MainMem/CQ/fifo_array_10_11> <MainMem/CQ/fifo_array_10_13> <MainMem/CQ/fifo_array_10_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_8_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_8_2> <MainMem/CQ/fifo_array_8_3> <MainMem/CQ/fifo_array_8_5> <MainMem/CQ/fifo_array_8_6> <MainMem/CQ/fifo_array_8_9> <MainMem/CQ/fifo_array_8_10> <MainMem/CQ/fifo_array_8_11> <MainMem/CQ/fifo_array_8_13> <MainMem/CQ/fifo_array_8_14> 
INFO:Xst:2261 - The FF/Latch <RAM_lb> in Unit <top_level> is equivalent to the following FF/Latch, which will be removed : <RAM_ub> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_7_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_7_2> <MainMem/CQ/fifo_array_7_3> <MainMem/CQ/fifo_array_7_5> <MainMem/CQ/fifo_array_7_6> <MainMem/CQ/fifo_array_7_9> <MainMem/CQ/fifo_array_7_10> <MainMem/CQ/fifo_array_7_11> <MainMem/CQ/fifo_array_7_13> <MainMem/CQ/fifo_array_7_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_6_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_6_2> <MainMem/CQ/fifo_array_6_3> <MainMem/CQ/fifo_array_6_5> <MainMem/CQ/fifo_array_6_6> <MainMem/CQ/fifo_array_6_9> <MainMem/CQ/fifo_array_6_10> <MainMem/CQ/fifo_array_6_11> <MainMem/CQ/fifo_array_6_13> <MainMem/CQ/fifo_array_6_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_5_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_5_2> <MainMem/CQ/fifo_array_5_3> <MainMem/CQ/fifo_array_5_5> <MainMem/CQ/fifo_array_5_6> <MainMem/CQ/fifo_array_5_9> <MainMem/CQ/fifo_array_5_10> <MainMem/CQ/fifo_array_5_11> <MainMem/CQ/fifo_array_5_13> <MainMem/CQ/fifo_array_5_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_4_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_4_2> <MainMem/CQ/fifo_array_4_3> <MainMem/CQ/fifo_array_4_5> <MainMem/CQ/fifo_array_4_6> <MainMem/CQ/fifo_array_4_9> <MainMem/CQ/fifo_array_4_10> <MainMem/CQ/fifo_array_4_11> <MainMem/CQ/fifo_array_4_13> <MainMem/CQ/fifo_array_4_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_3_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_3_2> <MainMem/CQ/fifo_array_3_3> <MainMem/CQ/fifo_array_3_5> <MainMem/CQ/fifo_array_3_6> <MainMem/CQ/fifo_array_3_9> <MainMem/CQ/fifo_array_3_10> <MainMem/CQ/fifo_array_3_11> <MainMem/CQ/fifo_array_3_13> <MainMem/CQ/fifo_array_3_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_2_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_2_2> <MainMem/CQ/fifo_array_2_3> <MainMem/CQ/fifo_array_2_5> <MainMem/CQ/fifo_array_2_6> <MainMem/CQ/fifo_array_2_9> <MainMem/CQ/fifo_array_2_10> <MainMem/CQ/fifo_array_2_11> <MainMem/CQ/fifo_array_2_13> <MainMem/CQ/fifo_array_2_14> 
INFO:Xst:2261 - The FF/Latch <RAM_data_reg_0> in Unit <top_level> is equivalent to the following 5 FFs/Latches, which will be removed : <RAM_data_reg_4> <RAM_data_reg_7> <RAM_data_reg_8> <RAM_data_reg_12> <RAM_data_reg_15> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_1_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_1_2> <MainMem/CQ/fifo_array_1_3> <MainMem/CQ/fifo_array_1_5> <MainMem/CQ/fifo_array_1_6> <MainMem/CQ/fifo_array_1_9> <MainMem/CQ/fifo_array_1_10> <MainMem/CQ/fifo_array_1_11> <MainMem/CQ/fifo_array_1_13> <MainMem/CQ/fifo_array_1_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_15_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_15_2> <MainMem/CQ/fifo_array_15_3> <MainMem/CQ/fifo_array_15_5> <MainMem/CQ/fifo_array_15_6> <MainMem/CQ/fifo_array_15_9> <MainMem/CQ/fifo_array_15_10> <MainMem/CQ/fifo_array_15_11> <MainMem/CQ/fifo_array_15_13> <MainMem/CQ/fifo_array_15_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_0_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_0_2> <MainMem/CQ/fifo_array_0_3> <MainMem/CQ/fifo_array_0_5> <MainMem/CQ/fifo_array_0_6> <MainMem/CQ/fifo_array_0_9> <MainMem/CQ/fifo_array_0_10> <MainMem/CQ/fifo_array_0_11> <MainMem/CQ/fifo_array_0_13> <MainMem/CQ/fifo_array_0_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_14_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_14_2> <MainMem/CQ/fifo_array_14_3> <MainMem/CQ/fifo_array_14_5> <MainMem/CQ/fifo_array_14_6> <MainMem/CQ/fifo_array_14_9> <MainMem/CQ/fifo_array_14_10> <MainMem/CQ/fifo_array_14_11> <MainMem/CQ/fifo_array_14_13> <MainMem/CQ/fifo_array_14_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_13_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_13_2> <MainMem/CQ/fifo_array_13_3> <MainMem/CQ/fifo_array_13_5> <MainMem/CQ/fifo_array_13_6> <MainMem/CQ/fifo_array_13_9> <MainMem/CQ/fifo_array_13_10> <MainMem/CQ/fifo_array_13_11> <MainMem/CQ/fifo_array_13_13> <MainMem/CQ/fifo_array_13_14> 
INFO:Xst:2261 - The FF/Latch <MainMem/CQ/fifo_array_12_1> in Unit <top_level> is equivalent to the following 9 FFs/Latches, which will be removed : <MainMem/CQ/fifo_array_12_2> <MainMem/CQ/fifo_array_12_3> <MainMem/CQ/fifo_array_12_5> <MainMem/CQ/fifo_array_12_6> <MainMem/CQ/fifo_array_12_9> <MainMem/CQ/fifo_array_12_10> <MainMem/CQ/fifo_array_12_11> <MainMem/CQ/fifo_array_12_13> <MainMem/CQ/fifo_array_12_14> 
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 11.
FlipFlop RAM_lb has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 541
 Flip-Flops                                            : 541

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 71

Cell Usage :
# BELS                             : 1478
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 194
#      LUT2                        : 22
#      LUT3                        : 337
#      LUT3_D                      : 1
#      LUT4                        : 155
#      LUT4_D                      : 7
#      LUT4_L                      : 14
#      MUXCY                       : 296
#      MUXF5                       : 118
#      MUXF6                       : 52
#      MUXF7                       : 26
#      VCC                         : 1
#      XORCY                       : 231
# FlipFlops/Latches                : 549
#      FD                          : 10
#      FDC                         : 89
#      FDC_1                       : 35
#      FDCE                        : 46
#      FDP                         : 1
#      FDP_1                       : 6
#      FDR                         : 34
#      FDRE                        : 320
#      LDCP                        : 8
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 70
#      IBUF                        : 4
#      IOBUF                       : 16
#      OBUF                        : 50
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      550  out of   4656    11%  
 Number of Slice Flip Flops:            543  out of   9312     5%  
 Number of 4 input LUTs:                753  out of   9312     8%  
 Number of IOs:                          71
 Number of bonded IOBs:                  71  out of    232    30%  
    IOB Flip Flops:                       6
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)        | Load  |
---------------------------------------------------------------+------------------------------+-------+
count_0                                                        | DCM1/DCM_SP_INST:CLKFX       | 452   |
mclk                                                           | BUFGP                        | 89    |
display/to_decoder_cmp_eq0000(display/to_decoder_cmp_eq00001:O)| NONE(*)(display/to_decoder_3)| 8     |
---------------------------------------------------------------+------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+---------------------------+-------+
Control Signal                                                 | Buffer(FF name)           | Load  |
---------------------------------------------------------------+---------------------------+-------+
rst                                                            | IBUF                      | 177   |
LEDs_3_OBUF(XST_GND:G)                                         | NONE(display/anodes_3)    | 1     |
display/anodes_0__and0000(display/anodes_or00001:O)            | NONE(display/anodes_0)    | 1     |
display/anodes_0__or0000(display/mux0000_cmp_eq00001:O)        | NONE(display/anodes_0)    | 1     |
display/anodes_1__and0000(display/anodes_1__and00001:O)        | NONE(display/anodes_1)    | 1     |
display/anodes_1__or0000(display/anodes_1__or00001:O)          | NONE(display/anodes_1)    | 1     |
display/anodes_2__and0000(display/anodes_2__and00001:O)        | NONE(display/anodes_2)    | 1     |
display/anodes_2__or0000(display/anodes_2__or00001:O)          | NONE(display/anodes_2)    | 1     |
display/anodes_3__or0000(display/anodes_3__or00001:O)          | NONE(display/anodes_3)    | 1     |
display/to_decoder_0__and0000(display/to_decoder_0__and00001:O)| NONE(display/to_decoder_0)| 1     |
display/to_decoder_0__and0001(display/to_decoder_0__and00011:O)| NONE(display/to_decoder_0)| 1     |
display/to_decoder_1__and0000(display/to_decoder_1__and00001:O)| NONE(display/to_decoder_1)| 1     |
display/to_decoder_1__and0001(display/to_decoder_1__and00011:O)| NONE(display/to_decoder_1)| 1     |
display/to_decoder_2__and0000(display/to_decoder_2__and00001:O)| NONE(display/to_decoder_2)| 1     |
display/to_decoder_2__and0001(display/to_decoder_2__and00011:O)| NONE(display/to_decoder_2)| 1     |
display/to_decoder_3__and0000(display/to_decoder_3__and00001:O)| NONE(display/to_decoder_3)| 1     |
display/to_decoder_3__and0001(display/to_decoder_3__and00011:O)| NONE(display/to_decoder_3)| 1     |
---------------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 50.690ns (Maximum Frequency: 19.728MHz)
   Minimum input arrival time before clock: 11.571ns
   Maximum output required time after clock: 6.048ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'count_0'
  Clock period: 50.690ns (frequency: 19.728MHz)
  Total number of paths / destination ports: 208792 / 751
-------------------------------------------------------------------------
Delay:               12.673ns (Levels of Logic = 52)
  Source:            MainMem/latency_cnt_0 (FF)
  Destination:       MainMem/latency_cnt_31 (FF)
  Source Clock:      count_0 rising 4.0X
  Destination Clock: count_0 rising 4.0X

  Data Path: MainMem/latency_cnt_0 to MainMem/latency_cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.762  MainMem/latency_cnt_0 (MainMem/latency_cnt_0)
     LUT3:I0->O            1   0.704   0.000  MainMem/Mcompar_next_state_cmp_lt0000_lut<0> (MainMem/Mcompar_next_state_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  MainMem/Mcompar_next_state_cmp_lt0000_cy<0> (MainMem/Mcompar_next_state_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_next_state_cmp_lt0000_cy<1> (MainMem/Mcompar_next_state_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_next_state_cmp_lt0000_cy<2> (MainMem/Mcompar_next_state_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_next_state_cmp_lt0000_cy<3> (MainMem/Mcompar_next_state_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_next_state_cmp_lt0000_cy<4> (MainMem/Mcompar_next_state_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_next_state_cmp_lt0000_cy<5> (MainMem/Mcompar_next_state_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_next_state_cmp_lt0000_cy<6> (MainMem/Mcompar_next_state_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_next_state_cmp_lt0000_cy<7> (MainMem/Mcompar_next_state_cmp_lt0000_cy<7>)
     MUXCY:CI->O           9   0.459   0.824  MainMem/Mcompar_next_state_cmp_lt0000_cy<8> (MainMem/Mcompar_next_state_cmp_lt0000_cy<8>)
     LUT4:I3->O            2   0.704   0.482  MainMem/next_state<4>1 (MainMem/next_state<4>)
     LUT4:I2->O            1   0.704   0.000  MainMem/Mcompar_latency_cnt_cmp_ne0000_lut<2> (MainMem/Mcompar_latency_cnt_cmp_ne0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<2> (MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<3> (MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<4> (MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<5> (MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<6> (MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<7> (MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<7>)
     MUXCY:CI->O          33   0.459   1.298  MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<8> (MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<8>)
     LUT3:I2->O            1   0.704   0.000  MainMem/Mcount_latency_cnt_lut<0> (MainMem/Mcount_latency_cnt_lut<0>)
     MUXCY:S->O            1   0.464   0.000  MainMem/Mcount_latency_cnt_cy<0> (MainMem/Mcount_latency_cnt_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<1> (MainMem/Mcount_latency_cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<2> (MainMem/Mcount_latency_cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<3> (MainMem/Mcount_latency_cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<4> (MainMem/Mcount_latency_cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<5> (MainMem/Mcount_latency_cnt_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<6> (MainMem/Mcount_latency_cnt_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<7> (MainMem/Mcount_latency_cnt_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<8> (MainMem/Mcount_latency_cnt_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<9> (MainMem/Mcount_latency_cnt_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<10> (MainMem/Mcount_latency_cnt_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<11> (MainMem/Mcount_latency_cnt_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<12> (MainMem/Mcount_latency_cnt_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<13> (MainMem/Mcount_latency_cnt_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<14> (MainMem/Mcount_latency_cnt_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<15> (MainMem/Mcount_latency_cnt_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<16> (MainMem/Mcount_latency_cnt_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<17> (MainMem/Mcount_latency_cnt_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<18> (MainMem/Mcount_latency_cnt_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<19> (MainMem/Mcount_latency_cnt_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<20> (MainMem/Mcount_latency_cnt_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<21> (MainMem/Mcount_latency_cnt_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<22> (MainMem/Mcount_latency_cnt_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<23> (MainMem/Mcount_latency_cnt_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<24> (MainMem/Mcount_latency_cnt_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<25> (MainMem/Mcount_latency_cnt_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<26> (MainMem/Mcount_latency_cnt_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<27> (MainMem/Mcount_latency_cnt_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<28> (MainMem/Mcount_latency_cnt_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<29> (MainMem/Mcount_latency_cnt_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  MainMem/Mcount_latency_cnt_cy<30> (MainMem/Mcount_latency_cnt_cy<30>)
     XORCY:CI->O           1   0.804   0.000  MainMem/Mcount_latency_cnt_xor<31> (MainMem/Mcount_latency_cnt31)
     FDC:D                     0.308          MainMem/latency_cnt_31
    ----------------------------------------
    Total                     12.673ns (9.307ns logic, 3.366ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 11.793ns (frequency: 84.797MHz)
  Total number of paths / destination ports: 68965 / 185
-------------------------------------------------------------------------
Delay:               11.793ns (Levels of Logic = 35)
  Source:            display/clk_count_1 (FF)
  Destination:       display/disp_count_31 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: display/clk_count_1 to display/disp_count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  display/clk_count_1 (display/clk_count_1)
     LUT1:I0->O            1   0.704   0.000  display/Madd_disp_count_add0000_cy<1>_rt (display/Madd_disp_count_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  display/Madd_disp_count_add0000_cy<1> (display/Madd_disp_count_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<2> (display/Madd_disp_count_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<3> (display/Madd_disp_count_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<4> (display/Madd_disp_count_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<5> (display/Madd_disp_count_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<6> (display/Madd_disp_count_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<7> (display/Madd_disp_count_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<8> (display/Madd_disp_count_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<9> (display/Madd_disp_count_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<10> (display/Madd_disp_count_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<11> (display/Madd_disp_count_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<12> (display/Madd_disp_count_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<13> (display/Madd_disp_count_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<14> (display/Madd_disp_count_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<15> (display/Madd_disp_count_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<16> (display/Madd_disp_count_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<17> (display/Madd_disp_count_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<18> (display/Madd_disp_count_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<19> (display/Madd_disp_count_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<20> (display/Madd_disp_count_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<21> (display/Madd_disp_count_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  display/Madd_disp_count_add0000_cy<22> (display/Madd_disp_count_add0000_cy<22>)
     XORCY:CI->O           1   0.804   0.595  display/Madd_disp_count_add0000_xor<23> (display/disp_count_add0000<23>)
     LUT4:I0->O            1   0.704   0.000  display/disp_count_cmp_eq0000_wg_lut<0> (display/disp_count_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  display/disp_count_cmp_eq0000_wg_cy<0> (display/disp_count_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<1> (display/disp_count_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<2> (display/disp_count_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<3> (display/disp_count_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<4> (display/disp_count_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<5> (display/disp_count_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  display/disp_count_cmp_eq0000_wg_cy<6> (display/disp_count_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          65   0.331   1.308  display/disp_count_cmp_eq0000_wg_cy<7> (display/disp_count_cmp_eq0000)
     LUT4:I2->O            1   0.704   0.000  display/disp_count_and0000_wg_lut<8> (display/disp_count_and0000_wg_lut<8>)
     MUXCY:S->O           32   0.736   1.262  display/disp_count_and0000_wg_cy<8> (display/disp_count_and0000)
     FDRE:R                    0.911          display/disp_count_0
    ----------------------------------------
    Total                     11.793ns (8.006ns logic, 3.787ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'display/to_decoder_cmp_eq0000'
  Total number of paths / destination ports: 28 / 4
-------------------------------------------------------------------------
Offset:              5.458ns (Levels of Logic = 5)
  Source:            VQ_read_en (PAD)
  Destination:       display/to_decoder_3 (LATCH)
  Destination Clock: display/to_decoder_cmp_eq0000 falling

  Data Path: VQ_read_en to display/to_decoder_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   1.218   1.260  VQ_read_en_IBUF (VQ_read_en_IBUF)
     LUT4:I0->O            1   0.704   0.000  display/to_decoder_mux0003<3>74_F (N174)
     MUXF5:I0->O           2   0.321   0.622  display/to_decoder_mux0003<3>74 (display/to_decoder_mux0003<3>74)
     LUT3:I0->O            1   0.704   0.000  display/to_decoder_mux0003<3>801 (display/to_decoder_mux0003<3>80)
     MUXF5:I1->O           3   0.321   0.000  display/to_decoder_mux0003<3>80_f5 (display/to_decoder_mux0003<3>)
     LDCP:D                    0.308          display/to_decoder_3
    ----------------------------------------
    Total                      5.458ns (3.576ns logic, 1.882ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count_0'
  Total number of paths / destination ports: 3795 / 393
-------------------------------------------------------------------------
Offset:              11.571ns (Levels of Logic = 38)
  Source:            RAM_wait (PAD)
  Destination:       MainMem/latency_cnt_31 (FF)
  Destination Clock: count_0 rising 4.0X

  Data Path: RAM_wait to MainMem/latency_cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  RAM_wait_IBUF (RAM_wait_IBUF)
     LUT4:I0->O            3   0.704   0.535  MainMem/next_state<15>2 (MainMem/next_state<15>)
     LUT4:I3->O            1   0.704   0.499  MainMem/next_state<16>1_SW0 (N139)
     LUT3:I1->O            1   0.704   0.000  MainMem/Mcompar_latency_cnt_cmp_ne0000_lut<8> (MainMem/Mcompar_latency_cnt_cmp_ne0000_lut<8>)
     MUXCY:S->O           33   0.864   1.298  MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<8> (MainMem/Mcompar_latency_cnt_cmp_ne0000_cy<8>)
     LUT3:I2->O            1   0.704   0.000  MainMem/Mcount_latency_cnt_lut<0> (MainMem/Mcount_latency_cnt_lut<0>)
     MUXCY:S->O            1   0.464   0.000  MainMem/Mcount_latency_cnt_cy<0> (MainMem/Mcount_latency_cnt_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<1> (MainMem/Mcount_latency_cnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<2> (MainMem/Mcount_latency_cnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<3> (MainMem/Mcount_latency_cnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<4> (MainMem/Mcount_latency_cnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<5> (MainMem/Mcount_latency_cnt_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<6> (MainMem/Mcount_latency_cnt_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<7> (MainMem/Mcount_latency_cnt_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<8> (MainMem/Mcount_latency_cnt_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<9> (MainMem/Mcount_latency_cnt_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<10> (MainMem/Mcount_latency_cnt_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<11> (MainMem/Mcount_latency_cnt_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<12> (MainMem/Mcount_latency_cnt_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<13> (MainMem/Mcount_latency_cnt_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<14> (MainMem/Mcount_latency_cnt_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<15> (MainMem/Mcount_latency_cnt_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<16> (MainMem/Mcount_latency_cnt_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<17> (MainMem/Mcount_latency_cnt_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<18> (MainMem/Mcount_latency_cnt_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<19> (MainMem/Mcount_latency_cnt_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<20> (MainMem/Mcount_latency_cnt_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<21> (MainMem/Mcount_latency_cnt_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<22> (MainMem/Mcount_latency_cnt_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<23> (MainMem/Mcount_latency_cnt_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<24> (MainMem/Mcount_latency_cnt_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<25> (MainMem/Mcount_latency_cnt_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<26> (MainMem/Mcount_latency_cnt_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<27> (MainMem/Mcount_latency_cnt_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<28> (MainMem/Mcount_latency_cnt_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  MainMem/Mcount_latency_cnt_cy<29> (MainMem/Mcount_latency_cnt_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  MainMem/Mcount_latency_cnt_cy<30> (MainMem/Mcount_latency_cnt_cy<30>)
     XORCY:CI->O           1   0.804   0.000  MainMem/Mcount_latency_cnt_xor<31> (MainMem/Mcount_latency_cnt31)
     FDC:D                     0.308          MainMem/latency_cnt_31
    ----------------------------------------
    Total                     11.571ns (8.244ns logic, 3.327ns route)
                                       (71.2% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count_0'
  Total number of paths / destination ports: 64 / 48
-------------------------------------------------------------------------
Offset:              6.048ns (Levels of Logic = 2)
  Source:            RAM_oe_reg (FF)
  Destination:       memory_data_bus<15> (PAD)
  Source Clock:      count_0 falling 4.0X

  Data Path: RAM_oe_reg to memory_data_bus<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            2   0.591   0.447  RAM_oe_reg (RAM_oe_reg)
     INV:I->O             16   0.704   1.034  RAM_oe_inv1_INV_0 (RAM_oe_inv)
     IOBUF:T->IO               3.272          memory_data_bus_8_IOBUF (memory_data_bus<8>)
    ----------------------------------------
    Total                      6.048ns (4.567ns logic, 1.481ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'display/to_decoder_cmp_eq0000'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.955ns (Levels of Logic = 2)
  Source:            display/to_decoder_0 (LATCH)
  Destination:       decoder_out<6> (PAD)
  Source Clock:      display/to_decoder_cmp_eq0000 falling

  Data Path: display/to_decoder_0 to decoder_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             7   0.676   0.883  display/to_decoder_0 (display/to_decoder_0)
     LUT4:I0->O            1   0.704   0.420  display/Mrom_to_display31 (decoder_out_3_OBUF)
     OBUF:I->O                 3.272          decoder_out_3_OBUF (decoder_out<3>)
    ----------------------------------------
    Total                      5.955ns (4.652ns logic, 1.303ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            count_24 (FF)
  Destination:       LEDs<0> (PAD)
  Source Clock:      mclk rising

  Data Path: count_24 to LEDs<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  count_24 (count_24)
     OBUF:I->O                 3.272          LEDs_0_OBUF (LEDs<0>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.11 secs
 
--> 

Total memory usage is 185660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  212 (   0 filtered)
Number of infos    :   22 (   0 filtered)

