<stg><name>rx_fifo_Pipeline_VITIS_LOOP_91_2</name>


<trans_list>

<trans id="39" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %select_ln91_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln91

]]></Node>
<StgValue><ssdm name="select_ln91_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i3 0, i3 %i_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc79:0 %i = load i3 %i_5

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc79:1 %icmp_ln91 = icmp_eq  i3 %i, i3 %select_ln91_read

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc79:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc79:3 %add_ln91 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc79:4 %br_ln91 = br i1 %icmp_ln91, void %for.inc79.split, void %for.end81.exitStub

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="3">
<![CDATA[
for.inc79.split:0 %zext_ln91 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc79.split:3 %tmp_buf_addr = getelementptr i32 %tmp_buf, i64 0, i64 %zext_ln91

]]></Node>
<StgValue><ssdm name="tmp_buf_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="2">
<![CDATA[
for.inc79.split:4 %tmp_buf_load = load i2 %tmp_buf_addr

]]></Node>
<StgValue><ssdm name="tmp_buf_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="3">
<![CDATA[
for.inc79.split:5 %trunc_ln93 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc79.split:13 %store_ln91 = store i3 %add_ln91, i3 %i_5

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.end81.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc79.split:1 %specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_50

]]></Node>
<StgValue><ssdm name="specpipeline_ln92"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc79.split:2 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="2">
<![CDATA[
for.inc79.split:4 %tmp_buf_load = load i2 %tmp_buf_addr

]]></Node>
<StgValue><ssdm name="tmp_buf_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc79.split:6 %shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln93, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="4">
<![CDATA[
for.inc79.split:7 %zext_ln93_1 = zext i4 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc79.split:8 %add_ln93 = add i5 %zext_ln93_1, i5 12

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc79.split:9 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln93, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="3">
<![CDATA[
for.inc79.split:10 %zext_ln93 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc79.split:11 %data_buf_addr_41 = getelementptr i32 %data_buf, i64 0, i64 %zext_ln93

]]></Node>
<StgValue><ssdm name="data_buf_addr_41"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc79.split:12 %store_ln93 = store i32 %tmp_buf_load, i9 %data_buf_addr_41

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
for.inc79.split:14 %br_ln91 = br void %for.inc79

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="select_ln91" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln91"/></StgValue>
</port>
<port id="41" name="tmp_buf" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tmp_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="data_buf" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="i_5" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i3" to="select_ln91_read" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="select_ln91" to="select_ln91_read" fromId="40" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="i_5" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="51" from="i_5" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="52" from="i" to="icmp_ln91" fromId="9" toId="10">
</dataflow>
<dataflow id="53" from="select_ln91_read" to="icmp_ln91" fromId="6" toId="10">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="speclooptripcount_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="speclooptripcount_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_60" to="speclooptripcount_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="i" to="add_ln91" fromId="9" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="add_ln91" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="icmp_ln91" to="br_ln91" fromId="10" toId="13">
</dataflow>
<dataflow id="66" from="i" to="zext_ln91" fromId="9" toId="14">
</dataflow>
<dataflow id="67" from="tmp_buf" to="tmp_buf_addr" fromId="41" toId="15">
</dataflow>
<dataflow id="68" from="StgValue_60" to="tmp_buf_addr" fromId="60" toId="15">
</dataflow>
<dataflow id="69" from="zext_ln91" to="tmp_buf_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="70" from="tmp_buf_addr" to="tmp_buf_load" fromId="15" toId="16">
</dataflow>
<dataflow id="71" from="i" to="trunc_ln93" fromId="9" toId="17">
</dataflow>
<dataflow id="72" from="add_ln91" to="store_ln91" fromId="12" toId="18">
</dataflow>
<dataflow id="73" from="i_5" to="store_ln91" fromId="5" toId="18">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecPipeline" to="specpipeline_ln92" fromId="74" toId="19">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specpipeline_ln92" fromId="76" toId="19">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specpipeline_ln92" fromId="78" toId="19">
</dataflow>
<dataflow id="80" from="StgValue_78" to="specpipeline_ln92" fromId="78" toId="19">
</dataflow>
<dataflow id="81" from="StgValue_78" to="specpipeline_ln92" fromId="78" toId="19">
</dataflow>
<dataflow id="83" from="empty_50" to="specpipeline_ln92" fromId="82" toId="19">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln91" fromId="84" toId="20">
</dataflow>
<dataflow id="87" from="empty_15" to="specloopname_ln91" fromId="86" toId="20">
</dataflow>
<dataflow id="88" from="tmp_buf_addr" to="tmp_buf_load" fromId="15" toId="21">
</dataflow>
<dataflow id="90" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="shl_ln" fromId="89" toId="22">
</dataflow>
<dataflow id="91" from="trunc_ln93" to="shl_ln" fromId="17" toId="22">
</dataflow>
<dataflow id="93" from="StgValue_92" to="shl_ln" fromId="92" toId="22">
</dataflow>
<dataflow id="94" from="shl_ln" to="zext_ln93_1" fromId="22" toId="23">
</dataflow>
<dataflow id="95" from="zext_ln93_1" to="add_ln93" fromId="23" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_96" to="add_ln93" fromId="96" toId="24">
</dataflow>
<dataflow id="99" from="_ssdm_op_PartSelect.i3.i5.i32.i32" to="lshr_ln" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="add_ln93" to="lshr_ln" fromId="24" toId="25">
</dataflow>
<dataflow id="102" from="StgValue_101" to="lshr_ln" fromId="101" toId="25">
</dataflow>
<dataflow id="104" from="StgValue_103" to="lshr_ln" fromId="103" toId="25">
</dataflow>
<dataflow id="105" from="lshr_ln" to="zext_ln93" fromId="25" toId="26">
</dataflow>
<dataflow id="106" from="data_buf" to="data_buf_addr_41" fromId="42" toId="27">
</dataflow>
<dataflow id="107" from="StgValue_60" to="data_buf_addr_41" fromId="60" toId="27">
</dataflow>
<dataflow id="108" from="zext_ln93" to="data_buf_addr_41" fromId="26" toId="27">
</dataflow>
<dataflow id="109" from="tmp_buf_load" to="store_ln93" fromId="21" toId="28">
</dataflow>
<dataflow id="110" from="data_buf_addr_41" to="store_ln93" fromId="27" toId="28">
</dataflow>
<dataflow id="111" from="icmp_ln91" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
