|openMSP430_fpga
FPGA_CLK1_50 => FPGA_CLK1_50.IN1
FPGA_CLK2_50 => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
LED[0] <= omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0.led
LED[1] <= omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0.led
LED[2] <= omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0.led
LED[3] <= omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0.led
LED[4] <= omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0.led
LED[5] <= omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0.led
LED[6] <= omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0.led
LED[7] <= omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0.led
UART_TX <= openMSP430:openmsp430_0.dbg_uart_txd
UART_RX => dbg_uart_rxd.IN1
OUT_PLL <= pll:pll_0.c0
ADDR[0] <= dmem_addr[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= dmem_addr[1].DB_MAX_OUTPUT_PORT_TYPE
TL_ADDR[0] <= qwark_addr[0].DB_MAX_OUTPUT_PORT_TYPE
TL_ADDR[1] <= qwark_addr[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR_CE <= dmem_cen.DB_MAX_OUTPUT_PORT_TYPE
WAR <= omsp_qwark_periph:qwark_periph_0.war


|openMSP430_fpga|openMSP430:openmsp430_0
aclk <= aclk.DB_MAX_OUTPUT_PORT_TYPE
aclk_en <= aclk_en.DB_MAX_OUTPUT_PORT_TYPE
dbg_freeze <= dbg_freeze.DB_MAX_OUTPUT_PORT_TYPE
dbg_i2c_sda_out <= omsp_dbg:dbg_0.dbg_i2c_sda_out
dbg_uart_txd <= omsp_dbg:dbg_0.dbg_uart_txd
dco_enable <= omsp_clock_module:clock_module_0.dco_enable
dco_wkup <= omsp_clock_module:clock_module_0.dco_wkup
dmem_addr[0] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[1] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[2] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[3] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[4] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[5] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[6] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[7] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[8] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[9] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[10] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[11] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_addr[12] <= omsp_mem_backbone:mem_backbone_0.dmem_addr
dmem_cen <= omsp_mem_backbone:mem_backbone_0.dmem_cen
dmem_din[0] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[1] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[2] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[3] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[4] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[5] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[6] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[7] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[8] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[9] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[10] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[11] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[12] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[13] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[14] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_din[15] <= omsp_mem_backbone:mem_backbone_0.dmem_din
dmem_wen[0] <= omsp_mem_backbone:mem_backbone_0.dmem_wen
dmem_wen[1] <= omsp_mem_backbone:mem_backbone_0.dmem_wen
irq_acc[0] <= omsp_frontend:frontend_0.irq_acc
irq_acc[1] <= omsp_frontend:frontend_0.irq_acc
irq_acc[2] <= omsp_frontend:frontend_0.irq_acc
irq_acc[3] <= omsp_frontend:frontend_0.irq_acc
irq_acc[4] <= omsp_frontend:frontend_0.irq_acc
irq_acc[5] <= omsp_frontend:frontend_0.irq_acc
irq_acc[6] <= omsp_frontend:frontend_0.irq_acc
irq_acc[7] <= omsp_frontend:frontend_0.irq_acc
irq_acc[8] <= omsp_frontend:frontend_0.irq_acc
irq_acc[9] <= omsp_frontend:frontend_0.irq_acc
irq_acc[10] <= irq_acc[10].DB_MAX_OUTPUT_PORT_TYPE
irq_acc[11] <= omsp_frontend:frontend_0.irq_acc
irq_acc[12] <= omsp_frontend:frontend_0.irq_acc
irq_acc[13] <= omsp_frontend:frontend_0.irq_acc
lfxt_enable <= omsp_clock_module:clock_module_0.lfxt_enable
lfxt_wkup <= omsp_clock_module:clock_module_0.lfxt_wkup
mclk <= dma_mclk.DB_MAX_OUTPUT_PORT_TYPE
dma_dout[0] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[1] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[2] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[3] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[4] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[5] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[6] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[7] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[8] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[9] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[10] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[11] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[12] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[13] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[14] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_dout[15] <= omsp_mem_backbone:mem_backbone_0.dma_dout
dma_ready <= omsp_mem_backbone:mem_backbone_0.dma_ready
dma_resp <= omsp_mem_backbone:mem_backbone_0.dma_resp
per_addr[0] <= per_addr[0].DB_MAX_OUTPUT_PORT_TYPE
per_addr[1] <= per_addr[1].DB_MAX_OUTPUT_PORT_TYPE
per_addr[2] <= per_addr[2].DB_MAX_OUTPUT_PORT_TYPE
per_addr[3] <= per_addr[3].DB_MAX_OUTPUT_PORT_TYPE
per_addr[4] <= per_addr[4].DB_MAX_OUTPUT_PORT_TYPE
per_addr[5] <= per_addr[5].DB_MAX_OUTPUT_PORT_TYPE
per_addr[6] <= per_addr[6].DB_MAX_OUTPUT_PORT_TYPE
per_addr[7] <= per_addr[7].DB_MAX_OUTPUT_PORT_TYPE
per_addr[8] <= per_addr[8].DB_MAX_OUTPUT_PORT_TYPE
per_addr[9] <= per_addr[9].DB_MAX_OUTPUT_PORT_TYPE
per_addr[10] <= per_addr[10].DB_MAX_OUTPUT_PORT_TYPE
per_addr[11] <= per_addr[11].DB_MAX_OUTPUT_PORT_TYPE
per_addr[12] <= per_addr[12].DB_MAX_OUTPUT_PORT_TYPE
per_addr[13] <= per_addr[13].DB_MAX_OUTPUT_PORT_TYPE
per_din[0] <= per_din[0].DB_MAX_OUTPUT_PORT_TYPE
per_din[1] <= per_din[1].DB_MAX_OUTPUT_PORT_TYPE
per_din[2] <= per_din[2].DB_MAX_OUTPUT_PORT_TYPE
per_din[3] <= per_din[3].DB_MAX_OUTPUT_PORT_TYPE
per_din[4] <= per_din[4].DB_MAX_OUTPUT_PORT_TYPE
per_din[5] <= per_din[5].DB_MAX_OUTPUT_PORT_TYPE
per_din[6] <= per_din[6].DB_MAX_OUTPUT_PORT_TYPE
per_din[7] <= per_din[7].DB_MAX_OUTPUT_PORT_TYPE
per_din[8] <= per_din[8].DB_MAX_OUTPUT_PORT_TYPE
per_din[9] <= per_din[9].DB_MAX_OUTPUT_PORT_TYPE
per_din[10] <= per_din[10].DB_MAX_OUTPUT_PORT_TYPE
per_din[11] <= per_din[11].DB_MAX_OUTPUT_PORT_TYPE
per_din[12] <= per_din[12].DB_MAX_OUTPUT_PORT_TYPE
per_din[13] <= per_din[13].DB_MAX_OUTPUT_PORT_TYPE
per_din[14] <= per_din[14].DB_MAX_OUTPUT_PORT_TYPE
per_din[15] <= per_din[15].DB_MAX_OUTPUT_PORT_TYPE
per_en <= per_en.DB_MAX_OUTPUT_PORT_TYPE
per_we[0] <= per_we[0].DB_MAX_OUTPUT_PORT_TYPE
per_we[1] <= per_we[1].DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[0] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[1] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[2] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[3] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[4] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[5] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[6] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[7] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[8] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[9] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[10] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[11] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[12] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_addr[13] <= omsp_mem_backbone:mem_backbone_0.pmem_addr
pmem_cen <= omsp_mem_backbone:mem_backbone_0.pmem_cen
pmem_din[0] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[1] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[2] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[3] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[4] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[5] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[6] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[7] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[8] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[9] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[10] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[11] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[12] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[13] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[14] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_din[15] <= omsp_mem_backbone:mem_backbone_0.pmem_din
pmem_wen[0] <= omsp_mem_backbone:mem_backbone_0.pmem_wen
pmem_wen[1] <= omsp_mem_backbone:mem_backbone_0.pmem_wen
puc_rst <= puc_rst.DB_MAX_OUTPUT_PORT_TYPE
smclk <= smclk.DB_MAX_OUTPUT_PORT_TYPE
smclk_en <= smclk_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_en => cpu_en.IN1
dbg_en => dbg_en.IN1
dbg_i2c_addr[0] => dbg_i2c_addr[0].IN1
dbg_i2c_addr[1] => dbg_i2c_addr[1].IN1
dbg_i2c_addr[2] => dbg_i2c_addr[2].IN1
dbg_i2c_addr[3] => dbg_i2c_addr[3].IN1
dbg_i2c_addr[4] => dbg_i2c_addr[4].IN1
dbg_i2c_addr[5] => dbg_i2c_addr[5].IN1
dbg_i2c_addr[6] => dbg_i2c_addr[6].IN1
dbg_i2c_broadcast[0] => dbg_i2c_broadcast[0].IN1
dbg_i2c_broadcast[1] => dbg_i2c_broadcast[1].IN1
dbg_i2c_broadcast[2] => dbg_i2c_broadcast[2].IN1
dbg_i2c_broadcast[3] => dbg_i2c_broadcast[3].IN1
dbg_i2c_broadcast[4] => dbg_i2c_broadcast[4].IN1
dbg_i2c_broadcast[5] => dbg_i2c_broadcast[5].IN1
dbg_i2c_broadcast[6] => dbg_i2c_broadcast[6].IN1
dbg_i2c_scl => dbg_i2c_scl.IN1
dbg_i2c_sda_in => dbg_i2c_sda_in.IN1
dbg_uart_rxd => dbg_uart_rxd.IN1
dco_clk => dco_clk.IN1
dmem_dout[0] => dmem_dout[0].IN1
dmem_dout[1] => dmem_dout[1].IN1
dmem_dout[2] => dmem_dout[2].IN1
dmem_dout[3] => dmem_dout[3].IN1
dmem_dout[4] => dmem_dout[4].IN1
dmem_dout[5] => dmem_dout[5].IN1
dmem_dout[6] => dmem_dout[6].IN1
dmem_dout[7] => dmem_dout[7].IN1
dmem_dout[8] => dmem_dout[8].IN1
dmem_dout[9] => dmem_dout[9].IN1
dmem_dout[10] => dmem_dout[10].IN1
dmem_dout[11] => dmem_dout[11].IN1
dmem_dout[12] => dmem_dout[12].IN1
dmem_dout[13] => dmem_dout[13].IN1
dmem_dout[14] => dmem_dout[14].IN1
dmem_dout[15] => dmem_dout[15].IN1
irq[0] => irq[0].IN1
irq[1] => irq[1].IN1
irq[2] => irq[2].IN1
irq[3] => irq[3].IN1
irq[4] => irq[4].IN1
irq[5] => irq[5].IN1
irq[6] => irq[6].IN1
irq[7] => irq[7].IN1
irq[8] => irq[8].IN1
irq[9] => irq[9].IN1
irq[10] => irq[10].IN1
irq[11] => irq[11].IN1
irq[12] => irq[12].IN1
irq[13] => irq[13].IN1
lfxt_clk => lfxt_clk.IN1
dma_addr[1] => dma_addr[1].IN1
dma_addr[2] => dma_addr[2].IN1
dma_addr[3] => dma_addr[3].IN1
dma_addr[4] => dma_addr[4].IN1
dma_addr[5] => dma_addr[5].IN1
dma_addr[6] => dma_addr[6].IN1
dma_addr[7] => dma_addr[7].IN1
dma_addr[8] => dma_addr[8].IN1
dma_addr[9] => dma_addr[9].IN1
dma_addr[10] => dma_addr[10].IN1
dma_addr[11] => dma_addr[11].IN1
dma_addr[12] => dma_addr[12].IN1
dma_addr[13] => dma_addr[13].IN1
dma_addr[14] => dma_addr[14].IN1
dma_addr[15] => dma_addr[15].IN1
dma_din[0] => dma_din[0].IN1
dma_din[1] => dma_din[1].IN1
dma_din[2] => dma_din[2].IN1
dma_din[3] => dma_din[3].IN1
dma_din[4] => dma_din[4].IN1
dma_din[5] => dma_din[5].IN1
dma_din[6] => dma_din[6].IN1
dma_din[7] => dma_din[7].IN1
dma_din[8] => dma_din[8].IN1
dma_din[9] => dma_din[9].IN1
dma_din[10] => dma_din[10].IN1
dma_din[11] => dma_din[11].IN1
dma_din[12] => dma_din[12].IN1
dma_din[13] => dma_din[13].IN1
dma_din[14] => dma_din[14].IN1
dma_din[15] => dma_din[15].IN1
dma_en => dma_en.IN2
dma_priority => dma_priority.IN1
dma_we[0] => dma_we[0].IN1
dma_we[1] => dma_we[1].IN1
dma_wkup => dma_wkup.IN1
nmi => nmi.IN1
per_dout[0] => per_dout_or.IN1
per_dout[1] => per_dout_or.IN1
per_dout[2] => per_dout_or.IN1
per_dout[3] => per_dout_or.IN1
per_dout[4] => per_dout_or.IN1
per_dout[5] => per_dout_or.IN1
per_dout[6] => per_dout_or.IN1
per_dout[7] => per_dout_or.IN1
per_dout[8] => per_dout_or.IN1
per_dout[9] => per_dout_or.IN1
per_dout[10] => per_dout_or.IN1
per_dout[11] => per_dout_or.IN1
per_dout[12] => per_dout_or.IN1
per_dout[13] => per_dout_or.IN1
per_dout[14] => per_dout_or.IN1
per_dout[15] => per_dout_or.IN1
pmem_dout[0] => pmem_dout[0].IN1
pmem_dout[1] => pmem_dout[1].IN1
pmem_dout[2] => pmem_dout[2].IN1
pmem_dout[3] => pmem_dout[3].IN1
pmem_dout[4] => pmem_dout[4].IN1
pmem_dout[5] => pmem_dout[5].IN1
pmem_dout[6] => pmem_dout[6].IN1
pmem_dout[7] => pmem_dout[7].IN1
pmem_dout[8] => pmem_dout[8].IN1
pmem_dout[9] => pmem_dout[9].IN1
pmem_dout[10] => pmem_dout[10].IN1
pmem_dout[11] => pmem_dout[11].IN1
pmem_dout[12] => pmem_dout[12].IN1
pmem_dout[13] => pmem_dout[13].IN1
pmem_dout[14] => pmem_dout[14].IN1
pmem_dout[15] => pmem_dout[15].IN1
reset_n => reset_n.IN1
scan_enable => scan_enable.IN6
scan_mode => scan_mode.IN3
wkup => wkup.IN1


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0
aclk <= dbg_clk.DB_MAX_OUTPUT_PORT_TYPE
aclk_en <= aclk_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_en_s <= cpu_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_mclk <= dbg_clk.DB_MAX_OUTPUT_PORT_TYPE
dma_mclk <= dbg_clk.DB_MAX_OUTPUT_PORT_TYPE
dbg_clk <= dbg_clk.DB_MAX_OUTPUT_PORT_TYPE
dbg_en_s <= dbg_en.DB_MAX_OUTPUT_PORT_TYPE
dbg_rst <= dbg_rst_noscan.DB_MAX_OUTPUT_PORT_TYPE
dco_enable <= <VCC>
dco_wkup <= <VCC>
lfxt_enable <= <VCC>
lfxt_wkup <= <GND>
per_dout[0] <= bcsctl2_rd[0].DB_MAX_OUTPUT_PORT_TYPE
per_dout[1] <= bcsctl2_rd[1].DB_MAX_OUTPUT_PORT_TYPE
per_dout[2] <= bcsctl2_rd[2].DB_MAX_OUTPUT_PORT_TYPE
per_dout[3] <= bcsctl2_rd[3].DB_MAX_OUTPUT_PORT_TYPE
per_dout[4] <= bcsctl2_rd[4].DB_MAX_OUTPUT_PORT_TYPE
per_dout[5] <= bcsctl2_rd[5].DB_MAX_OUTPUT_PORT_TYPE
per_dout[6] <= bcsctl2_rd[6].DB_MAX_OUTPUT_PORT_TYPE
per_dout[7] <= bcsctl2_rd[7].DB_MAX_OUTPUT_PORT_TYPE
per_dout[8] <= bcsctl1_rd[8].DB_MAX_OUTPUT_PORT_TYPE
per_dout[9] <= bcsctl1_rd[9].DB_MAX_OUTPUT_PORT_TYPE
per_dout[10] <= bcsctl1_rd[10].DB_MAX_OUTPUT_PORT_TYPE
per_dout[11] <= bcsctl1_rd[11].DB_MAX_OUTPUT_PORT_TYPE
per_dout[12] <= bcsctl1_rd[12].DB_MAX_OUTPUT_PORT_TYPE
per_dout[13] <= bcsctl1_rd[13].DB_MAX_OUTPUT_PORT_TYPE
per_dout[14] <= bcsctl1_rd[14].DB_MAX_OUTPUT_PORT_TYPE
per_dout[15] <= bcsctl1_rd[15].DB_MAX_OUTPUT_PORT_TYPE
por <= por.DB_MAX_OUTPUT_PORT_TYPE
puc_pnd_set <= omsp_sync_cell:sync_cell_puc.data_out
puc_rst <= omsp_sync_cell:sync_cell_puc.data_out
smclk <= dbg_clk.DB_MAX_OUTPUT_PORT_TYPE
smclk_en <= smclk_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_en => aclk_en.IN1
cpu_en => smclk_en.IN1
cpu_en => cpu_en_s.DATAIN
cpuoff => ~NO_FANOUT~
dbg_cpu_reset => puc_s.IN1
dbg_en => comb.IN1
dbg_en => dbg_en_s.DATAIN
dbg_en => dbg_rst_noscan.DATAIN
dco_clk => dbg_clk.IN3
lfxt_clk => lfxt_clk.IN1
mclk_dma_enable => comb.IN1
mclk_dma_enable => comb.IN1
mclk_dma_wkup => ~NO_FANOUT~
mclk_enable => ~NO_FANOUT~
mclk_wkup => ~NO_FANOUT~
oscoff => comb.IN1
per_addr[0] => Equal1.IN4
per_addr[0] => Equal2.IN3
per_addr[1] => Equal1.IN3
per_addr[1] => Equal2.IN2
per_addr[2] => Equal1.IN2
per_addr[2] => Equal2.IN4
per_addr[3] => Equal0.IN10
per_addr[4] => Equal0.IN8
per_addr[5] => Equal0.IN9
per_addr[6] => Equal0.IN7
per_addr[7] => Equal0.IN6
per_addr[8] => Equal0.IN5
per_addr[9] => Equal0.IN4
per_addr[10] => Equal0.IN3
per_addr[11] => Equal0.IN2
per_addr[12] => Equal0.IN1
per_addr[13] => Equal0.IN0
per_din[0] => ~NO_FANOUT~
per_din[1] => bcsctl2[1].DATAIN
per_din[2] => bcsctl2[2].DATAIN
per_din[3] => bcsctl2[3].DATAIN
per_din[4] => ~NO_FANOUT~
per_din[5] => ~NO_FANOUT~
per_din[6] => ~NO_FANOUT~
per_din[7] => ~NO_FANOUT~
per_din[8] => ~NO_FANOUT~
per_din[9] => ~NO_FANOUT~
per_din[10] => ~NO_FANOUT~
per_din[11] => ~NO_FANOUT~
per_din[12] => bcsctl1[4].DATAIN
per_din[13] => bcsctl1[5].DATAIN
per_din[14] => ~NO_FANOUT~
per_din[15] => ~NO_FANOUT~
per_en => reg_sel.IN1
per_we[0] => reg_lo_write.IN1
per_we[0] => WideNor0.IN0
per_we[1] => reg_hi_write.IN1
per_we[1] => WideNor0.IN1
reset_n => por_a.IN1
scan_enable => ~NO_FANOUT~
scan_mode => ~NO_FANOUT~
scg0 => ~NO_FANOUT~
scg1 => comb.IN1
wdt_reset => comb.IN0


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk
data_out <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
data_in => data_sync[0].DATAIN
rst => data_sync[0].ACLR
rst => data_sync[1].ACLR


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por
rst_s <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
rst_a => data_sync[0].PRESET
rst_a => data_sync[1].PRESET


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc
data_out <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
data_in => data_sync[0].DATAIN
rst => data_sync[0].ACLR
rst => data_sync[1].ACLR


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0
cpu_halt_st <= cpu_halt_st~reg0.DB_MAX_OUTPUT_PORT_TYPE
decode_noirq <= comb.DB_MAX_OUTPUT_PORT_TYPE
e_state[0] <= e_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_state[1] <= e_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_state[2] <= e_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
e_state[3] <= e_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
exec_done <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_ad[0] <= inst_ad[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_ad[1] <= inst_ad[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_ad[2] <= inst_ad[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_ad[3] <= inst_ad[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_ad[4] <= inst_ad[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_ad[5] <= inst_ad[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_ad[6] <= inst_ad[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_ad[7] <= inst_ad[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_as[0] <= inst_as[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_as[1] <= inst_as[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_as[2] <= inst_as[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_as[3] <= inst_as[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_as[4] <= inst_as[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_as[5] <= inst_as[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_as[6] <= inst_as[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_as[7] <= inst_as[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[0] <= inst_alu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[1] <= inst_alu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[2] <= inst_alu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[3] <= inst_alu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[4] <= inst_alu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[5] <= inst_alu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[6] <= inst_alu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[7] <= inst_alu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[8] <= inst_alu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[9] <= inst_alu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[10] <= inst_alu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_alu[11] <= inst_alu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_bw <= inst_bw~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dest[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[0] <= inst_dext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[1] <= inst_dext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[2] <= inst_dext[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[3] <= inst_dext[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[4] <= inst_dext[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[5] <= inst_dext[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[6] <= inst_dext[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[7] <= inst_dext[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[8] <= inst_dext[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[9] <= inst_dext[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[10] <= inst_dext[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[11] <= inst_dext[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[12] <= inst_dext[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[13] <= inst_dext[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[14] <= inst_dext[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_dext[15] <= inst_dext[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_irq_rst <= inst_irq_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_jmp[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_jmp[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_jmp[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_jmp[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_jmp[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_jmp[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_jmp[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_jmp[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_mov <= inst_mov~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[0] <= inst_sext[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[1] <= inst_sext[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[2] <= inst_sext[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[3] <= inst_sext[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[4] <= inst_sext[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[5] <= inst_sext[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[6] <= inst_sext[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[7] <= inst_sext[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[8] <= inst_sext[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[9] <= inst_sext[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[10] <= inst_sext[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[11] <= inst_sext[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[12] <= inst_sext[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[13] <= inst_sext[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[14] <= inst_sext[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_sext[15] <= inst_sext[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_so[0] <= inst_so[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_so[1] <= inst_so[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_so[2] <= inst_so[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_so[3] <= inst_so[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_so[4] <= inst_so[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_so[5] <= inst_so[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_so[6] <= inst_so[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_so[7] <= inst_so[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_src[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_src[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
inst_type[0] <= inst_type[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_type[1] <= inst_type[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_type[2] <= inst_type[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_acc[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mab[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mb_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
mclk_dma_enable <= <VCC>
mclk_dma_wkup <= <VCC>
mclk_enable <= <VCC>
mclk_wkup <= <VCC>
nmi_acc <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_nxt[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_en_s => cpu_halt_req.IN0
cpu_halt_cmd => cpu_halt_req.IN1
cpuoff => i_state_nxt.IN1
cpuoff => comb.OUTPUTSELECT
cpuoff => comb.OUTPUTSELECT
cpuoff => comb.OUTPUTSELECT
cpuoff => comb.OUTPUTSELECT
cpuoff => comb.OUTPUTSELECT
cpuoff => comb.DATAA
cpuoff => i_state_nxt.IN1
dbg_reg_sel[0] => Decoder0.IN3
dbg_reg_sel[1] => Decoder0.IN2
dbg_reg_sel[2] => Decoder0.IN1
dbg_reg_sel[3] => Decoder0.IN0
dma_en => ~NO_FANOUT~
dma_wkup => ~NO_FANOUT~
fe_pmem_wait => pmem_busy.DATAIN
gie => irq_detect.IN1
irq[0] => get_irq_num.IN1
irq[0] => WideOr1.IN0
irq[1] => get_irq_num.IN1
irq[1] => WideOr1.IN1
irq[2] => get_irq_num.IN1
irq[2] => WideOr1.IN2
irq[3] => get_irq_num.IN1
irq[3] => WideOr1.IN3
irq[4] => get_irq_num.IN1
irq[4] => WideOr1.IN4
irq[5] => get_irq_num.IN1
irq[5] => WideOr1.IN5
irq[6] => get_irq_num.IN1
irq[6] => WideOr1.IN6
irq[7] => get_irq_num.IN1
irq[7] => WideOr1.IN7
irq[8] => get_irq_num.IN1
irq[8] => WideOr1.IN8
irq[9] => get_irq_num.IN1
irq[9] => WideOr1.IN9
irq[10] => WideOr1.IN10
irq[10] => irq_all[58].IN0
irq[11] => get_irq_num.IN1
irq[11] => WideOr1.IN11
irq[12] => get_irq_num.IN1
irq[12] => WideOr1.IN12
irq[13] => get_irq_num.IN0
irq[13] => WideOr1.IN13
mclk => e_state[0]~reg0.CLK
mclk => e_state[1]~reg0.CLK
mclk => e_state[2]~reg0.CLK
mclk => e_state[3]~reg0.CLK
mclk => exec_dext_rdy.CLK
mclk => exec_src_wr.CLK
mclk => exec_dst_wr.CLK
mclk => exec_jmp.CLK
mclk => inst_bw~reg0.CLK
mclk => pmem_busy.CLK
mclk => inst_irq_rst~reg0.CLK
mclk => cpu_halt_st~reg0.CLK
mclk => irq_num[0].CLK
mclk => irq_num[1].CLK
mclk => irq_num[2].CLK
mclk => irq_num[3].CLK
mclk => irq_num[4].CLK
mclk => irq_num[5].CLK
mclk => pc[0]~reg0.CLK
mclk => pc[1]~reg0.CLK
mclk => pc[2]~reg0.CLK
mclk => pc[3]~reg0.CLK
mclk => pc[4]~reg0.CLK
mclk => pc[5]~reg0.CLK
mclk => pc[6]~reg0.CLK
mclk => pc[7]~reg0.CLK
mclk => pc[8]~reg0.CLK
mclk => pc[9]~reg0.CLK
mclk => pc[10]~reg0.CLK
mclk => pc[11]~reg0.CLK
mclk => pc[12]~reg0.CLK
mclk => pc[13]~reg0.CLK
mclk => pc[14]~reg0.CLK
mclk => pc[15]~reg0.CLK
mclk => inst_sext[0]~reg0.CLK
mclk => inst_sext[1]~reg0.CLK
mclk => inst_sext[2]~reg0.CLK
mclk => inst_sext[3]~reg0.CLK
mclk => inst_sext[4]~reg0.CLK
mclk => inst_sext[5]~reg0.CLK
mclk => inst_sext[6]~reg0.CLK
mclk => inst_sext[7]~reg0.CLK
mclk => inst_sext[8]~reg0.CLK
mclk => inst_sext[9]~reg0.CLK
mclk => inst_sext[10]~reg0.CLK
mclk => inst_sext[11]~reg0.CLK
mclk => inst_sext[12]~reg0.CLK
mclk => inst_sext[13]~reg0.CLK
mclk => inst_sext[14]~reg0.CLK
mclk => inst_sext[15]~reg0.CLK
mclk => inst_dext[0]~reg0.CLK
mclk => inst_dext[1]~reg0.CLK
mclk => inst_dext[2]~reg0.CLK
mclk => inst_dext[3]~reg0.CLK
mclk => inst_dext[4]~reg0.CLK
mclk => inst_dext[5]~reg0.CLK
mclk => inst_dext[6]~reg0.CLK
mclk => inst_dext[7]~reg0.CLK
mclk => inst_dext[8]~reg0.CLK
mclk => inst_dext[9]~reg0.CLK
mclk => inst_dext[10]~reg0.CLK
mclk => inst_dext[11]~reg0.CLK
mclk => inst_dext[12]~reg0.CLK
mclk => inst_dext[13]~reg0.CLK
mclk => inst_dext[14]~reg0.CLK
mclk => inst_dext[15]~reg0.CLK
mclk => inst_alu[0]~reg0.CLK
mclk => inst_alu[1]~reg0.CLK
mclk => inst_alu[2]~reg0.CLK
mclk => inst_alu[3]~reg0.CLK
mclk => inst_alu[4]~reg0.CLK
mclk => inst_alu[5]~reg0.CLK
mclk => inst_alu[6]~reg0.CLK
mclk => inst_alu[7]~reg0.CLK
mclk => inst_alu[8]~reg0.CLK
mclk => inst_alu[9]~reg0.CLK
mclk => inst_alu[10]~reg0.CLK
mclk => inst_alu[11]~reg0.CLK
mclk => inst_sz[0].CLK
mclk => inst_sz[1].CLK
mclk => inst_ad[0]~reg0.CLK
mclk => inst_ad[1]~reg0.CLK
mclk => inst_ad[2]~reg0.CLK
mclk => inst_ad[3]~reg0.CLK
mclk => inst_ad[4]~reg0.CLK
mclk => inst_ad[5]~reg0.CLK
mclk => inst_ad[6]~reg0.CLK
mclk => inst_ad[7]~reg0.CLK
mclk => inst_as[0]~reg0.CLK
mclk => inst_as[1]~reg0.CLK
mclk => inst_as[2]~reg0.CLK
mclk => inst_as[3]~reg0.CLK
mclk => inst_as[4]~reg0.CLK
mclk => inst_as[5]~reg0.CLK
mclk => inst_as[6]~reg0.CLK
mclk => inst_as[7]~reg0.CLK
mclk => inst_src_bin[0].CLK
mclk => inst_src_bin[1].CLK
mclk => inst_src_bin[2].CLK
mclk => inst_src_bin[3].CLK
mclk => inst_dest_bin[0].CLK
mclk => inst_dest_bin[1].CLK
mclk => inst_dest_bin[2].CLK
mclk => inst_dest_bin[3].CLK
mclk => inst_mov~reg0.CLK
mclk => inst_jmp_bin[0].CLK
mclk => inst_jmp_bin[1].CLK
mclk => inst_jmp_bin[2].CLK
mclk => inst_so[0]~reg0.CLK
mclk => inst_so[1]~reg0.CLK
mclk => inst_so[2]~reg0.CLK
mclk => inst_so[3]~reg0.CLK
mclk => inst_so[4]~reg0.CLK
mclk => inst_so[5]~reg0.CLK
mclk => inst_so[6]~reg0.CLK
mclk => inst_so[7]~reg0.CLK
mclk => inst_type[0]~reg0.CLK
mclk => inst_type[1]~reg0.CLK
mclk => inst_type[2]~reg0.CLK
mclk => i_state~1.DATAIN
mdb_in[0] => Add1.IN17
mdb_in[0] => inst_sext.DATAB
mdb_in[0] => src_reg[0].DATAB
mdb_in[0] => comb.DATAB
mdb_in[0] => Equal13.IN2
mdb_in[0] => Equal14.IN3
mdb_in[0] => inst_dest_bin[0].DATAIN
mdb_in[1] => Add1.IN16
mdb_in[1] => inst_sext.DATAB
mdb_in[1] => src_reg[1].DATAB
mdb_in[1] => comb.DATAB
mdb_in[1] => Equal13.IN3
mdb_in[1] => Equal14.IN2
mdb_in[1] => inst_dest_bin[1].DATAIN
mdb_in[2] => Add1.IN15
mdb_in[2] => inst_sext.DATAB
mdb_in[2] => src_reg[2].DATAB
mdb_in[2] => comb.DATAB
mdb_in[2] => Equal13.IN1
mdb_in[2] => Equal14.IN1
mdb_in[2] => inst_dest_bin[2].DATAIN
mdb_in[3] => Add1.IN14
mdb_in[3] => inst_sext.DATAB
mdb_in[3] => src_reg[3].DATAB
mdb_in[3] => comb.DATAB
mdb_in[3] => Equal13.IN0
mdb_in[3] => Equal14.IN0
mdb_in[3] => inst_dest_bin[3].DATAIN
mdb_in[4] => Add1.IN13
mdb_in[4] => inst_sext.DATAB
mdb_in[4] => Decoder7.IN1
mdb_in[4] => comb.DATAB
mdb_in[5] => Add1.IN12
mdb_in[5] => inst_sext.DATAB
mdb_in[5] => Decoder7.IN0
mdb_in[5] => comb.DATAB
mdb_in[6] => Add1.IN11
mdb_in[6] => inst_sext.DATAB
mdb_in[6] => inst_bw.IN1
mdb_in[6] => comb.DATAB
mdb_in[7] => Add1.IN10
mdb_in[7] => inst_sext.DATAB
mdb_in[7] => Decoder5.IN2
mdb_in[7] => Decoder8.IN0
mdb_in[7] => comb.DATAB
mdb_in[8] => Add1.IN9
mdb_in[8] => inst_sext.DATAB
mdb_in[8] => Decoder5.IN1
mdb_in[8] => src_reg[0].DATAA
mdb_in[8] => comb.DATAB
mdb_in[8] => inst_src_bin[0].DATAIN
mdb_in[9] => Add1.IN8
mdb_in[9] => inst_sext.DATAB
mdb_in[9] => inst_sext.DATAB
mdb_in[9] => inst_sext.DATAB
mdb_in[9] => inst_sext.DATAB
mdb_in[9] => inst_sext.DATAB
mdb_in[9] => inst_sext.DATAB
mdb_in[9] => Decoder5.IN0
mdb_in[9] => src_reg[1].DATAA
mdb_in[9] => comb.DATAB
mdb_in[9] => inst_src_bin[1].DATAIN
mdb_in[10] => Add1.IN7
mdb_in[10] => src_reg[2].DATAA
mdb_in[10] => comb.DATAB
mdb_in[10] => inst_jmp_bin[0].DATAIN
mdb_in[10] => inst_src_bin[2].DATAIN
mdb_in[11] => Add1.IN6
mdb_in[11] => src_reg[3].DATAA
mdb_in[11] => comb.DATAB
mdb_in[11] => inst_jmp_bin[1].DATAIN
mdb_in[11] => inst_src_bin[3].DATAIN
mdb_in[12] => Add1.IN5
mdb_in[12] => Decoder6.IN3
mdb_in[12] => comb.DATAB
mdb_in[12] => inst_jmp_bin[2].DATAIN
mdb_in[13] => Add1.IN4
mdb_in[13] => Decoder6.IN2
mdb_in[13] => comb.DATAB
mdb_in[13] => Equal8.IN2
mdb_in[13] => Equal9.IN2
mdb_in[14] => Add1.IN3
mdb_in[14] => Decoder6.IN1
mdb_in[14] => comb.DATAB
mdb_in[14] => Equal7.IN1
mdb_in[14] => Equal8.IN1
mdb_in[14] => Equal9.IN1
mdb_in[15] => Add1.IN2
mdb_in[15] => Decoder6.IN0
mdb_in[15] => comb.DATAB
mdb_in[15] => Equal7.IN0
mdb_in[15] => Equal8.IN0
mdb_in[15] => Equal9.IN0
nmi_pnd => irq_detect.IN1
nmi_pnd => get_irq_num.IN1
nmi_pnd => get_irq_num.DATAA
nmi_wkup => ~NO_FANOUT~
pc_sw[0] => comb.DATAB
pc_sw[1] => comb.DATAB
pc_sw[2] => comb.DATAB
pc_sw[3] => comb.DATAB
pc_sw[4] => comb.DATAB
pc_sw[5] => comb.DATAB
pc_sw[6] => comb.DATAB
pc_sw[7] => comb.DATAB
pc_sw[8] => comb.DATAB
pc_sw[9] => comb.DATAB
pc_sw[10] => comb.DATAB
pc_sw[11] => comb.DATAB
pc_sw[12] => comb.DATAB
pc_sw[13] => comb.DATAB
pc_sw[14] => comb.DATAB
pc_sw[15] => comb.DATAB
pc_sw_wr => comb.IN1
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => comb.OUTPUTSELECT
pc_sw_wr => i_state_nxt.OUTPUTSELECT
pc_sw_wr => i_state_nxt.OUTPUTSELECT
pc_sw_wr => i_state_nxt.OUTPUTSELECT
pc_sw_wr => i_state_nxt.OUTPUTSELECT
puc_rst => inst_alu[0]~reg0.ACLR
puc_rst => inst_alu[1]~reg0.ACLR
puc_rst => inst_alu[2]~reg0.ACLR
puc_rst => inst_alu[3]~reg0.ACLR
puc_rst => inst_alu[4]~reg0.ACLR
puc_rst => inst_alu[5]~reg0.ACLR
puc_rst => inst_alu[6]~reg0.ACLR
puc_rst => inst_alu[7]~reg0.ACLR
puc_rst => inst_alu[8]~reg0.ACLR
puc_rst => inst_alu[9]~reg0.ACLR
puc_rst => inst_alu[10]~reg0.ACLR
puc_rst => inst_alu[11]~reg0.ACLR
puc_rst => e_state[0]~reg0.PRESET
puc_rst => e_state[1]~reg0.ACLR
puc_rst => e_state[2]~reg0.ACLR
puc_rst => e_state[3]~reg0.ACLR
puc_rst => exec_dext_rdy.ACLR
puc_rst => exec_src_wr.ACLR
puc_rst => exec_dst_wr.ACLR
puc_rst => exec_jmp.ACLR
puc_rst => inst_sz[0].ACLR
puc_rst => inst_sz[1].ACLR
puc_rst => inst_bw~reg0.ACLR
puc_rst => inst_ad[0]~reg0.ACLR
puc_rst => inst_ad[1]~reg0.ACLR
puc_rst => inst_ad[2]~reg0.ACLR
puc_rst => inst_ad[3]~reg0.ACLR
puc_rst => inst_ad[4]~reg0.ACLR
puc_rst => inst_ad[5]~reg0.ACLR
puc_rst => inst_ad[6]~reg0.ACLR
puc_rst => inst_ad[7]~reg0.ACLR
puc_rst => inst_as[0]~reg0.ACLR
puc_rst => inst_as[1]~reg0.ACLR
puc_rst => inst_as[2]~reg0.ACLR
puc_rst => inst_as[3]~reg0.ACLR
puc_rst => inst_as[4]~reg0.ACLR
puc_rst => inst_as[5]~reg0.ACLR
puc_rst => inst_as[6]~reg0.ACLR
puc_rst => inst_as[7]~reg0.ACLR
puc_rst => inst_src_bin[0].ACLR
puc_rst => inst_src_bin[1].ACLR
puc_rst => inst_src_bin[2].ACLR
puc_rst => inst_src_bin[3].ACLR
puc_rst => inst_dest_bin[0].ACLR
puc_rst => inst_dest_bin[1].ACLR
puc_rst => inst_dest_bin[2].ACLR
puc_rst => inst_dest_bin[3].ACLR
puc_rst => inst_mov~reg0.ACLR
puc_rst => inst_jmp_bin[0].ACLR
puc_rst => inst_jmp_bin[1].ACLR
puc_rst => inst_jmp_bin[2].ACLR
puc_rst => inst_so[0]~reg0.ACLR
puc_rst => inst_so[1]~reg0.ACLR
puc_rst => inst_so[2]~reg0.ACLR
puc_rst => inst_so[3]~reg0.ACLR
puc_rst => inst_so[4]~reg0.ACLR
puc_rst => inst_so[5]~reg0.ACLR
puc_rst => inst_so[6]~reg0.ACLR
puc_rst => inst_so[7]~reg0.ACLR
puc_rst => inst_type[0]~reg0.ACLR
puc_rst => inst_type[1]~reg0.ACLR
puc_rst => inst_type[2]~reg0.ACLR
puc_rst => inst_dext[0]~reg0.ACLR
puc_rst => inst_dext[1]~reg0.ACLR
puc_rst => inst_dext[2]~reg0.ACLR
puc_rst => inst_dext[3]~reg0.ACLR
puc_rst => inst_dext[4]~reg0.ACLR
puc_rst => inst_dext[5]~reg0.ACLR
puc_rst => inst_dext[6]~reg0.ACLR
puc_rst => inst_dext[7]~reg0.ACLR
puc_rst => inst_dext[8]~reg0.ACLR
puc_rst => inst_dext[9]~reg0.ACLR
puc_rst => inst_dext[10]~reg0.ACLR
puc_rst => inst_dext[11]~reg0.ACLR
puc_rst => inst_dext[12]~reg0.ACLR
puc_rst => inst_dext[13]~reg0.ACLR
puc_rst => inst_dext[14]~reg0.ACLR
puc_rst => inst_dext[15]~reg0.ACLR
puc_rst => inst_sext[0]~reg0.ACLR
puc_rst => inst_sext[1]~reg0.ACLR
puc_rst => inst_sext[2]~reg0.ACLR
puc_rst => inst_sext[3]~reg0.ACLR
puc_rst => inst_sext[4]~reg0.ACLR
puc_rst => inst_sext[5]~reg0.ACLR
puc_rst => inst_sext[6]~reg0.ACLR
puc_rst => inst_sext[7]~reg0.ACLR
puc_rst => inst_sext[8]~reg0.ACLR
puc_rst => inst_sext[9]~reg0.ACLR
puc_rst => inst_sext[10]~reg0.ACLR
puc_rst => inst_sext[11]~reg0.ACLR
puc_rst => inst_sext[12]~reg0.ACLR
puc_rst => inst_sext[13]~reg0.ACLR
puc_rst => inst_sext[14]~reg0.ACLR
puc_rst => inst_sext[15]~reg0.ACLR
puc_rst => pmem_busy.ACLR
puc_rst => pc[0]~reg0.ACLR
puc_rst => pc[1]~reg0.ACLR
puc_rst => pc[2]~reg0.ACLR
puc_rst => pc[3]~reg0.ACLR
puc_rst => pc[4]~reg0.ACLR
puc_rst => pc[5]~reg0.ACLR
puc_rst => pc[6]~reg0.ACLR
puc_rst => pc[7]~reg0.ACLR
puc_rst => pc[8]~reg0.ACLR
puc_rst => pc[9]~reg0.ACLR
puc_rst => pc[10]~reg0.ACLR
puc_rst => pc[11]~reg0.ACLR
puc_rst => pc[12]~reg0.ACLR
puc_rst => pc[13]~reg0.ACLR
puc_rst => pc[14]~reg0.ACLR
puc_rst => pc[15]~reg0.ACLR
puc_rst => irq_num[0].PRESET
puc_rst => irq_num[1].PRESET
puc_rst => irq_num[2].PRESET
puc_rst => irq_num[3].PRESET
puc_rst => irq_num[4].PRESET
puc_rst => irq_num[5].PRESET
puc_rst => inst_irq_rst~reg0.PRESET
puc_rst => cpu_halt_st~reg0.ACLR
puc_rst => i_state~3.DATAIN
scan_enable => ~NO_FANOUT~
wdt_irq => irq_detect.IN1
wdt_irq => irq_all[58].IN1
wdt_wkup => ~NO_FANOUT~
wkup => ~NO_FANOUT~


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0
cpuoff <= omsp_register_file:register_file_0.cpuoff
dbg_reg_din[0] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[1] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[2] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[3] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[4] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[5] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[6] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[7] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[8] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[9] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[10] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[11] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[12] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[13] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[14] <= omsp_register_file:register_file_0.reg_dest
dbg_reg_din[15] <= omsp_register_file:register_file_0.reg_dest
gie <= omsp_register_file:register_file_0.gie
mab[0] <= alu_out_add[0].DB_MAX_OUTPUT_PORT_TYPE
mab[1] <= alu_out_add[1].DB_MAX_OUTPUT_PORT_TYPE
mab[2] <= alu_out_add[2].DB_MAX_OUTPUT_PORT_TYPE
mab[3] <= alu_out_add[3].DB_MAX_OUTPUT_PORT_TYPE
mab[4] <= alu_out_add[4].DB_MAX_OUTPUT_PORT_TYPE
mab[5] <= alu_out_add[5].DB_MAX_OUTPUT_PORT_TYPE
mab[6] <= alu_out_add[6].DB_MAX_OUTPUT_PORT_TYPE
mab[7] <= alu_out_add[7].DB_MAX_OUTPUT_PORT_TYPE
mab[8] <= alu_out_add[8].DB_MAX_OUTPUT_PORT_TYPE
mab[9] <= alu_out_add[9].DB_MAX_OUTPUT_PORT_TYPE
mab[10] <= alu_out_add[10].DB_MAX_OUTPUT_PORT_TYPE
mab[11] <= alu_out_add[11].DB_MAX_OUTPUT_PORT_TYPE
mab[12] <= alu_out_add[12].DB_MAX_OUTPUT_PORT_TYPE
mab[13] <= alu_out_add[13].DB_MAX_OUTPUT_PORT_TYPE
mab[14] <= alu_out_add[14].DB_MAX_OUTPUT_PORT_TYPE
mab[15] <= alu_out_add[15].DB_MAX_OUTPUT_PORT_TYPE
mb_en <= mb_en.DB_MAX_OUTPUT_PORT_TYPE
mb_wr[0] <= mb_wr.DB_MAX_OUTPUT_PORT_TYPE
mb_wr[1] <= mb_wr.DB_MAX_OUTPUT_PORT_TYPE
mdb_out[0] <= mdb_out_nxt[0].DB_MAX_OUTPUT_PORT_TYPE
mdb_out[1] <= mdb_out_nxt[1].DB_MAX_OUTPUT_PORT_TYPE
mdb_out[2] <= mdb_out_nxt[2].DB_MAX_OUTPUT_PORT_TYPE
mdb_out[3] <= mdb_out_nxt[3].DB_MAX_OUTPUT_PORT_TYPE
mdb_out[4] <= mdb_out_nxt[4].DB_MAX_OUTPUT_PORT_TYPE
mdb_out[5] <= mdb_out_nxt[5].DB_MAX_OUTPUT_PORT_TYPE
mdb_out[6] <= mdb_out_nxt[6].DB_MAX_OUTPUT_PORT_TYPE
mdb_out[7] <= mdb_out_nxt[7].DB_MAX_OUTPUT_PORT_TYPE
mdb_out[8] <= mdb_out.DB_MAX_OUTPUT_PORT_TYPE
mdb_out[9] <= mdb_out.DB_MAX_OUTPUT_PORT_TYPE
mdb_out[10] <= mdb_out.DB_MAX_OUTPUT_PORT_TYPE
mdb_out[11] <= mdb_out.DB_MAX_OUTPUT_PORT_TYPE
mdb_out[12] <= mdb_out.DB_MAX_OUTPUT_PORT_TYPE
mdb_out[13] <= mdb_out.DB_MAX_OUTPUT_PORT_TYPE
mdb_out[14] <= mdb_out.DB_MAX_OUTPUT_PORT_TYPE
mdb_out[15] <= mdb_out.DB_MAX_OUTPUT_PORT_TYPE
oscoff <= omsp_register_file:register_file_0.oscoff
pc_sw[0] <= omsp_register_file:register_file_0.pc_sw
pc_sw[1] <= omsp_register_file:register_file_0.pc_sw
pc_sw[2] <= omsp_register_file:register_file_0.pc_sw
pc_sw[3] <= omsp_register_file:register_file_0.pc_sw
pc_sw[4] <= omsp_register_file:register_file_0.pc_sw
pc_sw[5] <= omsp_register_file:register_file_0.pc_sw
pc_sw[6] <= omsp_register_file:register_file_0.pc_sw
pc_sw[7] <= omsp_register_file:register_file_0.pc_sw
pc_sw[8] <= omsp_register_file:register_file_0.pc_sw
pc_sw[9] <= omsp_register_file:register_file_0.pc_sw
pc_sw[10] <= omsp_register_file:register_file_0.pc_sw
pc_sw[11] <= omsp_register_file:register_file_0.pc_sw
pc_sw[12] <= omsp_register_file:register_file_0.pc_sw
pc_sw[13] <= omsp_register_file:register_file_0.pc_sw
pc_sw[14] <= omsp_register_file:register_file_0.pc_sw
pc_sw[15] <= omsp_register_file:register_file_0.pc_sw
pc_sw_wr <= omsp_register_file:register_file_0.pc_sw_wr
scg0 <= omsp_register_file:register_file_0.scg0
scg1 <= omsp_register_file:register_file_0.scg1
dbg_halt_st => dbg_halt_st.IN1
dbg_mem_dout[0] => op_dst.DATAB
dbg_mem_dout[1] => op_dst.DATAB
dbg_mem_dout[2] => op_dst.DATAB
dbg_mem_dout[3] => op_dst.DATAB
dbg_mem_dout[4] => op_dst.DATAB
dbg_mem_dout[5] => op_dst.DATAB
dbg_mem_dout[6] => op_dst.DATAB
dbg_mem_dout[7] => op_dst.DATAB
dbg_mem_dout[8] => op_dst.DATAB
dbg_mem_dout[9] => op_dst.DATAB
dbg_mem_dout[10] => op_dst.DATAB
dbg_mem_dout[11] => op_dst.DATAB
dbg_mem_dout[12] => op_dst.DATAB
dbg_mem_dout[13] => op_dst.DATAB
dbg_mem_dout[14] => op_dst.DATAB
dbg_mem_dout[15] => op_dst.DATAB
dbg_reg_wr => comb.IN1
e_state[0] => Equal0.IN2
e_state[0] => Equal1.IN0
e_state[0] => Equal2.IN1
e_state[0] => Equal3.IN1
e_state[0] => Equal4.IN1
e_state[0] => Equal5.IN3
e_state[0] => Equal6.IN1
e_state[0] => Equal7.IN3
e_state[0] => Equal8.IN2
e_state[0] => Equal9.IN3
e_state[0] => Equal10.IN3
e_state[0] => Equal11.IN2
e_state[0] => Equal12.IN3
e_state[0] => Equal13.IN3
e_state[0] => Equal14.IN3
e_state[0] => Equal15.IN2
e_state[0] => Equal16.IN2
e_state[0] => Equal17.IN0
e_state[0] => Equal18.IN1
e_state[0] => Equal19.IN1
e_state[0] => Equal20.IN1
e_state[0] => Equal21.IN1
e_state[0] => Equal22.IN2
e_state[0] => Equal23.IN1
e_state[0] => Equal24.IN3
e_state[0] => Equal25.IN2
e_state[0] => Equal26.IN3
e_state[0] => Equal27.IN2
e_state[0] => Equal28.IN3
e_state[0] => Equal29.IN2
e_state[0] => Equal30.IN3
e_state[0] => Equal31.IN0
e_state[0] => Equal32.IN1
e_state[0] => Equal33.IN1
e_state[0] => Equal34.IN1
e_state[0] => Equal35.IN3
e_state[0] => Equal36.IN1
e_state[0] => Equal37.IN3
e_state[0] => Equal38.IN2
e_state[0] => Equal39.IN2
e_state[0] => Equal40.IN3
e_state[0] => Equal41.IN2
e_state[0] => Equal42.IN1
e_state[0] => Equal43.IN0
e_state[0] => Equal44.IN1
e_state[0] => Equal45.IN3
e_state[0] => Equal46.IN2
e_state[0] => Equal47.IN3
e_state[0] => Equal48.IN3
e_state[1] => Equal0.IN1
e_state[1] => Equal1.IN3
e_state[1] => Equal2.IN0
e_state[1] => Equal3.IN3
e_state[1] => Equal4.IN3
e_state[1] => Equal5.IN1
e_state[1] => Equal6.IN3
e_state[1] => Equal7.IN2
e_state[1] => Equal8.IN1
e_state[1] => Equal9.IN1
e_state[1] => Equal10.IN1
e_state[1] => Equal11.IN1
e_state[1] => Equal12.IN0
e_state[1] => Equal13.IN2
e_state[1] => Equal14.IN1
e_state[1] => Equal15.IN1
e_state[1] => Equal16.IN1
e_state[1] => Equal17.IN3
e_state[1] => Equal18.IN0
e_state[1] => Equal19.IN3
e_state[1] => Equal20.IN3
e_state[1] => Equal21.IN3
e_state[1] => Equal22.IN1
e_state[1] => Equal23.IN3
e_state[1] => Equal24.IN1
e_state[1] => Equal25.IN1
e_state[1] => Equal26.IN1
e_state[1] => Equal27.IN1
e_state[1] => Equal28.IN1
e_state[1] => Equal29.IN1
e_state[1] => Equal30.IN0
e_state[1] => Equal31.IN3
e_state[1] => Equal32.IN0
e_state[1] => Equal33.IN3
e_state[1] => Equal34.IN3
e_state[1] => Equal35.IN1
e_state[1] => Equal36.IN3
e_state[1] => Equal37.IN1
e_state[1] => Equal38.IN1
e_state[1] => Equal39.IN1
e_state[1] => Equal40.IN1
e_state[1] => Equal41.IN1
e_state[1] => Equal42.IN3
e_state[1] => Equal43.IN3
e_state[1] => Equal44.IN0
e_state[1] => Equal45.IN1
e_state[1] => Equal46.IN1
e_state[1] => Equal47.IN0
e_state[1] => Equal48.IN2
e_state[2] => Equal0.IN3
e_state[2] => Equal1.IN2
e_state[2] => Equal2.IN3
e_state[2] => Equal3.IN2
e_state[2] => Equal4.IN0
e_state[2] => Equal5.IN0
e_state[2] => Equal6.IN2
e_state[2] => Equal7.IN1
e_state[2] => Equal8.IN3
e_state[2] => Equal9.IN2
e_state[2] => Equal10.IN0
e_state[2] => Equal11.IN3
e_state[2] => Equal12.IN2
e_state[2] => Equal13.IN1
e_state[2] => Equal14.IN0
e_state[2] => Equal15.IN0
e_state[2] => Equal16.IN3
e_state[2] => Equal17.IN2
e_state[2] => Equal18.IN3
e_state[2] => Equal19.IN2
e_state[2] => Equal20.IN0
e_state[2] => Equal21.IN2
e_state[2] => Equal22.IN3
e_state[2] => Equal23.IN2
e_state[2] => Equal24.IN2
e_state[2] => Equal25.IN3
e_state[2] => Equal26.IN0
e_state[2] => Equal27.IN0
e_state[2] => Equal28.IN2
e_state[2] => Equal29.IN3
e_state[2] => Equal30.IN2
e_state[2] => Equal31.IN2
e_state[2] => Equal32.IN3
e_state[2] => Equal33.IN2
e_state[2] => Equal34.IN0
e_state[2] => Equal35.IN0
e_state[2] => Equal36.IN2
e_state[2] => Equal37.IN2
e_state[2] => Equal38.IN3
e_state[2] => Equal39.IN3
e_state[2] => Equal40.IN0
e_state[2] => Equal41.IN3
e_state[2] => Equal42.IN2
e_state[2] => Equal43.IN2
e_state[2] => Equal44.IN3
e_state[2] => Equal45.IN2
e_state[2] => Equal46.IN0
e_state[2] => Equal47.IN2
e_state[2] => Equal48.IN1
e_state[3] => Equal0.IN0
e_state[3] => Equal1.IN1
e_state[3] => Equal2.IN2
e_state[3] => Equal3.IN0
e_state[3] => Equal4.IN2
e_state[3] => Equal5.IN2
e_state[3] => Equal6.IN0
e_state[3] => Equal7.IN0
e_state[3] => Equal8.IN0
e_state[3] => Equal9.IN0
e_state[3] => Equal10.IN2
e_state[3] => Equal11.IN0
e_state[3] => Equal12.IN1
e_state[3] => Equal13.IN0
e_state[3] => Equal14.IN2
e_state[3] => Equal15.IN3
e_state[3] => Equal16.IN0
e_state[3] => Equal17.IN1
e_state[3] => Equal18.IN2
e_state[3] => Equal19.IN0
e_state[3] => Equal20.IN2
e_state[3] => Equal21.IN0
e_state[3] => Equal22.IN0
e_state[3] => Equal23.IN0
e_state[3] => Equal24.IN0
e_state[3] => Equal25.IN0
e_state[3] => Equal26.IN2
e_state[3] => Equal27.IN3
e_state[3] => Equal28.IN0
e_state[3] => Equal29.IN0
e_state[3] => Equal30.IN1
e_state[3] => Equal31.IN1
e_state[3] => Equal32.IN2
e_state[3] => Equal33.IN0
e_state[3] => Equal34.IN2
e_state[3] => Equal35.IN2
e_state[3] => Equal36.IN0
e_state[3] => Equal37.IN0
e_state[3] => Equal38.IN0
e_state[3] => Equal39.IN0
e_state[3] => Equal40.IN2
e_state[3] => Equal41.IN0
e_state[3] => Equal42.IN0
e_state[3] => Equal43.IN1
e_state[3] => Equal44.IN2
e_state[3] => Equal45.IN0
e_state[3] => Equal46.IN3
e_state[3] => Equal47.IN1
e_state[3] => Equal48.IN0
exec_done => comb.IN0
inst_ad[0] => comb.IN0
inst_ad[0] => comb.IN0
inst_ad[0] => comb.IN0
inst_ad[1] => ~NO_FANOUT~
inst_ad[2] => ~NO_FANOUT~
inst_ad[3] => ~NO_FANOUT~
inst_ad[4] => ~NO_FANOUT~
inst_ad[5] => ~NO_FANOUT~
inst_ad[6] => comb.IN1
inst_ad[6] => comb.IN1
inst_ad[7] => ~NO_FANOUT~
inst_as[0] => comb.IN0
inst_as[0] => comb.IN1
inst_as[1] => comb.IN1
inst_as[1] => comb.IN1
inst_as[1] => comb.IN1
inst_as[1] => comb.IN0
inst_as[1] => comb.IN0
inst_as[1] => comb.IN1
inst_as[1] => comb.IN1
inst_as[2] => comb.IN0
inst_as[2] => comb.IN0
inst_as[2] => comb.IN0
inst_as[2] => comb.IN0
inst_as[3] => comb.IN1
inst_as[3] => comb.IN1
inst_as[3] => comb.IN1
inst_as[3] => comb.IN1
inst_as[3] => comb.IN1
inst_as[4] => comb.IN1
inst_as[4] => comb.IN1
inst_as[4] => comb.IN1
inst_as[5] => comb.IN0
inst_as[5] => comb.IN1
inst_as[6] => comb.IN1
inst_as[6] => comb.IN1
inst_as[6] => comb.IN1
inst_as[6] => comb.IN1
inst_as[6] => comb.IN1
inst_as[7] => comb.IN1
inst_alu[0] => inst_alu[0].IN1
inst_alu[1] => inst_alu[1].IN1
inst_alu[2] => inst_alu[2].IN1
inst_alu[3] => inst_alu[3].IN1
inst_alu[4] => inst_alu[4].IN1
inst_alu[5] => inst_alu[5].IN1
inst_alu[6] => inst_alu[6].IN1
inst_alu[7] => inst_alu[7].IN1
inst_alu[8] => inst_alu[8].IN1
inst_alu[9] => inst_alu[9].IN1
inst_alu[10] => inst_alu[10].IN1
inst_alu[11] => inst_alu[11].IN1
inst_bw => inst_bw.IN2
inst_dest[0] => inst_dest[0].IN1
inst_dest[1] => inst_dest[1].IN1
inst_dest[2] => inst_dest[2].IN1
inst_dest[3] => inst_dest[3].IN1
inst_dest[4] => inst_dest[4].IN1
inst_dest[5] => inst_dest[5].IN1
inst_dest[6] => inst_dest[6].IN1
inst_dest[7] => inst_dest[7].IN1
inst_dest[8] => inst_dest[8].IN1
inst_dest[9] => inst_dest[9].IN1
inst_dest[10] => inst_dest[10].IN1
inst_dest[11] => inst_dest[11].IN1
inst_dest[12] => inst_dest[12].IN1
inst_dest[13] => inst_dest[13].IN1
inst_dest[14] => inst_dest[14].IN1
inst_dest[15] => inst_dest[15].IN1
inst_dext[0] => op_src.DATAB
inst_dext[1] => op_src.DATAB
inst_dext[2] => op_src.DATAB
inst_dext[3] => op_src.DATAB
inst_dext[4] => op_src.DATAB
inst_dext[5] => op_src.DATAB
inst_dext[6] => op_src.DATAB
inst_dext[7] => op_src.DATAB
inst_dext[8] => op_src.DATAB
inst_dext[9] => op_src.DATAB
inst_dext[10] => op_src.DATAB
inst_dext[11] => op_src.DATAB
inst_dext[12] => op_src.DATAB
inst_dext[13] => op_src.DATAB
inst_dext[14] => op_src.DATAB
inst_dext[15] => op_src.DATAB
inst_irq_rst => comb.IN1
inst_irq_rst => comb.IN1
inst_irq_rst => comb.IN1
inst_jmp[0] => inst_jmp[0].IN1
inst_jmp[1] => inst_jmp[1].IN1
inst_jmp[2] => inst_jmp[2].IN1
inst_jmp[3] => inst_jmp[3].IN1
inst_jmp[4] => inst_jmp[4].IN1
inst_jmp[5] => inst_jmp[5].IN1
inst_jmp[6] => inst_jmp[6].IN1
inst_jmp[7] => inst_jmp[7].IN1
inst_mov => comb.IN1
inst_sext[0] => op_src.DATAB
inst_sext[0] => op_dst.DATAB
inst_sext[1] => op_src.DATAB
inst_sext[1] => op_dst.DATAB
inst_sext[2] => op_src.DATAB
inst_sext[2] => op_dst.DATAB
inst_sext[3] => op_src.DATAB
inst_sext[3] => op_dst.DATAB
inst_sext[4] => op_src.DATAB
inst_sext[4] => op_dst.DATAB
inst_sext[5] => op_src.DATAB
inst_sext[5] => op_dst.DATAB
inst_sext[6] => op_src.DATAB
inst_sext[6] => op_dst.DATAB
inst_sext[7] => op_src.DATAB
inst_sext[7] => op_dst.DATAB
inst_sext[8] => op_src.DATAB
inst_sext[8] => op_dst.DATAB
inst_sext[9] => op_src.DATAB
inst_sext[9] => op_dst.DATAB
inst_sext[10] => op_src.DATAB
inst_sext[10] => op_dst.DATAB
inst_sext[11] => op_src.DATAB
inst_sext[11] => op_dst.DATAB
inst_sext[12] => op_src.DATAB
inst_sext[12] => op_dst.DATAB
inst_sext[13] => op_src.DATAB
inst_sext[13] => op_dst.DATAB
inst_sext[14] => op_src.DATAB
inst_sext[14] => op_dst.DATAB
inst_sext[15] => op_src.DATAB
inst_sext[15] => op_dst.DATAB
inst_so[0] => inst_so[0].IN1
inst_so[1] => inst_so[1].IN1
inst_so[2] => inst_so[2].IN1
inst_so[3] => inst_so[3].IN1
inst_so[4] => inst_so[4].IN1
inst_so[5] => inst_so[5].IN1
inst_so[6] => inst_so[6].IN1
inst_so[7] => inst_so[7].IN1
inst_src[0] => inst_src[0].IN1
inst_src[1] => inst_src[1].IN1
inst_src[2] => inst_src[2].IN1
inst_src[3] => inst_src[3].IN1
inst_src[4] => inst_src[4].IN1
inst_src[5] => inst_src[5].IN1
inst_src[6] => inst_src[6].IN1
inst_src[7] => inst_src[7].IN1
inst_src[8] => inst_src[8].IN1
inst_src[9] => inst_src[9].IN1
inst_src[10] => inst_src[10].IN1
inst_src[11] => inst_src[11].IN1
inst_src[12] => inst_src[12].IN1
inst_src[13] => inst_src[13].IN1
inst_src[14] => inst_src[14].IN1
inst_src[15] => inst_src[15].IN1
inst_type[0] => comb.IN1
inst_type[0] => comb.IN1
inst_type[0] => comb.IN1
inst_type[0] => comb.IN1
inst_type[1] => comb.IN1
inst_type[1] => comb.IN1
inst_type[1] => comb.IN1
inst_type[1] => comb.IN1
inst_type[1] => comb.IN1
inst_type[2] => comb.IN1
mclk => mclk_mdb_in_buf.IN1
mdb_in[0] => mdb_in_bw.DATAA
mdb_in[0] => mdb_in_bw[0].DATAB
mdb_in[1] => mdb_in_bw.DATAA
mdb_in[1] => mdb_in_bw[1].DATAB
mdb_in[2] => mdb_in_bw.DATAA
mdb_in[2] => mdb_in_bw[2].DATAB
mdb_in[3] => mdb_in_bw.DATAA
mdb_in[3] => mdb_in_bw[3].DATAB
mdb_in[4] => mdb_in_bw.DATAA
mdb_in[4] => mdb_in_bw[4].DATAB
mdb_in[5] => mdb_in_bw.DATAA
mdb_in[5] => mdb_in_bw[5].DATAB
mdb_in[6] => mdb_in_bw.DATAA
mdb_in[6] => mdb_in_bw[6].DATAB
mdb_in[7] => mdb_in_bw.DATAA
mdb_in[7] => mdb_in_bw[7].DATAB
mdb_in[8] => op_dst.DATAB
mdb_in[8] => mdb_in_val[8].DATAA
mdb_in[8] => mdb_in_bw.DATAB
mdb_in[8] => mdb_in_buf[8].DATAIN
mdb_in[9] => op_dst.DATAB
mdb_in[9] => mdb_in_val[9].DATAA
mdb_in[9] => mdb_in_bw.DATAB
mdb_in[9] => mdb_in_buf[9].DATAIN
mdb_in[10] => op_dst.DATAB
mdb_in[10] => mdb_in_val[10].DATAA
mdb_in[10] => mdb_in_bw.DATAB
mdb_in[10] => mdb_in_buf[10].DATAIN
mdb_in[11] => op_dst.DATAB
mdb_in[11] => mdb_in_val[11].DATAA
mdb_in[11] => mdb_in_bw.DATAB
mdb_in[11] => mdb_in_buf[11].DATAIN
mdb_in[12] => op_dst.DATAB
mdb_in[12] => mdb_in_val[12].DATAA
mdb_in[12] => mdb_in_bw.DATAB
mdb_in[12] => mdb_in_buf[12].DATAIN
mdb_in[13] => op_dst.DATAB
mdb_in[13] => mdb_in_val[13].DATAA
mdb_in[13] => mdb_in_bw.DATAB
mdb_in[13] => mdb_in_buf[13].DATAIN
mdb_in[14] => op_dst.DATAB
mdb_in[14] => mdb_in_val[14].DATAA
mdb_in[14] => mdb_in_bw.DATAB
mdb_in[14] => mdb_in_buf[14].DATAIN
mdb_in[15] => op_dst.DATAB
mdb_in[15] => mdb_in_val[15].DATAA
mdb_in[15] => mdb_in_bw.DATAB
mdb_in[15] => mdb_in_buf[15].DATAIN
pc[0] => pc[0].IN1
pc[1] => pc[1].IN1
pc[2] => pc[2].IN1
pc[3] => pc[3].IN1
pc[4] => pc[4].IN1
pc[5] => pc[5].IN1
pc[6] => pc[6].IN1
pc[7] => pc[7].IN1
pc[8] => pc[8].IN1
pc[9] => pc[9].IN1
pc[10] => pc[10].IN1
pc[11] => pc[11].IN1
pc[12] => pc[12].IN1
pc[13] => pc[13].IN1
pc[14] => pc[14].IN1
pc[15] => pc[15].IN1
pc_nxt[0] => mdb_out_nxt.DATAB
pc_nxt[1] => mdb_out_nxt.DATAB
pc_nxt[2] => mdb_out_nxt.DATAB
pc_nxt[3] => mdb_out_nxt.DATAB
pc_nxt[4] => mdb_out_nxt.DATAB
pc_nxt[5] => mdb_out_nxt.DATAB
pc_nxt[6] => mdb_out_nxt.DATAB
pc_nxt[7] => mdb_out_nxt.DATAB
pc_nxt[8] => mdb_out_nxt.DATAB
pc_nxt[9] => mdb_out_nxt.DATAB
pc_nxt[10] => mdb_out_nxt.DATAB
pc_nxt[11] => mdb_out_nxt.DATAB
pc_nxt[12] => mdb_out_nxt.DATAB
pc_nxt[13] => mdb_out_nxt.DATAB
pc_nxt[14] => mdb_out_nxt.DATAB
pc_nxt[15] => mdb_out_nxt.DATAB
puc_rst => puc_rst.IN1
scan_enable => scan_enable.IN1


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0
cpuoff <= cpuoff.DB_MAX_OUTPUT_PORT_TYPE
gie <= r2[3].DB_MAX_OUTPUT_PORT_TYPE
oscoff <= r2[5].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[0] <= reg_dest_val[0].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[1] <= reg_dest_val[1].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[2] <= reg_dest_val[2].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[3] <= reg_dest_val[3].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[4] <= reg_dest_val[4].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[5] <= reg_dest_val[5].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[6] <= reg_dest_val[6].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[7] <= reg_dest_val[7].DB_MAX_OUTPUT_PORT_TYPE
pc_sw[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_sw[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_sw[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_sw[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_sw[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_sw[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_sw[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_sw[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_sw_wr <= comb.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[0] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[1] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[2] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[3] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[4] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[5] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[6] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[7] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[8] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[9] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[10] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[11] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[12] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[13] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[14] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_dest[15] <= reg_dest.DB_MAX_OUTPUT_PORT_TYPE
reg_src[0] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[1] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[2] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[3] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[4] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[5] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[6] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[7] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[8] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[9] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[10] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[11] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[12] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[13] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[14] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
reg_src[15] <= reg_src.DB_MAX_OUTPUT_PORT_TYPE
scg0 <= r2[6].DB_MAX_OUTPUT_PORT_TYPE
scg1 <= r2[7].DB_MAX_OUTPUT_PORT_TYPE
status[0] <= r2[0].DB_MAX_OUTPUT_PORT_TYPE
status[1] <= r2[1].DB_MAX_OUTPUT_PORT_TYPE
status[2] <= r2[2].DB_MAX_OUTPUT_PORT_TYPE
status[3] <= r2[8].DB_MAX_OUTPUT_PORT_TYPE
alu_stat[0] => r2_c.DATAB
alu_stat[1] => r2_z.DATAB
alu_stat[2] => r2_n.DATAB
alu_stat[3] => r2_v.DATAB
alu_stat_wr[0] => r2_c.OUTPUTSELECT
alu_stat_wr[1] => r2_z.OUTPUTSELECT
alu_stat_wr[2] => r2_n.OUTPUTSELECT
alu_stat_wr[3] => r2_v.OUTPUTSELECT
inst_bw => comb.IN1
inst_bw => comb.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_dest[0] => comb.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[0] => reg_dest.IN0
inst_dest[1] => r1_wr.IN0
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[1] => reg_dest.IN1
inst_dest[2] => comb.IN0
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[2] => reg_dest.IN1
inst_dest[3] => r3_wr.IN0
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[3] => reg_dest.IN1
inst_dest[4] => r4_wr.IN0
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[4] => reg_dest.IN1
inst_dest[5] => r5_wr.IN0
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[5] => reg_dest.IN1
inst_dest[6] => r6_wr.IN0
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[6] => reg_dest.IN1
inst_dest[7] => r7_wr.IN0
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[7] => reg_dest.IN1
inst_dest[8] => r8_wr.IN0
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[8] => reg_dest.IN1
inst_dest[9] => r9_wr.IN0
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[9] => reg_dest.IN1
inst_dest[10] => r10_wr.IN0
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[10] => reg_dest.IN1
inst_dest[11] => r11_wr.IN0
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[11] => reg_dest.IN1
inst_dest[12] => r12_wr.IN0
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[12] => reg_dest.IN1
inst_dest[13] => r13_wr.IN0
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[13] => reg_dest.IN1
inst_dest[14] => r14_wr.IN0
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[14] => reg_dest.IN1
inst_dest[15] => r15_wr.IN0
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_dest[15] => reg_dest.IN1
inst_src[0] => inst_src_in[0].DATAA
inst_src[1] => inst_src_in[1].DATAA
inst_src[2] => inst_src_in[2].DATAA
inst_src[3] => inst_src_in[3].DATAA
inst_src[4] => inst_src_in[4].DATAA
inst_src[5] => inst_src_in[5].DATAA
inst_src[6] => inst_src_in[6].DATAA
inst_src[7] => inst_src_in[7].DATAA
inst_src[8] => inst_src_in[8].DATAA
inst_src[9] => inst_src_in[9].DATAA
inst_src[10] => inst_src_in[10].DATAA
inst_src[11] => inst_src_in[11].DATAA
inst_src[12] => inst_src_in[12].DATAA
inst_src[13] => inst_src_in[13].DATAA
inst_src[14] => inst_src_in[14].DATAA
inst_src[15] => inst_src_in[15].DATAA
mclk => r1[0].CLK
mclk => r1[1].CLK
mclk => r1[2].CLK
mclk => r1[3].CLK
mclk => r1[4].CLK
mclk => r1[5].CLK
mclk => r1[6].CLK
mclk => r1[7].CLK
mclk => r1[8].CLK
mclk => r1[9].CLK
mclk => r1[10].CLK
mclk => r1[11].CLK
mclk => r1[12].CLK
mclk => r1[13].CLK
mclk => r1[14].CLK
mclk => r1[15].CLK
mclk => r2[0].CLK
mclk => r2[1].CLK
mclk => r2[2].CLK
mclk => r2[3].CLK
mclk => r2[4].CLK
mclk => r2[5].CLK
mclk => r2[6].CLK
mclk => r2[7].CLK
mclk => r2[8].CLK
mclk => r2[9].CLK
mclk => r2[10].CLK
mclk => r2[11].CLK
mclk => r2[12].CLK
mclk => r2[13].CLK
mclk => r2[14].CLK
mclk => r2[15].CLK
mclk => r3[0].CLK
mclk => r3[1].CLK
mclk => r3[2].CLK
mclk => r3[3].CLK
mclk => r3[4].CLK
mclk => r3[5].CLK
mclk => r3[6].CLK
mclk => r3[7].CLK
mclk => r3[8].CLK
mclk => r3[9].CLK
mclk => r3[10].CLK
mclk => r3[11].CLK
mclk => r3[12].CLK
mclk => r3[13].CLK
mclk => r3[14].CLK
mclk => r3[15].CLK
mclk => r4[0].CLK
mclk => r4[1].CLK
mclk => r4[2].CLK
mclk => r4[3].CLK
mclk => r4[4].CLK
mclk => r4[5].CLK
mclk => r4[6].CLK
mclk => r4[7].CLK
mclk => r4[8].CLK
mclk => r4[9].CLK
mclk => r4[10].CLK
mclk => r4[11].CLK
mclk => r4[12].CLK
mclk => r4[13].CLK
mclk => r4[14].CLK
mclk => r4[15].CLK
mclk => r5[0].CLK
mclk => r5[1].CLK
mclk => r5[2].CLK
mclk => r5[3].CLK
mclk => r5[4].CLK
mclk => r5[5].CLK
mclk => r5[6].CLK
mclk => r5[7].CLK
mclk => r5[8].CLK
mclk => r5[9].CLK
mclk => r5[10].CLK
mclk => r5[11].CLK
mclk => r5[12].CLK
mclk => r5[13].CLK
mclk => r5[14].CLK
mclk => r5[15].CLK
mclk => r6[0].CLK
mclk => r6[1].CLK
mclk => r6[2].CLK
mclk => r6[3].CLK
mclk => r6[4].CLK
mclk => r6[5].CLK
mclk => r6[6].CLK
mclk => r6[7].CLK
mclk => r6[8].CLK
mclk => r6[9].CLK
mclk => r6[10].CLK
mclk => r6[11].CLK
mclk => r6[12].CLK
mclk => r6[13].CLK
mclk => r6[14].CLK
mclk => r6[15].CLK
mclk => r7[0].CLK
mclk => r7[1].CLK
mclk => r7[2].CLK
mclk => r7[3].CLK
mclk => r7[4].CLK
mclk => r7[5].CLK
mclk => r7[6].CLK
mclk => r7[7].CLK
mclk => r7[8].CLK
mclk => r7[9].CLK
mclk => r7[10].CLK
mclk => r7[11].CLK
mclk => r7[12].CLK
mclk => r7[13].CLK
mclk => r7[14].CLK
mclk => r7[15].CLK
mclk => r8[0].CLK
mclk => r8[1].CLK
mclk => r8[2].CLK
mclk => r8[3].CLK
mclk => r8[4].CLK
mclk => r8[5].CLK
mclk => r8[6].CLK
mclk => r8[7].CLK
mclk => r8[8].CLK
mclk => r8[9].CLK
mclk => r8[10].CLK
mclk => r8[11].CLK
mclk => r8[12].CLK
mclk => r8[13].CLK
mclk => r8[14].CLK
mclk => r8[15].CLK
mclk => r9[0].CLK
mclk => r9[1].CLK
mclk => r9[2].CLK
mclk => r9[3].CLK
mclk => r9[4].CLK
mclk => r9[5].CLK
mclk => r9[6].CLK
mclk => r9[7].CLK
mclk => r9[8].CLK
mclk => r9[9].CLK
mclk => r9[10].CLK
mclk => r9[11].CLK
mclk => r9[12].CLK
mclk => r9[13].CLK
mclk => r9[14].CLK
mclk => r9[15].CLK
mclk => r10[0].CLK
mclk => r10[1].CLK
mclk => r10[2].CLK
mclk => r10[3].CLK
mclk => r10[4].CLK
mclk => r10[5].CLK
mclk => r10[6].CLK
mclk => r10[7].CLK
mclk => r10[8].CLK
mclk => r10[9].CLK
mclk => r10[10].CLK
mclk => r10[11].CLK
mclk => r10[12].CLK
mclk => r10[13].CLK
mclk => r10[14].CLK
mclk => r10[15].CLK
mclk => r11[0].CLK
mclk => r11[1].CLK
mclk => r11[2].CLK
mclk => r11[3].CLK
mclk => r11[4].CLK
mclk => r11[5].CLK
mclk => r11[6].CLK
mclk => r11[7].CLK
mclk => r11[8].CLK
mclk => r11[9].CLK
mclk => r11[10].CLK
mclk => r11[11].CLK
mclk => r11[12].CLK
mclk => r11[13].CLK
mclk => r11[14].CLK
mclk => r11[15].CLK
mclk => r12[0].CLK
mclk => r12[1].CLK
mclk => r12[2].CLK
mclk => r12[3].CLK
mclk => r12[4].CLK
mclk => r12[5].CLK
mclk => r12[6].CLK
mclk => r12[7].CLK
mclk => r12[8].CLK
mclk => r12[9].CLK
mclk => r12[10].CLK
mclk => r12[11].CLK
mclk => r12[12].CLK
mclk => r12[13].CLK
mclk => r12[14].CLK
mclk => r12[15].CLK
mclk => r13[0].CLK
mclk => r13[1].CLK
mclk => r13[2].CLK
mclk => r13[3].CLK
mclk => r13[4].CLK
mclk => r13[5].CLK
mclk => r13[6].CLK
mclk => r13[7].CLK
mclk => r13[8].CLK
mclk => r13[9].CLK
mclk => r13[10].CLK
mclk => r13[11].CLK
mclk => r13[12].CLK
mclk => r13[13].CLK
mclk => r13[14].CLK
mclk => r13[15].CLK
mclk => r14[0].CLK
mclk => r14[1].CLK
mclk => r14[2].CLK
mclk => r14[3].CLK
mclk => r14[4].CLK
mclk => r14[5].CLK
mclk => r14[6].CLK
mclk => r14[7].CLK
mclk => r14[8].CLK
mclk => r14[9].CLK
mclk => r14[10].CLK
mclk => r14[11].CLK
mclk => r14[12].CLK
mclk => r14[13].CLK
mclk => r14[14].CLK
mclk => r14[15].CLK
mclk => r15[0].CLK
mclk => r15[1].CLK
mclk => r15[2].CLK
mclk => r15[3].CLK
mclk => r15[4].CLK
mclk => r15[5].CLK
mclk => r15[6].CLK
mclk => r15[7].CLK
mclk => r15[8].CLK
mclk => r15[9].CLK
mclk => r15[10].CLK
mclk => r15[11].CLK
mclk => r15[12].CLK
mclk => r15[13].CLK
mclk => r15[14].CLK
mclk => r15[15].CLK
pc[0] => reg_src.IN1
pc[0] => reg_dest.IN1
pc[1] => reg_src.IN1
pc[1] => reg_dest.IN1
pc[2] => reg_src.IN1
pc[2] => reg_dest.IN1
pc[3] => reg_src.IN1
pc[3] => reg_dest.IN1
pc[4] => reg_src.IN1
pc[4] => reg_dest.IN1
pc[5] => reg_src.IN1
pc[5] => reg_dest.IN1
pc[6] => reg_src.IN1
pc[6] => reg_dest.IN1
pc[7] => reg_src.IN1
pc[7] => reg_dest.IN1
pc[8] => reg_src.IN1
pc[8] => reg_dest.IN1
pc[9] => reg_src.IN1
pc[9] => reg_dest.IN1
pc[10] => reg_src.IN1
pc[10] => reg_dest.IN1
pc[11] => reg_src.IN1
pc[11] => reg_dest.IN1
pc[12] => reg_src.IN1
pc[12] => reg_dest.IN1
pc[13] => reg_src.IN1
pc[13] => reg_dest.IN1
pc[14] => reg_src.IN1
pc[14] => reg_dest.IN1
pc[15] => reg_src.IN1
pc[15] => reg_dest.IN1
puc_rst => r15[0].ACLR
puc_rst => r15[1].ACLR
puc_rst => r15[2].ACLR
puc_rst => r15[3].ACLR
puc_rst => r15[4].ACLR
puc_rst => r15[5].ACLR
puc_rst => r15[6].ACLR
puc_rst => r15[7].ACLR
puc_rst => r15[8].ACLR
puc_rst => r15[9].ACLR
puc_rst => r15[10].ACLR
puc_rst => r15[11].ACLR
puc_rst => r15[12].ACLR
puc_rst => r15[13].ACLR
puc_rst => r15[14].ACLR
puc_rst => r15[15].ACLR
puc_rst => r14[0].ACLR
puc_rst => r14[1].ACLR
puc_rst => r14[2].ACLR
puc_rst => r14[3].ACLR
puc_rst => r14[4].ACLR
puc_rst => r14[5].ACLR
puc_rst => r14[6].ACLR
puc_rst => r14[7].ACLR
puc_rst => r14[8].ACLR
puc_rst => r14[9].ACLR
puc_rst => r14[10].ACLR
puc_rst => r14[11].ACLR
puc_rst => r14[12].ACLR
puc_rst => r14[13].ACLR
puc_rst => r14[14].ACLR
puc_rst => r14[15].ACLR
puc_rst => r13[0].ACLR
puc_rst => r13[1].ACLR
puc_rst => r13[2].ACLR
puc_rst => r13[3].ACLR
puc_rst => r13[4].ACLR
puc_rst => r13[5].ACLR
puc_rst => r13[6].ACLR
puc_rst => r13[7].ACLR
puc_rst => r13[8].ACLR
puc_rst => r13[9].ACLR
puc_rst => r13[10].ACLR
puc_rst => r13[11].ACLR
puc_rst => r13[12].ACLR
puc_rst => r13[13].ACLR
puc_rst => r13[14].ACLR
puc_rst => r13[15].ACLR
puc_rst => r12[0].ACLR
puc_rst => r12[1].ACLR
puc_rst => r12[2].ACLR
puc_rst => r12[3].ACLR
puc_rst => r12[4].ACLR
puc_rst => r12[5].ACLR
puc_rst => r12[6].ACLR
puc_rst => r12[7].ACLR
puc_rst => r12[8].ACLR
puc_rst => r12[9].ACLR
puc_rst => r12[10].ACLR
puc_rst => r12[11].ACLR
puc_rst => r12[12].ACLR
puc_rst => r12[13].ACLR
puc_rst => r12[14].ACLR
puc_rst => r12[15].ACLR
puc_rst => r11[0].ACLR
puc_rst => r11[1].ACLR
puc_rst => r11[2].ACLR
puc_rst => r11[3].ACLR
puc_rst => r11[4].ACLR
puc_rst => r11[5].ACLR
puc_rst => r11[6].ACLR
puc_rst => r11[7].ACLR
puc_rst => r11[8].ACLR
puc_rst => r11[9].ACLR
puc_rst => r11[10].ACLR
puc_rst => r11[11].ACLR
puc_rst => r11[12].ACLR
puc_rst => r11[13].ACLR
puc_rst => r11[14].ACLR
puc_rst => r11[15].ACLR
puc_rst => r10[0].ACLR
puc_rst => r10[1].ACLR
puc_rst => r10[2].ACLR
puc_rst => r10[3].ACLR
puc_rst => r10[4].ACLR
puc_rst => r10[5].ACLR
puc_rst => r10[6].ACLR
puc_rst => r10[7].ACLR
puc_rst => r10[8].ACLR
puc_rst => r10[9].ACLR
puc_rst => r10[10].ACLR
puc_rst => r10[11].ACLR
puc_rst => r10[12].ACLR
puc_rst => r10[13].ACLR
puc_rst => r10[14].ACLR
puc_rst => r10[15].ACLR
puc_rst => r9[0].ACLR
puc_rst => r9[1].ACLR
puc_rst => r9[2].ACLR
puc_rst => r9[3].ACLR
puc_rst => r9[4].ACLR
puc_rst => r9[5].ACLR
puc_rst => r9[6].ACLR
puc_rst => r9[7].ACLR
puc_rst => r9[8].ACLR
puc_rst => r9[9].ACLR
puc_rst => r9[10].ACLR
puc_rst => r9[11].ACLR
puc_rst => r9[12].ACLR
puc_rst => r9[13].ACLR
puc_rst => r9[14].ACLR
puc_rst => r9[15].ACLR
puc_rst => r8[0].ACLR
puc_rst => r8[1].ACLR
puc_rst => r8[2].ACLR
puc_rst => r8[3].ACLR
puc_rst => r8[4].ACLR
puc_rst => r8[5].ACLR
puc_rst => r8[6].ACLR
puc_rst => r8[7].ACLR
puc_rst => r8[8].ACLR
puc_rst => r8[9].ACLR
puc_rst => r8[10].ACLR
puc_rst => r8[11].ACLR
puc_rst => r8[12].ACLR
puc_rst => r8[13].ACLR
puc_rst => r8[14].ACLR
puc_rst => r8[15].ACLR
puc_rst => r7[0].ACLR
puc_rst => r7[1].ACLR
puc_rst => r7[2].ACLR
puc_rst => r7[3].ACLR
puc_rst => r7[4].ACLR
puc_rst => r7[5].ACLR
puc_rst => r7[6].ACLR
puc_rst => r7[7].ACLR
puc_rst => r7[8].ACLR
puc_rst => r7[9].ACLR
puc_rst => r7[10].ACLR
puc_rst => r7[11].ACLR
puc_rst => r7[12].ACLR
puc_rst => r7[13].ACLR
puc_rst => r7[14].ACLR
puc_rst => r7[15].ACLR
puc_rst => r6[0].ACLR
puc_rst => r6[1].ACLR
puc_rst => r6[2].ACLR
puc_rst => r6[3].ACLR
puc_rst => r6[4].ACLR
puc_rst => r6[5].ACLR
puc_rst => r6[6].ACLR
puc_rst => r6[7].ACLR
puc_rst => r6[8].ACLR
puc_rst => r6[9].ACLR
puc_rst => r6[10].ACLR
puc_rst => r6[11].ACLR
puc_rst => r6[12].ACLR
puc_rst => r6[13].ACLR
puc_rst => r6[14].ACLR
puc_rst => r6[15].ACLR
puc_rst => r5[0].ACLR
puc_rst => r5[1].ACLR
puc_rst => r5[2].ACLR
puc_rst => r5[3].ACLR
puc_rst => r5[4].ACLR
puc_rst => r5[5].ACLR
puc_rst => r5[6].ACLR
puc_rst => r5[7].ACLR
puc_rst => r5[8].ACLR
puc_rst => r5[9].ACLR
puc_rst => r5[10].ACLR
puc_rst => r5[11].ACLR
puc_rst => r5[12].ACLR
puc_rst => r5[13].ACLR
puc_rst => r5[14].ACLR
puc_rst => r5[15].ACLR
puc_rst => r4[0].ACLR
puc_rst => r4[1].ACLR
puc_rst => r4[2].ACLR
puc_rst => r4[3].ACLR
puc_rst => r4[4].ACLR
puc_rst => r4[5].ACLR
puc_rst => r4[6].ACLR
puc_rst => r4[7].ACLR
puc_rst => r4[8].ACLR
puc_rst => r4[9].ACLR
puc_rst => r4[10].ACLR
puc_rst => r4[11].ACLR
puc_rst => r4[12].ACLR
puc_rst => r4[13].ACLR
puc_rst => r4[14].ACLR
puc_rst => r4[15].ACLR
puc_rst => r3[0].ACLR
puc_rst => r3[1].ACLR
puc_rst => r3[2].ACLR
puc_rst => r3[3].ACLR
puc_rst => r3[4].ACLR
puc_rst => r3[5].ACLR
puc_rst => r3[6].ACLR
puc_rst => r3[7].ACLR
puc_rst => r3[8].ACLR
puc_rst => r3[9].ACLR
puc_rst => r3[10].ACLR
puc_rst => r3[11].ACLR
puc_rst => r3[12].ACLR
puc_rst => r3[13].ACLR
puc_rst => r3[14].ACLR
puc_rst => r3[15].ACLR
puc_rst => r2[0].ACLR
puc_rst => r2[1].ACLR
puc_rst => r2[2].ACLR
puc_rst => r2[3].ACLR
puc_rst => r2[4].ACLR
puc_rst => r2[5].ACLR
puc_rst => r2[6].ACLR
puc_rst => r2[7].ACLR
puc_rst => r2[8].ACLR
puc_rst => r2[9].ACLR
puc_rst => r2[10].ACLR
puc_rst => r2[11].ACLR
puc_rst => r2[12].ACLR
puc_rst => r2[13].ACLR
puc_rst => r2[14].ACLR
puc_rst => r2[15].ACLR
puc_rst => r1[0].ACLR
puc_rst => r1[1].ACLR
puc_rst => r1[2].ACLR
puc_rst => r1[3].ACLR
puc_rst => r1[4].ACLR
puc_rst => r1[5].ACLR
puc_rst => r1[6].ACLR
puc_rst => r1[7].ACLR
puc_rst => r1[8].ACLR
puc_rst => r1[9].ACLR
puc_rst => r1[10].ACLR
puc_rst => r1[11].ACLR
puc_rst => r1[12].ACLR
puc_rst => r1[13].ACLR
puc_rst => r1[14].ACLR
puc_rst => r1[15].ACLR
reg_dest_val[0] => comb.DATAB
reg_dest_val[0] => r4.DATAB
reg_dest_val[0] => r5.DATAB
reg_dest_val[0] => r6.DATAB
reg_dest_val[0] => r7.DATAB
reg_dest_val[0] => r8.DATAB
reg_dest_val[0] => r9.DATAB
reg_dest_val[0] => r10.DATAB
reg_dest_val[0] => r11.DATAB
reg_dest_val[0] => r12.DATAB
reg_dest_val[0] => r13.DATAB
reg_dest_val[0] => r14.DATAB
reg_dest_val[0] => r15.DATAB
reg_dest_val[0] => pc_sw[0].DATAIN
reg_dest_val[0] => r3[0].DATAIN
reg_dest_val[1] => r1.DATAB
reg_dest_val[1] => comb.DATAB
reg_dest_val[1] => r4.DATAB
reg_dest_val[1] => r5.DATAB
reg_dest_val[1] => r6.DATAB
reg_dest_val[1] => r7.DATAB
reg_dest_val[1] => r8.DATAB
reg_dest_val[1] => r9.DATAB
reg_dest_val[1] => r10.DATAB
reg_dest_val[1] => r11.DATAB
reg_dest_val[1] => r12.DATAB
reg_dest_val[1] => r13.DATAB
reg_dest_val[1] => r14.DATAB
reg_dest_val[1] => r15.DATAB
reg_dest_val[1] => pc_sw[1].DATAIN
reg_dest_val[1] => r3[1].DATAIN
reg_dest_val[2] => r1.DATAB
reg_dest_val[2] => comb.DATAB
reg_dest_val[2] => r4.DATAB
reg_dest_val[2] => r5.DATAB
reg_dest_val[2] => r6.DATAB
reg_dest_val[2] => r7.DATAB
reg_dest_val[2] => r8.DATAB
reg_dest_val[2] => r9.DATAB
reg_dest_val[2] => r10.DATAB
reg_dest_val[2] => r11.DATAB
reg_dest_val[2] => r12.DATAB
reg_dest_val[2] => r13.DATAB
reg_dest_val[2] => r14.DATAB
reg_dest_val[2] => r15.DATAB
reg_dest_val[2] => pc_sw[2].DATAIN
reg_dest_val[2] => r3[2].DATAIN
reg_dest_val[3] => r1.DATAB
reg_dest_val[3] => r2_nxt[3].DATAB
reg_dest_val[3] => r4.DATAB
reg_dest_val[3] => r5.DATAB
reg_dest_val[3] => r6.DATAB
reg_dest_val[3] => r7.DATAB
reg_dest_val[3] => r8.DATAB
reg_dest_val[3] => r9.DATAB
reg_dest_val[3] => r10.DATAB
reg_dest_val[3] => r11.DATAB
reg_dest_val[3] => r12.DATAB
reg_dest_val[3] => r13.DATAB
reg_dest_val[3] => r14.DATAB
reg_dest_val[3] => r15.DATAB
reg_dest_val[3] => pc_sw[3].DATAIN
reg_dest_val[3] => r3[3].DATAIN
reg_dest_val[4] => r1.DATAB
reg_dest_val[4] => r2_nxt[4].DATAB
reg_dest_val[4] => r4.DATAB
reg_dest_val[4] => r5.DATAB
reg_dest_val[4] => r6.DATAB
reg_dest_val[4] => r7.DATAB
reg_dest_val[4] => r8.DATAB
reg_dest_val[4] => r9.DATAB
reg_dest_val[4] => r10.DATAB
reg_dest_val[4] => r11.DATAB
reg_dest_val[4] => r12.DATAB
reg_dest_val[4] => r13.DATAB
reg_dest_val[4] => r14.DATAB
reg_dest_val[4] => r15.DATAB
reg_dest_val[4] => pc_sw[4].DATAIN
reg_dest_val[4] => r3[4].DATAIN
reg_dest_val[5] => r1.DATAB
reg_dest_val[5] => r2_nxt[5].DATAB
reg_dest_val[5] => r4.DATAB
reg_dest_val[5] => r5.DATAB
reg_dest_val[5] => r6.DATAB
reg_dest_val[5] => r7.DATAB
reg_dest_val[5] => r8.DATAB
reg_dest_val[5] => r9.DATAB
reg_dest_val[5] => r10.DATAB
reg_dest_val[5] => r11.DATAB
reg_dest_val[5] => r12.DATAB
reg_dest_val[5] => r13.DATAB
reg_dest_val[5] => r14.DATAB
reg_dest_val[5] => r15.DATAB
reg_dest_val[5] => pc_sw[5].DATAIN
reg_dest_val[5] => r3[5].DATAIN
reg_dest_val[6] => r1.DATAB
reg_dest_val[6] => r4.DATAB
reg_dest_val[6] => r5.DATAB
reg_dest_val[6] => r6.DATAB
reg_dest_val[6] => r7.DATAB
reg_dest_val[6] => r8.DATAB
reg_dest_val[6] => r9.DATAB
reg_dest_val[6] => r10.DATAB
reg_dest_val[6] => r11.DATAB
reg_dest_val[6] => r12.DATAB
reg_dest_val[6] => r13.DATAB
reg_dest_val[6] => r14.DATAB
reg_dest_val[6] => r15.DATAB
reg_dest_val[6] => pc_sw[6].DATAIN
reg_dest_val[6] => r3[6].DATAIN
reg_dest_val[7] => r1.DATAB
reg_dest_val[7] => r2_nxt[7].DATAB
reg_dest_val[7] => r4.DATAB
reg_dest_val[7] => r5.DATAB
reg_dest_val[7] => r6.DATAB
reg_dest_val[7] => r7.DATAB
reg_dest_val[7] => r8.DATAB
reg_dest_val[7] => r9.DATAB
reg_dest_val[7] => r10.DATAB
reg_dest_val[7] => r11.DATAB
reg_dest_val[7] => r12.DATAB
reg_dest_val[7] => r13.DATAB
reg_dest_val[7] => r14.DATAB
reg_dest_val[7] => r15.DATAB
reg_dest_val[7] => pc_sw[7].DATAIN
reg_dest_val[7] => r3[7].DATAIN
reg_dest_val[8] => comb.DATAA
reg_dest_val[9] => comb.DATAA
reg_dest_val[10] => comb.DATAA
reg_dest_val[11] => comb.DATAA
reg_dest_val[12] => comb.DATAA
reg_dest_val[13] => comb.DATAA
reg_dest_val[14] => comb.DATAA
reg_dest_val[15] => comb.DATAA
reg_dest_wr => comb.IN1
reg_dest_wr => r1_wr.IN1
reg_dest_wr => comb.IN1
reg_dest_wr => r3_wr.IN1
reg_dest_wr => r4_wr.IN1
reg_dest_wr => r5_wr.IN1
reg_dest_wr => r6_wr.IN1
reg_dest_wr => r7_wr.IN1
reg_dest_wr => r8_wr.IN1
reg_dest_wr => r9_wr.IN1
reg_dest_wr => r10_wr.IN1
reg_dest_wr => r11_wr.IN1
reg_dest_wr => r12_wr.IN1
reg_dest_wr => r13_wr.IN1
reg_dest_wr => r14_wr.IN1
reg_dest_wr => r15_wr.IN1
reg_pc_call => comb.IN1
reg_sp_val[0] => ~NO_FANOUT~
reg_sp_val[1] => r1.DATAB
reg_sp_val[2] => r1.DATAB
reg_sp_val[3] => r1.DATAB
reg_sp_val[4] => r1.DATAB
reg_sp_val[5] => r1.DATAB
reg_sp_val[6] => r1.DATAB
reg_sp_val[7] => r1.DATAB
reg_sp_val[8] => r1.DATAB
reg_sp_val[9] => r1.DATAB
reg_sp_val[10] => r1.DATAB
reg_sp_val[11] => r1.DATAB
reg_sp_val[12] => r1.DATAB
reg_sp_val[13] => r1.DATAB
reg_sp_val[14] => r1.DATAB
reg_sp_val[15] => r1.DATAB
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sp_wr => r1.OUTPUTSELECT
reg_sr_wr => r2_wr.IN1
reg_sr_clr => inst_src_in[15].OUTPUTSELECT
reg_sr_clr => inst_src_in[14].OUTPUTSELECT
reg_sr_clr => inst_src_in[13].OUTPUTSELECT
reg_sr_clr => inst_src_in[12].OUTPUTSELECT
reg_sr_clr => inst_src_in[11].OUTPUTSELECT
reg_sr_clr => inst_src_in[10].OUTPUTSELECT
reg_sr_clr => inst_src_in[9].OUTPUTSELECT
reg_sr_clr => inst_src_in[8].OUTPUTSELECT
reg_sr_clr => inst_src_in[7].OUTPUTSELECT
reg_sr_clr => inst_src_in[6].OUTPUTSELECT
reg_sr_clr => inst_src_in[5].OUTPUTSELECT
reg_sr_clr => inst_src_in[4].OUTPUTSELECT
reg_sr_clr => inst_src_in[3].OUTPUTSELECT
reg_sr_clr => inst_src_in[2].OUTPUTSELECT
reg_sr_clr => inst_src_in[1].OUTPUTSELECT
reg_sr_clr => inst_src_in[0].OUTPUTSELECT
reg_sr_clr => r2.OUTPUTSELECT
reg_sr_clr => r2.OUTPUTSELECT
reg_sr_clr => r2.OUTPUTSELECT
reg_sr_clr => r2.OUTPUTSELECT
reg_sr_clr => r2.OUTPUTSELECT
reg_sr_clr => r2.OUTPUTSELECT
reg_sr_clr => r2.OUTPUTSELECT
reg_sr_clr => r2.OUTPUTSELECT
reg_incr => r1_inc.IN1
reg_incr => r4_inc.IN1
reg_incr => r5_inc.IN1
reg_incr => r6_inc.IN1
reg_incr => r7_inc.IN1
reg_incr => r8_inc.IN1
reg_incr => r9_inc.IN1
reg_incr => r10_inc.IN1
reg_incr => r11_inc.IN1
reg_incr => r12_inc.IN1
reg_incr => r13_inc.IN1
reg_incr => r14_inc.IN1
reg_incr => r15_inc.IN1
scan_enable => ~NO_FANOUT~


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0
alu_out[0] <= alu_out_nxt[0].DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_nxt[1].DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_nxt[2].DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_nxt[3].DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_nxt[4].DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_nxt[5].DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_nxt[6].DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_nxt[7].DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out_nxt[8].DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out_nxt[9].DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out_nxt[10].DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out_nxt[11].DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out_nxt[12].DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out_nxt[13].DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out_nxt[14].DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out_nxt[15].DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out_add[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_stat[0] <= alu_stat.DB_MAX_OUTPUT_PORT_TYPE
alu_stat[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
alu_stat[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
alu_stat[3] <= alu_stat.DB_MAX_OUTPUT_PORT_TYPE
alu_stat_wr[0] <= alu_stat_wr.DB_MAX_OUTPUT_PORT_TYPE
alu_stat_wr[1] <= alu_stat_wr.DB_MAX_OUTPUT_PORT_TYPE
alu_stat_wr[2] <= alu_stat_wr.DB_MAX_OUTPUT_PORT_TYPE
alu_stat_wr[3] <= alu_stat_wr.DB_MAX_OUTPUT_PORT_TYPE
dbg_halt_st => comb.IN0
exec_cycle => op_src_inv_cmd.IN0
exec_cycle => alu_inc.IN1
exec_cycle => alu_stat_wr.IN0
exec_cycle => op_bit8_msk.IN0
inst_alu[0] => op_src_inv_cmd.IN1
inst_alu[1] => comb.IN1
inst_alu[2] => comb.IN0
inst_alu[3] => comb.IN1
inst_alu[4] => comb.IN0
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[4] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[5] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => comb.IN1
inst_alu[6] => alu_stat.OUTPUTSELECT
inst_alu[6] => alu_stat.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[7] => comb.OUTPUTSELECT
inst_alu[8] => alu_stat.OUTPUTSELECT
inst_alu[8] => alu_stat.OUTPUTSELECT
inst_alu[9] => alu_stat_wr.IN1
inst_alu[10] => comb.IN1
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN1
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN0
inst_alu[10] => comb.IN1
inst_alu[10] => alu_stat.OUTPUTSELECT
inst_alu[10] => alu_stat.OUTPUTSELECT
inst_alu[11] => ~NO_FANOUT~
inst_bw => comb.OUTPUTSELECT
inst_bw => alu_shift_7.OUTPUTSELECT
inst_bw => V_xor.OUTPUTSELECT
inst_bw => V.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_bw => comb.OUTPUTSELECT
inst_bw => C.OUTPUTSELECT
inst_bw => op_bit8_msk.IN1
inst_jmp[0] => comb.IN0
inst_jmp[1] => comb.IN0
inst_jmp[2] => comb.IN0
inst_jmp[3] => comb.IN0
inst_jmp[4] => comb.IN0
inst_jmp[5] => comb.IN1
inst_jmp[6] => comb.IN1
inst_jmp[7] => ~NO_FANOUT~
inst_so[0] => alu_shift[15].OUTPUTSELECT
inst_so[1] => comb.IN1
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[1] => comb.IN0
inst_so[2] => ~NO_FANOUT~
inst_so[3] => comb.IN1
inst_so[3] => comb.IN0
inst_so[3] => comb.IN0
inst_so[3] => comb.IN0
inst_so[3] => comb.IN0
inst_so[3] => comb.IN0
inst_so[3] => comb.IN0
inst_so[3] => comb.IN0
inst_so[3] => comb.IN0
inst_so[4] => ~NO_FANOUT~
inst_so[5] => ~NO_FANOUT~
inst_so[6] => ~NO_FANOUT~
inst_so[7] => comb.IN1
op_dst[0] => Add0.IN17
op_dst[0] => alu_and[0].IN1
op_dst[0] => alu_or[0].IN1
op_dst[0] => alu_xor[0].IN1
op_dst[0] => Add2.IN8
op_dst[1] => Add0.IN16
op_dst[1] => alu_and[1].IN1
op_dst[1] => alu_or[1].IN1
op_dst[1] => alu_xor[1].IN1
op_dst[1] => Add2.IN7
op_dst[2] => Add0.IN15
op_dst[2] => alu_and[2].IN1
op_dst[2] => alu_or[2].IN1
op_dst[2] => alu_xor[2].IN1
op_dst[2] => Add2.IN6
op_dst[3] => Add0.IN14
op_dst[3] => alu_and[3].IN1
op_dst[3] => alu_or[3].IN1
op_dst[3] => alu_xor[3].IN1
op_dst[3] => Add2.IN5
op_dst[4] => Add0.IN13
op_dst[4] => alu_and[4].IN1
op_dst[4] => alu_or[4].IN1
op_dst[4] => alu_xor[4].IN1
op_dst[4] => Add5.IN8
op_dst[5] => Add0.IN12
op_dst[5] => alu_and[5].IN1
op_dst[5] => alu_or[5].IN1
op_dst[5] => alu_xor[5].IN1
op_dst[5] => Add5.IN7
op_dst[6] => Add0.IN11
op_dst[6] => alu_and[6].IN1
op_dst[6] => alu_or[6].IN1
op_dst[6] => alu_xor[6].IN1
op_dst[6] => Add5.IN6
op_dst[7] => Add0.IN10
op_dst[7] => alu_and[7].IN1
op_dst[7] => alu_or[7].IN1
op_dst[7] => alu_xor[7].IN1
op_dst[7] => Add5.IN5
op_dst[7] => comb.IN1
op_dst[8] => op_dst_in[8].IN1
op_dst[9] => op_dst_in[9].IN1
op_dst[10] => op_dst_in[10].IN1
op_dst[11] => op_dst_in[11].IN1
op_dst[12] => op_dst_in[12].IN1
op_dst[13] => op_dst_in[13].IN1
op_dst[14] => op_dst_in[14].IN1
op_dst[15] => op_dst_in[15].IN1
op_src[0] => op_src_inv[0].IN1
op_src[0] => comb.IN1
op_src[0] => comb.IN1
op_src[1] => op_src_inv[1].IN1
op_src[1] => comb.IN1
op_src[1] => comb.IN1
op_src[1] => comb.IN1
op_src[2] => op_src_inv[2].IN1
op_src[2] => comb.IN1
op_src[2] => comb.IN1
op_src[2] => comb.IN1
op_src[3] => op_src_inv[3].IN1
op_src[3] => comb.IN1
op_src[3] => comb.IN1
op_src[3] => comb.IN1
op_src[4] => op_src_inv[4].IN1
op_src[4] => comb.IN1
op_src[4] => comb.IN1
op_src[4] => comb.IN1
op_src[5] => op_src_inv[5].IN1
op_src[5] => comb.IN1
op_src[5] => comb.IN1
op_src[5] => comb.IN1
op_src[6] => op_src_inv[6].IN1
op_src[6] => comb.IN1
op_src[6] => comb.IN1
op_src[6] => comb.IN1
op_src[7] => op_src_inv[7].IN1
op_src[7] => comb.DATAB
op_src[7] => comb.IN1
op_src[7] => comb.IN1
op_src[7] => comb.IN1
op_src[8] => op_src_inv[8].IN1
op_src[8] => alu_shift_7.DATAA
op_src[8] => comb.IN1
op_src[9] => op_src_inv[9].IN1
op_src[9] => comb.IN1
op_src[9] => comb.IN1
op_src[10] => op_src_inv[10].IN1
op_src[10] => comb.IN1
op_src[10] => comb.IN1
op_src[11] => op_src_inv[11].IN1
op_src[11] => comb.IN1
op_src[11] => comb.IN1
op_src[12] => op_src_inv[12].IN1
op_src[12] => comb.IN1
op_src[12] => comb.IN1
op_src[13] => op_src_inv[13].IN1
op_src[13] => comb.IN1
op_src[13] => comb.IN1
op_src[14] => op_src_inv[14].IN1
op_src[14] => comb.IN1
op_src[14] => comb.IN1
op_src[15] => op_src_inv[15].IN1
op_src[15] => comb.DATAA
op_src[15] => comb.IN1
op_src[15] => comb.IN1
status[0] => comb.IN1
status[0] => comb.IN1
status[0] => Add3.IN10
status[0] => alu_shift[15].DATAB
status[0] => comb.IN1
status[1] => comb.IN1
status[1] => comb.IN1
status[2] => comb.IN0
status[2] => comb.IN1
status[3] => comb.IN1


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0
cpu_halt_cmd <= dbg_halt_cmd.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[0] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[1] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[2] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[3] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[4] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[5] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[6] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[7] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[8] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[9] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[10] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[11] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[12] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[13] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[14] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_din[15] <= ext_mem_din.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_addr[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_cen <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_din[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_wen[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dmem_wen[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[0] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[1] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[2] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[3] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[4] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[5] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[6] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[7] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[8] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[9] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[10] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[11] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[12] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[13] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[14] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
eu_mdb_in[15] <= eu_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[0] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[1] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[2] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[3] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[4] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[5] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[6] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[7] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[8] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[9] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[10] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[11] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[12] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[13] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[14] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_mdb_in[15] <= fe_mdb_in.DB_MAX_OUTPUT_PORT_TYPE
fe_pmem_wait <= comb.DB_MAX_OUTPUT_PORT_TYPE
dma_dout[0] <= <GND>
dma_dout[1] <= <GND>
dma_dout[2] <= <GND>
dma_dout[3] <= <GND>
dma_dout[4] <= <GND>
dma_dout[5] <= <GND>
dma_dout[6] <= <GND>
dma_dout[7] <= <GND>
dma_dout[8] <= <GND>
dma_dout[9] <= <GND>
dma_dout[10] <= <GND>
dma_dout[11] <= <GND>
dma_dout[12] <= <GND>
dma_dout[13] <= <GND>
dma_dout[14] <= <GND>
dma_dout[15] <= <GND>
dma_ready <= <VCC>
dma_resp <= <VCC>
per_addr[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_addr[13] <= <GND>
per_din[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_din[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_we[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_we[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_en <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_addr[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_cen <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_din[0] <= dbg_mem_dout[0].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[1] <= dbg_mem_dout[1].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[2] <= dbg_mem_dout[2].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[3] <= dbg_mem_dout[3].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[4] <= dbg_mem_dout[4].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[5] <= dbg_mem_dout[5].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[6] <= dbg_mem_dout[6].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[7] <= dbg_mem_dout[7].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[8] <= dbg_mem_dout[8].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[9] <= dbg_mem_dout[9].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[10] <= dbg_mem_dout[10].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[11] <= dbg_mem_dout[11].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[12] <= dbg_mem_dout[12].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[13] <= dbg_mem_dout[13].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[14] <= dbg_mem_dout[14].DB_MAX_OUTPUT_PORT_TYPE
pmem_din[15] <= dbg_mem_dout[15].DB_MAX_OUTPUT_PORT_TYPE
pmem_wen[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pmem_wen[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpu_halt_st => fe_pmem_restore.IN1
cpu_halt_st => fe_pmem_save.IN1
dbg_halt_cmd => cpu_halt_cmd.DATAIN
dbg_mem_addr[1] => LessThan2.IN30
dbg_mem_addr[1] => LessThan3.IN30
dbg_mem_addr[1] => LessThan6.IN30
dbg_mem_addr[1] => LessThan8.IN30
dbg_mem_addr[1] => comb.DATAB
dbg_mem_addr[1] => comb.DATAB
dbg_mem_addr[1] => comb.DATAB
dbg_mem_addr[2] => LessThan2.IN29
dbg_mem_addr[2] => LessThan3.IN29
dbg_mem_addr[2] => LessThan6.IN29
dbg_mem_addr[2] => LessThan8.IN29
dbg_mem_addr[2] => comb.DATAB
dbg_mem_addr[2] => comb.DATAB
dbg_mem_addr[2] => comb.DATAB
dbg_mem_addr[3] => LessThan2.IN28
dbg_mem_addr[3] => LessThan3.IN28
dbg_mem_addr[3] => LessThan6.IN28
dbg_mem_addr[3] => LessThan8.IN28
dbg_mem_addr[3] => comb.DATAB
dbg_mem_addr[3] => comb.DATAB
dbg_mem_addr[3] => comb.DATAB
dbg_mem_addr[4] => LessThan2.IN27
dbg_mem_addr[4] => LessThan3.IN27
dbg_mem_addr[4] => LessThan6.IN27
dbg_mem_addr[4] => LessThan8.IN27
dbg_mem_addr[4] => comb.DATAB
dbg_mem_addr[4] => comb.DATAB
dbg_mem_addr[4] => comb.DATAB
dbg_mem_addr[5] => LessThan2.IN26
dbg_mem_addr[5] => LessThan3.IN26
dbg_mem_addr[5] => LessThan6.IN26
dbg_mem_addr[5] => LessThan8.IN26
dbg_mem_addr[5] => comb.DATAB
dbg_mem_addr[5] => comb.DATAB
dbg_mem_addr[5] => comb.DATAB
dbg_mem_addr[6] => LessThan2.IN25
dbg_mem_addr[6] => LessThan3.IN25
dbg_mem_addr[6] => LessThan6.IN25
dbg_mem_addr[6] => LessThan8.IN25
dbg_mem_addr[6] => comb.DATAB
dbg_mem_addr[6] => comb.DATAB
dbg_mem_addr[6] => comb.DATAB
dbg_mem_addr[7] => LessThan2.IN24
dbg_mem_addr[7] => LessThan3.IN24
dbg_mem_addr[7] => LessThan6.IN24
dbg_mem_addr[7] => LessThan8.IN24
dbg_mem_addr[7] => comb.DATAB
dbg_mem_addr[7] => comb.DATAB
dbg_mem_addr[7] => comb.DATAB
dbg_mem_addr[8] => LessThan2.IN23
dbg_mem_addr[8] => LessThan3.IN23
dbg_mem_addr[8] => LessThan6.IN23
dbg_mem_addr[8] => LessThan8.IN23
dbg_mem_addr[8] => comb.DATAB
dbg_mem_addr[8] => comb.DATAB
dbg_mem_addr[8] => comb.DATAB
dbg_mem_addr[9] => LessThan2.IN22
dbg_mem_addr[9] => LessThan3.IN22
dbg_mem_addr[9] => LessThan6.IN22
dbg_mem_addr[9] => LessThan8.IN22
dbg_mem_addr[9] => comb.DATAB
dbg_mem_addr[9] => comb.DATAB
dbg_mem_addr[9] => comb.DATAB
dbg_mem_addr[10] => LessThan2.IN21
dbg_mem_addr[10] => LessThan3.IN21
dbg_mem_addr[10] => LessThan6.IN21
dbg_mem_addr[10] => LessThan8.IN21
dbg_mem_addr[10] => comb.DATAB
dbg_mem_addr[10] => comb.DATAB
dbg_mem_addr[10] => comb.DATAB
dbg_mem_addr[11] => LessThan2.IN20
dbg_mem_addr[11] => LessThan3.IN20
dbg_mem_addr[11] => LessThan6.IN20
dbg_mem_addr[11] => LessThan8.IN20
dbg_mem_addr[11] => comb.DATAB
dbg_mem_addr[11] => comb.DATAB
dbg_mem_addr[11] => comb.DATAB
dbg_mem_addr[12] => LessThan2.IN19
dbg_mem_addr[12] => LessThan3.IN19
dbg_mem_addr[12] => LessThan6.IN19
dbg_mem_addr[12] => LessThan8.IN19
dbg_mem_addr[12] => comb.DATAB
dbg_mem_addr[12] => comb.DATAB
dbg_mem_addr[12] => comb.DATAB
dbg_mem_addr[13] => LessThan2.IN18
dbg_mem_addr[13] => LessThan3.IN18
dbg_mem_addr[13] => LessThan6.IN18
dbg_mem_addr[13] => LessThan8.IN18
dbg_mem_addr[13] => comb.DATAB
dbg_mem_addr[13] => comb.DATAB
dbg_mem_addr[13] => comb.DATAB
dbg_mem_addr[14] => LessThan2.IN17
dbg_mem_addr[14] => LessThan3.IN17
dbg_mem_addr[14] => LessThan6.IN17
dbg_mem_addr[14] => LessThan8.IN17
dbg_mem_addr[14] => comb.DATAB
dbg_mem_addr[15] => LessThan2.IN16
dbg_mem_addr[15] => LessThan3.IN16
dbg_mem_addr[15] => LessThan6.IN16
dbg_mem_addr[15] => LessThan8.IN16
dbg_mem_dout[0] => comb.DATAB
dbg_mem_dout[0] => comb.DATAB
dbg_mem_dout[0] => pmem_din[0].DATAIN
dbg_mem_dout[1] => comb.DATAB
dbg_mem_dout[1] => comb.DATAB
dbg_mem_dout[1] => pmem_din[1].DATAIN
dbg_mem_dout[2] => comb.DATAB
dbg_mem_dout[2] => comb.DATAB
dbg_mem_dout[2] => pmem_din[2].DATAIN
dbg_mem_dout[3] => comb.DATAB
dbg_mem_dout[3] => comb.DATAB
dbg_mem_dout[3] => pmem_din[3].DATAIN
dbg_mem_dout[4] => comb.DATAB
dbg_mem_dout[4] => comb.DATAB
dbg_mem_dout[4] => pmem_din[4].DATAIN
dbg_mem_dout[5] => comb.DATAB
dbg_mem_dout[5] => comb.DATAB
dbg_mem_dout[5] => pmem_din[5].DATAIN
dbg_mem_dout[6] => comb.DATAB
dbg_mem_dout[6] => comb.DATAB
dbg_mem_dout[6] => pmem_din[6].DATAIN
dbg_mem_dout[7] => comb.DATAB
dbg_mem_dout[7] => comb.DATAB
dbg_mem_dout[7] => pmem_din[7].DATAIN
dbg_mem_dout[8] => comb.DATAB
dbg_mem_dout[8] => comb.DATAB
dbg_mem_dout[8] => pmem_din[8].DATAIN
dbg_mem_dout[9] => comb.DATAB
dbg_mem_dout[9] => comb.DATAB
dbg_mem_dout[9] => pmem_din[9].DATAIN
dbg_mem_dout[10] => comb.DATAB
dbg_mem_dout[10] => comb.DATAB
dbg_mem_dout[10] => pmem_din[10].DATAIN
dbg_mem_dout[11] => comb.DATAB
dbg_mem_dout[11] => comb.DATAB
dbg_mem_dout[11] => pmem_din[11].DATAIN
dbg_mem_dout[12] => comb.DATAB
dbg_mem_dout[12] => comb.DATAB
dbg_mem_dout[12] => pmem_din[12].DATAIN
dbg_mem_dout[13] => comb.DATAB
dbg_mem_dout[13] => comb.DATAB
dbg_mem_dout[13] => pmem_din[13].DATAIN
dbg_mem_dout[14] => comb.DATAB
dbg_mem_dout[14] => comb.DATAB
dbg_mem_dout[14] => pmem_din[14].DATAIN
dbg_mem_dout[15] => comb.DATAB
dbg_mem_dout[15] => comb.DATAB
dbg_mem_dout[15] => pmem_din[15].DATAIN
dbg_mem_en => ext_dmem_en.IN1
dbg_mem_en => ext_pmem_en.IN1
dbg_mem_en => ext_per_en.IN1
dbg_mem_wr[0] => comb.DATAB
dbg_mem_wr[0] => comb.DATAB
dbg_mem_wr[0] => comb.DATAB
dbg_mem_wr[1] => comb.DATAB
dbg_mem_wr[1] => comb.DATAB
dbg_mem_wr[1] => comb.DATAB
dmem_dout[0] => eu_mdb_in.DATAA
dmem_dout[0] => ext_mem_din.DATAA
dmem_dout[1] => eu_mdb_in.DATAA
dmem_dout[1] => ext_mem_din.DATAA
dmem_dout[2] => eu_mdb_in.DATAA
dmem_dout[2] => ext_mem_din.DATAA
dmem_dout[3] => eu_mdb_in.DATAA
dmem_dout[3] => ext_mem_din.DATAA
dmem_dout[4] => eu_mdb_in.DATAA
dmem_dout[4] => ext_mem_din.DATAA
dmem_dout[5] => eu_mdb_in.DATAA
dmem_dout[5] => ext_mem_din.DATAA
dmem_dout[6] => eu_mdb_in.DATAA
dmem_dout[6] => ext_mem_din.DATAA
dmem_dout[7] => eu_mdb_in.DATAA
dmem_dout[7] => ext_mem_din.DATAA
dmem_dout[8] => eu_mdb_in.DATAA
dmem_dout[8] => ext_mem_din.DATAA
dmem_dout[9] => eu_mdb_in.DATAA
dmem_dout[9] => ext_mem_din.DATAA
dmem_dout[10] => eu_mdb_in.DATAA
dmem_dout[10] => ext_mem_din.DATAA
dmem_dout[11] => eu_mdb_in.DATAA
dmem_dout[11] => ext_mem_din.DATAA
dmem_dout[12] => eu_mdb_in.DATAA
dmem_dout[12] => ext_mem_din.DATAA
dmem_dout[13] => eu_mdb_in.DATAA
dmem_dout[13] => ext_mem_din.DATAA
dmem_dout[14] => eu_mdb_in.DATAA
dmem_dout[14] => ext_mem_din.DATAA
dmem_dout[15] => eu_mdb_in.DATAA
dmem_dout[15] => ext_mem_din.DATAA
eu_mab[0] => LessThan0.IN30
eu_mab[0] => LessThan1.IN30
eu_mab[0] => LessThan4.IN30
eu_mab[0] => LessThan7.IN30
eu_mab[0] => comb.DATAA
eu_mab[0] => comb.DATAA
eu_mab[0] => comb.DATAB
eu_mab[1] => LessThan0.IN29
eu_mab[1] => LessThan1.IN29
eu_mab[1] => LessThan4.IN29
eu_mab[1] => LessThan7.IN29
eu_mab[1] => comb.DATAA
eu_mab[1] => comb.DATAA
eu_mab[1] => comb.DATAB
eu_mab[2] => LessThan0.IN28
eu_mab[2] => LessThan1.IN28
eu_mab[2] => LessThan4.IN28
eu_mab[2] => LessThan7.IN28
eu_mab[2] => comb.DATAA
eu_mab[2] => comb.DATAA
eu_mab[2] => comb.DATAB
eu_mab[3] => LessThan0.IN27
eu_mab[3] => LessThan1.IN27
eu_mab[3] => LessThan4.IN27
eu_mab[3] => LessThan7.IN27
eu_mab[3] => comb.DATAA
eu_mab[3] => comb.DATAA
eu_mab[3] => comb.DATAB
eu_mab[4] => LessThan0.IN26
eu_mab[4] => LessThan1.IN26
eu_mab[4] => LessThan4.IN26
eu_mab[4] => LessThan7.IN26
eu_mab[4] => comb.DATAA
eu_mab[4] => comb.DATAA
eu_mab[4] => comb.DATAB
eu_mab[5] => LessThan0.IN25
eu_mab[5] => LessThan1.IN25
eu_mab[5] => LessThan4.IN25
eu_mab[5] => LessThan7.IN25
eu_mab[5] => comb.DATAA
eu_mab[5] => comb.DATAA
eu_mab[5] => comb.DATAB
eu_mab[6] => LessThan0.IN24
eu_mab[6] => LessThan1.IN24
eu_mab[6] => LessThan4.IN24
eu_mab[6] => LessThan7.IN24
eu_mab[6] => comb.DATAA
eu_mab[6] => comb.DATAA
eu_mab[6] => comb.DATAB
eu_mab[7] => LessThan0.IN23
eu_mab[7] => LessThan1.IN23
eu_mab[7] => LessThan4.IN23
eu_mab[7] => LessThan7.IN23
eu_mab[7] => comb.DATAA
eu_mab[7] => comb.DATAA
eu_mab[7] => comb.DATAB
eu_mab[8] => LessThan0.IN22
eu_mab[8] => LessThan1.IN22
eu_mab[8] => LessThan4.IN22
eu_mab[8] => LessThan7.IN22
eu_mab[8] => comb.DATAA
eu_mab[8] => comb.DATAA
eu_mab[8] => comb.DATAB
eu_mab[9] => LessThan0.IN21
eu_mab[9] => LessThan1.IN21
eu_mab[9] => LessThan4.IN21
eu_mab[9] => LessThan7.IN21
eu_mab[9] => comb.DATAA
eu_mab[9] => comb.DATAA
eu_mab[9] => comb.DATAB
eu_mab[10] => LessThan0.IN20
eu_mab[10] => LessThan1.IN20
eu_mab[10] => LessThan4.IN20
eu_mab[10] => LessThan7.IN20
eu_mab[10] => comb.DATAA
eu_mab[10] => comb.DATAA
eu_mab[10] => comb.DATAB
eu_mab[11] => LessThan0.IN19
eu_mab[11] => LessThan1.IN19
eu_mab[11] => LessThan4.IN19
eu_mab[11] => LessThan7.IN19
eu_mab[11] => comb.DATAA
eu_mab[11] => comb.DATAA
eu_mab[11] => comb.DATAB
eu_mab[12] => LessThan0.IN18
eu_mab[12] => LessThan1.IN18
eu_mab[12] => LessThan4.IN18
eu_mab[12] => LessThan7.IN18
eu_mab[12] => comb.DATAA
eu_mab[12] => comb.DATAA
eu_mab[12] => comb.DATAB
eu_mab[13] => LessThan0.IN17
eu_mab[13] => LessThan1.IN17
eu_mab[13] => LessThan4.IN17
eu_mab[13] => LessThan7.IN17
eu_mab[13] => comb.DATAB
eu_mab[14] => LessThan0.IN16
eu_mab[14] => LessThan1.IN16
eu_mab[14] => LessThan4.IN16
eu_mab[14] => LessThan7.IN16
eu_mb_en => eu_dmem_en.IN1
eu_mb_en => comb.IN1
eu_mb_en => eu_per_en.IN1
eu_mb_wr[0] => comb.DATAA
eu_mb_wr[0] => WideNor0.IN0
eu_mb_wr[0] => comb.DATAA
eu_mb_wr[1] => comb.DATAA
eu_mb_wr[1] => WideNor0.IN1
eu_mb_wr[1] => comb.DATAA
eu_mdb_out[0] => comb.DATAA
eu_mdb_out[0] => comb.DATAA
eu_mdb_out[1] => comb.DATAA
eu_mdb_out[1] => comb.DATAA
eu_mdb_out[2] => comb.DATAA
eu_mdb_out[2] => comb.DATAA
eu_mdb_out[3] => comb.DATAA
eu_mdb_out[3] => comb.DATAA
eu_mdb_out[4] => comb.DATAA
eu_mdb_out[4] => comb.DATAA
eu_mdb_out[5] => comb.DATAA
eu_mdb_out[5] => comb.DATAA
eu_mdb_out[6] => comb.DATAA
eu_mdb_out[6] => comb.DATAA
eu_mdb_out[7] => comb.DATAA
eu_mdb_out[7] => comb.DATAA
eu_mdb_out[8] => comb.DATAA
eu_mdb_out[8] => comb.DATAA
eu_mdb_out[9] => comb.DATAA
eu_mdb_out[9] => comb.DATAA
eu_mdb_out[10] => comb.DATAA
eu_mdb_out[10] => comb.DATAA
eu_mdb_out[11] => comb.DATAA
eu_mdb_out[11] => comb.DATAA
eu_mdb_out[12] => comb.DATAA
eu_mdb_out[12] => comb.DATAA
eu_mdb_out[13] => comb.DATAA
eu_mdb_out[13] => comb.DATAA
eu_mdb_out[14] => comb.DATAA
eu_mdb_out[14] => comb.DATAA
eu_mdb_out[15] => comb.DATAA
eu_mdb_out[15] => comb.DATAA
fe_mab[0] => comb.DATAA
fe_mab[0] => LessThan5.IN30
fe_mab[1] => comb.DATAA
fe_mab[1] => LessThan5.IN29
fe_mab[2] => comb.DATAA
fe_mab[2] => LessThan5.IN28
fe_mab[3] => comb.DATAA
fe_mab[3] => LessThan5.IN27
fe_mab[4] => comb.DATAA
fe_mab[4] => LessThan5.IN26
fe_mab[5] => comb.DATAA
fe_mab[5] => LessThan5.IN25
fe_mab[6] => comb.DATAA
fe_mab[6] => LessThan5.IN24
fe_mab[7] => comb.DATAA
fe_mab[7] => LessThan5.IN23
fe_mab[8] => comb.DATAA
fe_mab[8] => LessThan5.IN22
fe_mab[9] => comb.DATAA
fe_mab[9] => LessThan5.IN21
fe_mab[10] => comb.DATAA
fe_mab[10] => LessThan5.IN20
fe_mab[11] => comb.DATAA
fe_mab[11] => LessThan5.IN19
fe_mab[12] => comb.DATAA
fe_mab[12] => LessThan5.IN18
fe_mab[13] => comb.DATAA
fe_mab[13] => LessThan5.IN17
fe_mab[14] => LessThan5.IN16
fe_mb_en => fe_pmem_en.IN1
mclk => ext_mem_din_sel[0].CLK
mclk => ext_mem_din_sel[1].CLK
mclk => eu_mdb_in_sel[0].CLK
mclk => eu_mdb_in_sel[1].CLK
mclk => pmem_dout_bckup_sel.CLK
mclk => pmem_dout_bckup[0].CLK
mclk => pmem_dout_bckup[1].CLK
mclk => pmem_dout_bckup[2].CLK
mclk => pmem_dout_bckup[3].CLK
mclk => pmem_dout_bckup[4].CLK
mclk => pmem_dout_bckup[5].CLK
mclk => pmem_dout_bckup[6].CLK
mclk => pmem_dout_bckup[7].CLK
mclk => pmem_dout_bckup[8].CLK
mclk => pmem_dout_bckup[9].CLK
mclk => pmem_dout_bckup[10].CLK
mclk => pmem_dout_bckup[11].CLK
mclk => pmem_dout_bckup[12].CLK
mclk => pmem_dout_bckup[13].CLK
mclk => pmem_dout_bckup[14].CLK
mclk => pmem_dout_bckup[15].CLK
mclk => fe_pmem_en_dly.CLK
mclk => per_dout_val[0].CLK
mclk => per_dout_val[1].CLK
mclk => per_dout_val[2].CLK
mclk => per_dout_val[3].CLK
mclk => per_dout_val[4].CLK
mclk => per_dout_val[5].CLK
mclk => per_dout_val[6].CLK
mclk => per_dout_val[7].CLK
mclk => per_dout_val[8].CLK
mclk => per_dout_val[9].CLK
mclk => per_dout_val[10].CLK
mclk => per_dout_val[11].CLK
mclk => per_dout_val[12].CLK
mclk => per_dout_val[13].CLK
mclk => per_dout_val[14].CLK
mclk => per_dout_val[15].CLK
dma_addr[1] => ~NO_FANOUT~
dma_addr[2] => ~NO_FANOUT~
dma_addr[3] => ~NO_FANOUT~
dma_addr[4] => ~NO_FANOUT~
dma_addr[5] => ~NO_FANOUT~
dma_addr[6] => ~NO_FANOUT~
dma_addr[7] => ~NO_FANOUT~
dma_addr[8] => ~NO_FANOUT~
dma_addr[9] => ~NO_FANOUT~
dma_addr[10] => ~NO_FANOUT~
dma_addr[11] => ~NO_FANOUT~
dma_addr[12] => ~NO_FANOUT~
dma_addr[13] => ~NO_FANOUT~
dma_addr[14] => ~NO_FANOUT~
dma_addr[15] => ~NO_FANOUT~
dma_din[0] => ~NO_FANOUT~
dma_din[1] => ~NO_FANOUT~
dma_din[2] => ~NO_FANOUT~
dma_din[3] => ~NO_FANOUT~
dma_din[4] => ~NO_FANOUT~
dma_din[5] => ~NO_FANOUT~
dma_din[6] => ~NO_FANOUT~
dma_din[7] => ~NO_FANOUT~
dma_din[8] => ~NO_FANOUT~
dma_din[9] => ~NO_FANOUT~
dma_din[10] => ~NO_FANOUT~
dma_din[11] => ~NO_FANOUT~
dma_din[12] => ~NO_FANOUT~
dma_din[13] => ~NO_FANOUT~
dma_din[14] => ~NO_FANOUT~
dma_din[15] => ~NO_FANOUT~
dma_en => ~NO_FANOUT~
dma_priority => ~NO_FANOUT~
dma_we[0] => ~NO_FANOUT~
dma_we[1] => ~NO_FANOUT~
per_dout[0] => per_dout_val[0].DATAIN
per_dout[1] => per_dout_val[1].DATAIN
per_dout[2] => per_dout_val[2].DATAIN
per_dout[3] => per_dout_val[3].DATAIN
per_dout[4] => per_dout_val[4].DATAIN
per_dout[5] => per_dout_val[5].DATAIN
per_dout[6] => per_dout_val[6].DATAIN
per_dout[7] => per_dout_val[7].DATAIN
per_dout[8] => per_dout_val[8].DATAIN
per_dout[9] => per_dout_val[9].DATAIN
per_dout[10] => per_dout_val[10].DATAIN
per_dout[11] => per_dout_val[11].DATAIN
per_dout[12] => per_dout_val[12].DATAIN
per_dout[13] => per_dout_val[13].DATAIN
per_dout[14] => per_dout_val[14].DATAIN
per_dout[15] => per_dout_val[15].DATAIN
pmem_dout[0] => fe_mdb_in.DATAA
pmem_dout[0] => eu_mdb_in.DATAB
pmem_dout[0] => ext_mem_din.DATAB
pmem_dout[0] => pmem_dout_bckup[0].DATAIN
pmem_dout[1] => fe_mdb_in.DATAA
pmem_dout[1] => eu_mdb_in.DATAB
pmem_dout[1] => ext_mem_din.DATAB
pmem_dout[1] => pmem_dout_bckup[1].DATAIN
pmem_dout[2] => fe_mdb_in.DATAA
pmem_dout[2] => eu_mdb_in.DATAB
pmem_dout[2] => ext_mem_din.DATAB
pmem_dout[2] => pmem_dout_bckup[2].DATAIN
pmem_dout[3] => fe_mdb_in.DATAA
pmem_dout[3] => eu_mdb_in.DATAB
pmem_dout[3] => ext_mem_din.DATAB
pmem_dout[3] => pmem_dout_bckup[3].DATAIN
pmem_dout[4] => fe_mdb_in.DATAA
pmem_dout[4] => eu_mdb_in.DATAB
pmem_dout[4] => ext_mem_din.DATAB
pmem_dout[4] => pmem_dout_bckup[4].DATAIN
pmem_dout[5] => fe_mdb_in.DATAA
pmem_dout[5] => eu_mdb_in.DATAB
pmem_dout[5] => ext_mem_din.DATAB
pmem_dout[5] => pmem_dout_bckup[5].DATAIN
pmem_dout[6] => fe_mdb_in.DATAA
pmem_dout[6] => eu_mdb_in.DATAB
pmem_dout[6] => ext_mem_din.DATAB
pmem_dout[6] => pmem_dout_bckup[6].DATAIN
pmem_dout[7] => fe_mdb_in.DATAA
pmem_dout[7] => eu_mdb_in.DATAB
pmem_dout[7] => ext_mem_din.DATAB
pmem_dout[7] => pmem_dout_bckup[7].DATAIN
pmem_dout[8] => fe_mdb_in.DATAA
pmem_dout[8] => eu_mdb_in.DATAB
pmem_dout[8] => ext_mem_din.DATAB
pmem_dout[8] => pmem_dout_bckup[8].DATAIN
pmem_dout[9] => fe_mdb_in.DATAA
pmem_dout[9] => eu_mdb_in.DATAB
pmem_dout[9] => ext_mem_din.DATAB
pmem_dout[9] => pmem_dout_bckup[9].DATAIN
pmem_dout[10] => fe_mdb_in.DATAA
pmem_dout[10] => eu_mdb_in.DATAB
pmem_dout[10] => ext_mem_din.DATAB
pmem_dout[10] => pmem_dout_bckup[10].DATAIN
pmem_dout[11] => fe_mdb_in.DATAA
pmem_dout[11] => eu_mdb_in.DATAB
pmem_dout[11] => ext_mem_din.DATAB
pmem_dout[11] => pmem_dout_bckup[11].DATAIN
pmem_dout[12] => fe_mdb_in.DATAA
pmem_dout[12] => eu_mdb_in.DATAB
pmem_dout[12] => ext_mem_din.DATAB
pmem_dout[12] => pmem_dout_bckup[12].DATAIN
pmem_dout[13] => fe_mdb_in.DATAA
pmem_dout[13] => eu_mdb_in.DATAB
pmem_dout[13] => ext_mem_din.DATAB
pmem_dout[13] => pmem_dout_bckup[13].DATAIN
pmem_dout[14] => fe_mdb_in.DATAA
pmem_dout[14] => eu_mdb_in.DATAB
pmem_dout[14] => ext_mem_din.DATAB
pmem_dout[14] => pmem_dout_bckup[14].DATAIN
pmem_dout[15] => fe_mdb_in.DATAA
pmem_dout[15] => eu_mdb_in.DATAB
pmem_dout[15] => ext_mem_din.DATAB
pmem_dout[15] => pmem_dout_bckup[15].DATAIN
puc_rst => ext_mem_din_sel[0].ACLR
puc_rst => ext_mem_din_sel[1].ACLR
puc_rst => eu_mdb_in_sel[0].ACLR
puc_rst => eu_mdb_in_sel[1].ACLR
puc_rst => pmem_dout_bckup_sel.ACLR
puc_rst => pmem_dout_bckup[0].ACLR
puc_rst => pmem_dout_bckup[1].ACLR
puc_rst => pmem_dout_bckup[2].ACLR
puc_rst => pmem_dout_bckup[3].ACLR
puc_rst => pmem_dout_bckup[4].ACLR
puc_rst => pmem_dout_bckup[5].ACLR
puc_rst => pmem_dout_bckup[6].ACLR
puc_rst => pmem_dout_bckup[7].ACLR
puc_rst => pmem_dout_bckup[8].ACLR
puc_rst => pmem_dout_bckup[9].ACLR
puc_rst => pmem_dout_bckup[10].ACLR
puc_rst => pmem_dout_bckup[11].ACLR
puc_rst => pmem_dout_bckup[12].ACLR
puc_rst => pmem_dout_bckup[13].ACLR
puc_rst => pmem_dout_bckup[14].ACLR
puc_rst => pmem_dout_bckup[15].ACLR
puc_rst => fe_pmem_en_dly.ACLR
puc_rst => per_dout_val[0].ACLR
puc_rst => per_dout_val[1].ACLR
puc_rst => per_dout_val[2].ACLR
puc_rst => per_dout_val[3].ACLR
puc_rst => per_dout_val[4].ACLR
puc_rst => per_dout_val[5].ACLR
puc_rst => per_dout_val[6].ACLR
puc_rst => per_dout_val[7].ACLR
puc_rst => per_dout_val[8].ACLR
puc_rst => per_dout_val[9].ACLR
puc_rst => per_dout_val[10].ACLR
puc_rst => per_dout_val[11].ACLR
puc_rst => per_dout_val[12].ACLR
puc_rst => per_dout_val[13].ACLR
puc_rst => per_dout_val[14].ACLR
puc_rst => per_dout_val[15].ACLR
scan_enable => ~NO_FANOUT~


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0
cpu_id[0] <= <VCC>
cpu_id[1] <= <VCC>
cpu_id[2] <= <GND>
cpu_id[3] <= <GND>
cpu_id[4] <= <GND>
cpu_id[5] <= <GND>
cpu_id[6] <= <GND>
cpu_id[7] <= <GND>
cpu_id[8] <= <GND>
cpu_id[9] <= <GND>
cpu_id[10] <= <GND>
cpu_id[11] <= <GND>
cpu_id[12] <= <GND>
cpu_id[13] <= <GND>
cpu_id[14] <= <VCC>
cpu_id[15] <= <GND>
cpu_id[16] <= <VCC>
cpu_id[17] <= <GND>
cpu_id[18] <= <GND>
cpu_id[19] <= <GND>
cpu_id[20] <= <GND>
cpu_id[21] <= <GND>
cpu_id[22] <= <GND>
cpu_id[23] <= <GND>
cpu_id[24] <= <VCC>
cpu_id[25] <= <GND>
cpu_id[26] <= <GND>
cpu_id[27] <= <GND>
cpu_id[28] <= <GND>
cpu_id[29] <= <GND>
cpu_id[30] <= <GND>
cpu_id[31] <= <VCC>
nmi_pnd <= <GND>
nmi_wkup <= <GND>
per_dout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[2] <= cpu_nr_rd[2].DB_MAX_OUTPUT_PORT_TYPE
per_dout[3] <= cpu_nr_rd[3].DB_MAX_OUTPUT_PORT_TYPE
per_dout[4] <= cpu_nr_rd[4].DB_MAX_OUTPUT_PORT_TYPE
per_dout[5] <= cpu_nr_rd[5].DB_MAX_OUTPUT_PORT_TYPE
per_dout[6] <= cpu_nr_rd[6].DB_MAX_OUTPUT_PORT_TYPE
per_dout[7] <= cpu_nr_rd[7].DB_MAX_OUTPUT_PORT_TYPE
per_dout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[9] <= cpu_nr_rd[9].DB_MAX_OUTPUT_PORT_TYPE
per_dout[10] <= cpu_nr_rd[10].DB_MAX_OUTPUT_PORT_TYPE
per_dout[11] <= cpu_nr_rd[11].DB_MAX_OUTPUT_PORT_TYPE
per_dout[12] <= cpu_nr_rd[12].DB_MAX_OUTPUT_PORT_TYPE
per_dout[13] <= cpu_nr_rd[13].DB_MAX_OUTPUT_PORT_TYPE
per_dout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
wdtie <= wdtie~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdtifg_sw_clr <= wdtifg_sw_clr.DB_MAX_OUTPUT_PORT_TYPE
wdtifg_sw_set <= wdtifg_sw_set.DB_MAX_OUTPUT_PORT_TYPE
cpu_nr_inst[0] => cpu_nr_rd[0].IN1
cpu_nr_inst[1] => cpu_nr_rd[1].IN1
cpu_nr_inst[2] => cpu_nr_rd[2].IN1
cpu_nr_inst[3] => cpu_nr_rd[3].IN1
cpu_nr_inst[4] => cpu_nr_rd[4].IN1
cpu_nr_inst[5] => cpu_nr_rd[5].IN1
cpu_nr_inst[6] => cpu_nr_rd[6].IN1
cpu_nr_inst[7] => cpu_nr_rd[7].IN1
cpu_nr_total[0] => cpu_nr_rd[8].IN1
cpu_nr_total[1] => cpu_nr_rd[9].IN1
cpu_nr_total[2] => cpu_nr_rd[10].IN1
cpu_nr_total[3] => cpu_nr_rd[11].IN1
cpu_nr_total[4] => cpu_nr_rd[12].IN1
cpu_nr_total[5] => cpu_nr_rd[13].IN1
cpu_nr_total[6] => cpu_nr_rd[14].IN1
cpu_nr_total[7] => cpu_nr_rd[15].IN1
mclk => wdtie~reg0.CLK
nmi => ~NO_FANOUT~
nmi_acc => ~NO_FANOUT~
per_addr[0] => Equal1.IN3
per_addr[0] => Equal2.IN4
per_addr[0] => Equal3.IN2
per_addr[0] => Equal4.IN4
per_addr[0] => Equal5.IN2
per_addr[1] => Equal1.IN2
per_addr[1] => Equal2.IN2
per_addr[1] => Equal3.IN4
per_addr[1] => Equal4.IN3
per_addr[1] => Equal5.IN1
per_addr[2] => Equal1.IN1
per_addr[2] => Equal2.IN1
per_addr[2] => Equal3.IN1
per_addr[2] => Equal4.IN1
per_addr[2] => Equal5.IN4
per_addr[3] => Equal0.IN10
per_addr[4] => Equal0.IN9
per_addr[5] => Equal0.IN8
per_addr[6] => Equal0.IN7
per_addr[7] => Equal0.IN6
per_addr[8] => Equal0.IN5
per_addr[9] => Equal0.IN4
per_addr[10] => Equal0.IN3
per_addr[11] => Equal0.IN2
per_addr[12] => Equal0.IN1
per_addr[13] => Equal0.IN0
per_din[0] => wdtifg_sw_set.IN1
per_din[0] => wdtifg_sw_clr.IN1
per_din[0] => wdtie~reg0.DATAIN
per_din[1] => ~NO_FANOUT~
per_din[2] => ~NO_FANOUT~
per_din[3] => ~NO_FANOUT~
per_din[4] => ~NO_FANOUT~
per_din[5] => ~NO_FANOUT~
per_din[6] => ~NO_FANOUT~
per_din[7] => ~NO_FANOUT~
per_din[8] => ~NO_FANOUT~
per_din[9] => ~NO_FANOUT~
per_din[10] => ~NO_FANOUT~
per_din[11] => ~NO_FANOUT~
per_din[12] => ~NO_FANOUT~
per_din[13] => ~NO_FANOUT~
per_din[14] => ~NO_FANOUT~
per_din[15] => ~NO_FANOUT~
per_en => reg_sel.IN1
per_we[0] => reg_lo_write.IN1
per_we[0] => WideNor0.IN0
per_we[1] => WideNor0.IN1
puc_rst => wdtie~reg0.ACLR
scan_mode => ~NO_FANOUT~
wdtifg => ifg1_rd[0].IN1
wdtnmies => ~NO_FANOUT~


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0
per_dout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[9] <= <GND>
per_dout[10] <= <GND>
per_dout[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[12] <= <GND>
per_dout[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[15] <= <GND>
wdt_irq <= comb.DB_MAX_OUTPUT_PORT_TYPE
wdt_reset <= wdt_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdt_wkup <= <GND>
wdtifg <= wdtifg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdtnmies <= wdtctl[6].DB_MAX_OUTPUT_PORT_TYPE
aclk => ~NO_FANOUT~
aclk_en => clk_src_en.DATAB
dbg_freeze => wdtcnt_incr.IN1
mclk => wdt_reset~reg0.CLK
mclk => wdtifg~reg0.CLK
mclk => wdtcnt[0].CLK
mclk => wdtcnt[1].CLK
mclk => wdtcnt[2].CLK
mclk => wdtcnt[3].CLK
mclk => wdtcnt[4].CLK
mclk => wdtcnt[5].CLK
mclk => wdtcnt[6].CLK
mclk => wdtcnt[7].CLK
mclk => wdtcnt[8].CLK
mclk => wdtcnt[9].CLK
mclk => wdtcnt[10].CLK
mclk => wdtcnt[11].CLK
mclk => wdtcnt[12].CLK
mclk => wdtcnt[13].CLK
mclk => wdtcnt[14].CLK
mclk => wdtcnt[15].CLK
mclk => wdtctl[0].CLK
mclk => wdtctl[1].CLK
mclk => wdtctl[2].CLK
mclk => wdtctl[3].CLK
mclk => wdtctl[4].CLK
mclk => wdtctl[5].CLK
mclk => wdtctl[6].CLK
mclk => wdtctl[7].CLK
per_addr[0] => Equal1.IN0
per_addr[1] => Equal0.IN12
per_addr[2] => Equal0.IN11
per_addr[3] => Equal0.IN10
per_addr[4] => Equal0.IN1
per_addr[5] => Equal0.IN9
per_addr[6] => Equal0.IN8
per_addr[7] => Equal0.IN0
per_addr[8] => Equal0.IN7
per_addr[9] => Equal0.IN6
per_addr[10] => Equal0.IN5
per_addr[11] => Equal0.IN4
per_addr[12] => Equal0.IN3
per_addr[13] => Equal0.IN2
per_din[0] => wdtctl[0].DATAIN
per_din[1] => wdtctl[1].DATAIN
per_din[2] => wdtctl[2].DATAIN
per_din[3] => comb.IN1
per_din[4] => wdtctl[4].DATAIN
per_din[5] => ~NO_FANOUT~
per_din[6] => ~NO_FANOUT~
per_din[7] => wdtctl[7].DATAIN
per_din[8] => Equal2.IN7
per_din[9] => Equal2.IN3
per_din[10] => Equal2.IN6
per_din[11] => Equal2.IN2
per_din[12] => Equal2.IN1
per_din[13] => Equal2.IN5
per_din[14] => Equal2.IN0
per_din[15] => Equal2.IN4
per_en => reg_sel.IN1
per_we[0] => WideOr0.IN0
per_we[0] => WideNor0.IN0
per_we[1] => WideOr0.IN1
per_we[1] => WideNor0.IN1
por => wdt_reset~reg0.ACLR
por => wdtifg~reg0.ACLR
puc_rst => wdtcnt[0].ACLR
puc_rst => wdtcnt[1].ACLR
puc_rst => wdtcnt[2].ACLR
puc_rst => wdtcnt[3].ACLR
puc_rst => wdtcnt[4].ACLR
puc_rst => wdtcnt[5].ACLR
puc_rst => wdtcnt[6].ACLR
puc_rst => wdtcnt[7].ACLR
puc_rst => wdtcnt[8].ACLR
puc_rst => wdtcnt[9].ACLR
puc_rst => wdtcnt[10].ACLR
puc_rst => wdtcnt[11].ACLR
puc_rst => wdtcnt[12].ACLR
puc_rst => wdtcnt[13].ACLR
puc_rst => wdtcnt[14].ACLR
puc_rst => wdtcnt[15].ACLR
puc_rst => wdtctl[0].ACLR
puc_rst => wdtctl[1].ACLR
puc_rst => wdtctl[2].ACLR
puc_rst => wdtctl[3].ACLR
puc_rst => wdtctl[4].ACLR
puc_rst => wdtctl[5].ACLR
puc_rst => wdtctl[6].ACLR
puc_rst => wdtctl[7].ACLR
scan_enable => ~NO_FANOUT~
scan_mode => ~NO_FANOUT~
smclk => ~NO_FANOUT~
smclk_en => clk_src_en.DATAA
wdtie => comb.IN1
wdtifg_irq_clr => comb.IN1
wdtifg_sw_clr => wdtifg_clr.IN1
wdtifg_sw_set => wdtifg_set.IN1


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0
per_dout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mclk => acc_sel.CLK
mclk => sign_sel.CLK
mclk => op1[0].CLK
mclk => op1[1].CLK
mclk => op1[2].CLK
mclk => op1[3].CLK
mclk => op1[4].CLK
mclk => op1[5].CLK
mclk => op1[6].CLK
mclk => op1[7].CLK
mclk => op1[8].CLK
mclk => op1[9].CLK
mclk => op1[10].CLK
mclk => op1[11].CLK
mclk => op1[12].CLK
mclk => op1[13].CLK
mclk => op1[14].CLK
mclk => op1[15].CLK
mclk => cycle[0].CLK
mclk => cycle[1].CLK
mclk => sumext_s[0].CLK
mclk => sumext_s[1].CLK
mclk => op2[0].CLK
mclk => op2[1].CLK
mclk => op2[2].CLK
mclk => op2[3].CLK
mclk => op2[4].CLK
mclk => op2[5].CLK
mclk => op2[6].CLK
mclk => op2[7].CLK
mclk => op2[8].CLK
mclk => op2[9].CLK
mclk => op2[10].CLK
mclk => op2[11].CLK
mclk => op2[12].CLK
mclk => op2[13].CLK
mclk => op2[14].CLK
mclk => op2[15].CLK
mclk => reslo[0].CLK
mclk => reslo[1].CLK
mclk => reslo[2].CLK
mclk => reslo[3].CLK
mclk => reslo[4].CLK
mclk => reslo[5].CLK
mclk => reslo[6].CLK
mclk => reslo[7].CLK
mclk => reslo[8].CLK
mclk => reslo[9].CLK
mclk => reslo[10].CLK
mclk => reslo[11].CLK
mclk => reslo[12].CLK
mclk => reslo[13].CLK
mclk => reslo[14].CLK
mclk => reslo[15].CLK
mclk => reshi[0].CLK
mclk => reshi[1].CLK
mclk => reshi[2].CLK
mclk => reshi[3].CLK
mclk => reshi[4].CLK
mclk => reshi[5].CLK
mclk => reshi[6].CLK
mclk => reshi[7].CLK
mclk => reshi[8].CLK
mclk => reshi[9].CLK
mclk => reshi[10].CLK
mclk => reshi[11].CLK
mclk => reshi[12].CLK
mclk => reshi[13].CLK
mclk => reshi[14].CLK
mclk => reshi[15].CLK
per_addr[0] => Equal1.IN3
per_addr[0] => Equal2.IN0
per_addr[0] => Equal3.IN3
per_addr[0] => Equal4.IN1
per_addr[0] => Equal5.IN3
per_addr[0] => Equal6.IN1
per_addr[0] => Equal7.IN3
per_addr[0] => Equal8.IN2
per_addr[1] => Equal1.IN2
per_addr[1] => Equal2.IN3
per_addr[1] => Equal3.IN0
per_addr[1] => Equal4.IN0
per_addr[1] => Equal5.IN2
per_addr[1] => Equal6.IN3
per_addr[1] => Equal7.IN1
per_addr[1] => Equal8.IN1
per_addr[2] => Equal1.IN1
per_addr[2] => Equal2.IN2
per_addr[2] => Equal3.IN2
per_addr[2] => Equal4.IN3
per_addr[2] => Equal5.IN0
per_addr[2] => Equal6.IN0
per_addr[2] => Equal7.IN0
per_addr[2] => Equal8.IN0
per_addr[3] => Equal0.IN2
per_addr[4] => Equal0.IN1
per_addr[5] => Equal0.IN10
per_addr[6] => Equal0.IN9
per_addr[7] => Equal0.IN0
per_addr[8] => Equal0.IN8
per_addr[9] => Equal0.IN7
per_addr[10] => Equal0.IN6
per_addr[11] => Equal0.IN5
per_addr[12] => Equal0.IN4
per_addr[13] => Equal0.IN3
per_din[0] => reslo.DATAB
per_din[0] => reshi.DATAB
per_din[0] => op1[0].DATAIN
per_din[0] => op2[0].DATAIN
per_din[1] => reslo.DATAB
per_din[1] => reshi.DATAB
per_din[1] => op1[1].DATAIN
per_din[1] => op2[1].DATAIN
per_din[2] => reslo.DATAB
per_din[2] => reshi.DATAB
per_din[2] => op1[2].DATAIN
per_din[2] => op2[2].DATAIN
per_din[3] => reslo.DATAB
per_din[3] => reshi.DATAB
per_din[3] => op1[3].DATAIN
per_din[3] => op2[3].DATAIN
per_din[4] => reslo.DATAB
per_din[4] => reshi.DATAB
per_din[4] => op1[4].DATAIN
per_din[4] => op2[4].DATAIN
per_din[5] => reslo.DATAB
per_din[5] => reshi.DATAB
per_din[5] => op1[5].DATAIN
per_din[5] => op2[5].DATAIN
per_din[6] => reslo.DATAB
per_din[6] => reshi.DATAB
per_din[6] => op1[6].DATAIN
per_din[6] => op2[6].DATAIN
per_din[7] => reslo.DATAB
per_din[7] => reshi.DATAB
per_din[7] => op1[7].DATAIN
per_din[7] => op2[7].DATAIN
per_din[8] => per_din_msk[8].IN0
per_din[9] => per_din_msk[9].IN0
per_din[10] => per_din_msk[10].IN0
per_din[11] => per_din_msk[11].IN0
per_din[12] => per_din_msk[12].IN0
per_din[13] => per_din_msk[13].IN0
per_din[14] => per_din_msk[14].IN0
per_din[15] => per_din_msk[15].IN0
per_en => reg_sel.IN1
per_we[0] => WideOr0.IN0
per_we[0] => WideNor0.IN0
per_we[1] => WideOr0.IN1
per_we[1] => WideNor0.IN1
per_we[1] => per_din_msk[8].IN1
per_we[1] => per_din_msk[9].IN1
per_we[1] => per_din_msk[10].IN1
per_we[1] => per_din_msk[11].IN1
per_we[1] => per_din_msk[12].IN1
per_we[1] => per_din_msk[13].IN1
per_we[1] => per_din_msk[14].IN1
per_we[1] => per_din_msk[15].IN1
puc_rst => cycle[0].ACLR
puc_rst => cycle[1].ACLR
puc_rst => acc_sel.ACLR
puc_rst => sign_sel.ACLR
puc_rst => sumext_s[0].ACLR
puc_rst => sumext_s[1].ACLR
puc_rst => reshi[0].ACLR
puc_rst => reshi[1].ACLR
puc_rst => reshi[2].ACLR
puc_rst => reshi[3].ACLR
puc_rst => reshi[4].ACLR
puc_rst => reshi[5].ACLR
puc_rst => reshi[6].ACLR
puc_rst => reshi[7].ACLR
puc_rst => reshi[8].ACLR
puc_rst => reshi[9].ACLR
puc_rst => reshi[10].ACLR
puc_rst => reshi[11].ACLR
puc_rst => reshi[12].ACLR
puc_rst => reshi[13].ACLR
puc_rst => reshi[14].ACLR
puc_rst => reshi[15].ACLR
puc_rst => reslo[0].ACLR
puc_rst => reslo[1].ACLR
puc_rst => reslo[2].ACLR
puc_rst => reslo[3].ACLR
puc_rst => reslo[4].ACLR
puc_rst => reslo[5].ACLR
puc_rst => reslo[6].ACLR
puc_rst => reslo[7].ACLR
puc_rst => reslo[8].ACLR
puc_rst => reslo[9].ACLR
puc_rst => reslo[10].ACLR
puc_rst => reslo[11].ACLR
puc_rst => reslo[12].ACLR
puc_rst => reslo[13].ACLR
puc_rst => reslo[14].ACLR
puc_rst => reslo[15].ACLR
puc_rst => op2[0].ACLR
puc_rst => op2[1].ACLR
puc_rst => op2[2].ACLR
puc_rst => op2[3].ACLR
puc_rst => op2[4].ACLR
puc_rst => op2[5].ACLR
puc_rst => op2[6].ACLR
puc_rst => op2[7].ACLR
puc_rst => op2[8].ACLR
puc_rst => op2[9].ACLR
puc_rst => op2[10].ACLR
puc_rst => op2[11].ACLR
puc_rst => op2[12].ACLR
puc_rst => op2[13].ACLR
puc_rst => op2[14].ACLR
puc_rst => op2[15].ACLR
puc_rst => op1[0].ACLR
puc_rst => op1[1].ACLR
puc_rst => op1[2].ACLR
puc_rst => op1[3].ACLR
puc_rst => op1[4].ACLR
puc_rst => op1[5].ACLR
puc_rst => op1[6].ACLR
puc_rst => op1[7].ACLR
puc_rst => op1[8].ACLR
puc_rst => op1[9].ACLR
puc_rst => op1[10].ACLR
puc_rst => op1[11].ACLR
puc_rst => op1[12].ACLR
puc_rst => op1[13].ACLR
puc_rst => op1[14].ACLR
puc_rst => op1[15].ACLR
scan_enable => ~NO_FANOUT~


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0
dbg_cpu_reset <= cpu_ctl[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_freeze <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_halt_cmd <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_i2c_sda_out <= <VCC>
dbg_mem_addr[0] <= mem_addr[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[1] <= mem_addr[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[2] <= mem_addr[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[3] <= mem_addr[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[4] <= mem_addr[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[5] <= mem_addr[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[6] <= mem_addr[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[7] <= mem_addr[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[8] <= mem_addr[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[9] <= mem_addr[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[10] <= mem_addr[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[11] <= mem_addr[11].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[12] <= mem_addr[12].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[13] <= mem_addr[13].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[14] <= mem_addr[14].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_addr[15] <= mem_addr[15].DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[0] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[1] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[2] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[3] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[4] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[5] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[6] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[7] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[8] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[9] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[10] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[11] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[12] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[13] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[14] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_dout[15] <= dbg_mem_dout.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_en <= dbg_mem_en.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_wr[0] <= dbg_mem_wr.DB_MAX_OUTPUT_PORT_TYPE
dbg_mem_wr[1] <= dbg_mem_wr.DB_MAX_OUTPUT_PORT_TYPE
dbg_reg_wr <= dbg_reg_wr.DB_MAX_OUTPUT_PORT_TYPE
dbg_uart_txd <= omsp_dbg_uart:dbg_uart_0.dbg_uart_txd
cpu_en_s => comb.IN1
cpu_id[0] => cpu_id_lo_rd[0].IN1
cpu_id[1] => cpu_id_lo_rd[1].IN1
cpu_id[2] => cpu_id_lo_rd[2].IN1
cpu_id[3] => cpu_id_lo_rd[3].IN1
cpu_id[4] => cpu_id_lo_rd[4].IN1
cpu_id[5] => cpu_id_lo_rd[5].IN1
cpu_id[6] => cpu_id_lo_rd[6].IN1
cpu_id[7] => cpu_id_lo_rd[7].IN1
cpu_id[8] => cpu_id_lo_rd[8].IN1
cpu_id[9] => cpu_id_lo_rd[9].IN1
cpu_id[10] => cpu_id_lo_rd[10].IN1
cpu_id[11] => cpu_id_lo_rd[11].IN1
cpu_id[12] => cpu_id_lo_rd[12].IN1
cpu_id[13] => cpu_id_lo_rd[13].IN1
cpu_id[14] => cpu_id_lo_rd[14].IN1
cpu_id[15] => cpu_id_lo_rd[15].IN1
cpu_id[16] => cpu_id_hi_rd[0].IN1
cpu_id[17] => cpu_id_hi_rd[1].IN1
cpu_id[18] => cpu_id_hi_rd[2].IN1
cpu_id[19] => cpu_id_hi_rd[3].IN1
cpu_id[20] => cpu_id_hi_rd[4].IN1
cpu_id[21] => cpu_id_hi_rd[5].IN1
cpu_id[22] => cpu_id_hi_rd[6].IN1
cpu_id[23] => cpu_id_hi_rd[7].IN1
cpu_id[24] => cpu_id_hi_rd[8].IN1
cpu_id[25] => cpu_id_hi_rd[9].IN1
cpu_id[26] => cpu_id_hi_rd[10].IN1
cpu_id[27] => cpu_id_hi_rd[11].IN1
cpu_id[28] => cpu_id_hi_rd[12].IN1
cpu_id[29] => cpu_id_hi_rd[13].IN1
cpu_id[30] => cpu_id_hi_rd[14].IN1
cpu_id[31] => cpu_id_hi_rd[15].IN1
cpu_nr_inst[0] => cpu_nr_rd[0].IN1
cpu_nr_inst[1] => cpu_nr_rd[1].IN1
cpu_nr_inst[2] => cpu_nr_rd[2].IN1
cpu_nr_inst[3] => cpu_nr_rd[3].IN1
cpu_nr_inst[4] => cpu_nr_rd[4].IN1
cpu_nr_inst[5] => cpu_nr_rd[5].IN1
cpu_nr_inst[6] => cpu_nr_rd[6].IN1
cpu_nr_inst[7] => cpu_nr_rd[7].IN1
cpu_nr_total[0] => cpu_nr_rd[8].IN1
cpu_nr_total[1] => cpu_nr_rd[9].IN1
cpu_nr_total[2] => cpu_nr_rd[10].IN1
cpu_nr_total[3] => cpu_nr_rd[11].IN1
cpu_nr_total[4] => cpu_nr_rd[12].IN1
cpu_nr_total[5] => cpu_nr_rd[13].IN1
cpu_nr_total[6] => cpu_nr_rd[14].IN1
cpu_nr_total[7] => cpu_nr_rd[15].IN1
dbg_clk => dbg_clk.IN1
dbg_en_s => comb.IN1
dbg_halt_st => comb.IN1
dbg_halt_st => run_cpu.IN1
dbg_halt_st => istep.IN1
dbg_halt_st => cpu_stat_rd[0].IN1
dbg_halt_st => mem_state_nxt.DATAA
dbg_halt_st => mem_state_nxt.M_ACCESS_BRK.DATAB
dbg_halt_st => mem_state_nxt.DATAA
dbg_halt_st => Selector1.IN1
dbg_halt_st => halt_cpu.IN1
dbg_i2c_addr[0] => ~NO_FANOUT~
dbg_i2c_addr[1] => ~NO_FANOUT~
dbg_i2c_addr[2] => ~NO_FANOUT~
dbg_i2c_addr[3] => ~NO_FANOUT~
dbg_i2c_addr[4] => ~NO_FANOUT~
dbg_i2c_addr[5] => ~NO_FANOUT~
dbg_i2c_addr[6] => ~NO_FANOUT~
dbg_i2c_broadcast[0] => ~NO_FANOUT~
dbg_i2c_broadcast[1] => ~NO_FANOUT~
dbg_i2c_broadcast[2] => ~NO_FANOUT~
dbg_i2c_broadcast[3] => ~NO_FANOUT~
dbg_i2c_broadcast[4] => ~NO_FANOUT~
dbg_i2c_broadcast[5] => ~NO_FANOUT~
dbg_i2c_broadcast[6] => ~NO_FANOUT~
dbg_i2c_scl => ~NO_FANOUT~
dbg_i2c_sda_in => ~NO_FANOUT~
dbg_mem_din[0] => comb.DATAA
dbg_mem_din[0] => dbg_mem_din_bw[0].DATAB
dbg_mem_din[1] => comb.DATAA
dbg_mem_din[1] => dbg_mem_din_bw[1].DATAB
dbg_mem_din[2] => comb.DATAA
dbg_mem_din[2] => dbg_mem_din_bw[2].DATAB
dbg_mem_din[3] => comb.DATAA
dbg_mem_din[3] => dbg_mem_din_bw[3].DATAB
dbg_mem_din[4] => comb.DATAA
dbg_mem_din[4] => dbg_mem_din_bw[4].DATAB
dbg_mem_din[5] => comb.DATAA
dbg_mem_din[5] => dbg_mem_din_bw[5].DATAB
dbg_mem_din[6] => comb.DATAA
dbg_mem_din[6] => dbg_mem_din_bw[6].DATAB
dbg_mem_din[7] => comb.DATAA
dbg_mem_din[7] => dbg_mem_din_bw[7].DATAB
dbg_mem_din[8] => comb.DATAB
dbg_mem_din[8] => dbg_mem_din_bw[8].DATAB
dbg_mem_din[9] => comb.DATAB
dbg_mem_din[9] => dbg_mem_din_bw[9].DATAB
dbg_mem_din[10] => comb.DATAB
dbg_mem_din[10] => dbg_mem_din_bw[10].DATAB
dbg_mem_din[11] => comb.DATAB
dbg_mem_din[11] => dbg_mem_din_bw[11].DATAB
dbg_mem_din[12] => comb.DATAB
dbg_mem_din[12] => dbg_mem_din_bw[12].DATAB
dbg_mem_din[13] => comb.DATAB
dbg_mem_din[13] => dbg_mem_din_bw[13].DATAB
dbg_mem_din[14] => comb.DATAB
dbg_mem_din[14] => dbg_mem_din_bw[14].DATAB
dbg_mem_din[15] => comb.DATAB
dbg_mem_din[15] => dbg_mem_din_bw[15].DATAB
dbg_reg_din[0] => mem_data.DATAB
dbg_reg_din[1] => mem_data.DATAB
dbg_reg_din[2] => mem_data.DATAB
dbg_reg_din[3] => mem_data.DATAB
dbg_reg_din[4] => mem_data.DATAB
dbg_reg_din[5] => mem_data.DATAB
dbg_reg_din[6] => mem_data.DATAB
dbg_reg_din[7] => mem_data.DATAB
dbg_reg_din[8] => mem_data.DATAB
dbg_reg_din[9] => mem_data.DATAB
dbg_reg_din[10] => mem_data.DATAB
dbg_reg_din[11] => mem_data.DATAB
dbg_reg_din[12] => mem_data.DATAB
dbg_reg_din[13] => mem_data.DATAB
dbg_reg_din[14] => mem_data.DATAB
dbg_reg_din[15] => mem_data.DATAB
dbg_rst => dbg_rst.IN1
dbg_uart_rxd => dbg_uart_rxd.IN1
decode_noirq => dbg_swbrk.IN1
eu_mab[0] => ~NO_FANOUT~
eu_mab[1] => ~NO_FANOUT~
eu_mab[2] => ~NO_FANOUT~
eu_mab[3] => ~NO_FANOUT~
eu_mab[4] => ~NO_FANOUT~
eu_mab[5] => ~NO_FANOUT~
eu_mab[6] => ~NO_FANOUT~
eu_mab[7] => ~NO_FANOUT~
eu_mab[8] => ~NO_FANOUT~
eu_mab[9] => ~NO_FANOUT~
eu_mab[10] => ~NO_FANOUT~
eu_mab[11] => ~NO_FANOUT~
eu_mab[12] => ~NO_FANOUT~
eu_mab[13] => ~NO_FANOUT~
eu_mab[14] => ~NO_FANOUT~
eu_mab[15] => ~NO_FANOUT~
eu_mb_en => ~NO_FANOUT~
eu_mb_wr[0] => ~NO_FANOUT~
eu_mb_wr[1] => ~NO_FANOUT~
fe_mdb_in[0] => Equal1.IN5
fe_mdb_in[1] => Equal1.IN4
fe_mdb_in[2] => Equal1.IN15
fe_mdb_in[3] => Equal1.IN14
fe_mdb_in[4] => Equal1.IN13
fe_mdb_in[5] => Equal1.IN12
fe_mdb_in[6] => Equal1.IN3
fe_mdb_in[7] => Equal1.IN11
fe_mdb_in[8] => Equal1.IN2
fe_mdb_in[9] => Equal1.IN1
fe_mdb_in[10] => Equal1.IN10
fe_mdb_in[11] => Equal1.IN9
fe_mdb_in[12] => Equal1.IN8
fe_mdb_in[13] => Equal1.IN7
fe_mdb_in[14] => Equal1.IN0
fe_mdb_in[15] => Equal1.IN6
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => ~NO_FANOUT~
pc[3] => ~NO_FANOUT~
pc[4] => ~NO_FANOUT~
pc[5] => ~NO_FANOUT~
pc[6] => ~NO_FANOUT~
pc[7] => ~NO_FANOUT~
pc[8] => ~NO_FANOUT~
pc[9] => ~NO_FANOUT~
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
puc_pnd_set => cpu_stat.IN1
puc_pnd_set => cpu_stat.IN1
puc_pnd_set => halt_rst.IN1


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0
dbg_addr[0] <= dbg_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_addr[1] <= dbg_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_addr[2] <= dbg_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_addr[3] <= dbg_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_addr[4] <= dbg_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_addr[5] <= dbg_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_din[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_rd <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_uart_txd <= dbg_uart_txd~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbg_wr <= comb.DB_MAX_OUTPUT_PORT_TYPE
dbg_clk => dbg_clk.IN1
dbg_dout[0] => xfer_buf.DATAB
dbg_dout[1] => xfer_buf.DATAB
dbg_dout[2] => xfer_buf.DATAB
dbg_dout[3] => xfer_buf.DATAB
dbg_dout[4] => xfer_buf.DATAB
dbg_dout[5] => xfer_buf.DATAB
dbg_dout[6] => xfer_buf.DATAB
dbg_dout[7] => xfer_buf.DATAB
dbg_dout[8] => xfer_buf.DATAB
dbg_dout[9] => xfer_buf.DATAB
dbg_dout[10] => xfer_buf.DATAB
dbg_dout[11] => xfer_buf.DATAB
dbg_dout[12] => xfer_buf.DATAB
dbg_dout[13] => xfer_buf.DATAB
dbg_dout[14] => xfer_buf.DATAB
dbg_dout[15] => xfer_buf.DATAB
dbg_rd_rdy => txd_start.IN1
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rd_rdy => xfer_buf.OUTPUTSELECT
dbg_rst => dbg_rst.IN1
dbg_uart_rxd => _.IN1
mem_burst => comb.OUTPUTSELECT
mem_burst => uart_state_nxt.IN0
mem_burst => dbg_din_bw.OUTPUTSELECT
mem_burst_end => uart_state_nxt.IN1
mem_burst_rd => comb.IN1
mem_burst_rd => uart_state_nxt.OUTPUTSELECT
mem_burst_rd => uart_state_nxt.OUTPUTSELECT
mem_burst_rd => uart_state_nxt.OUTPUTSELECT
mem_burst_rd => uart_state_nxt.OUTPUTSELECT
mem_burst_rd => always3.IN1
mem_burst_wr => uart_state_nxt.OUTPUTSELECT
mem_burst_wr => uart_state_nxt.OUTPUTSELECT
mem_burst_wr => uart_state_nxt.OUTPUTSELECT
mem_burst_wr => uart_state_nxt.OUTPUTSELECT
mem_burst_wr => always3.IN1
mem_bw => dbg_din_bw.DATAB
mem_bw => uart_state_nxt.DATAB
mem_bw => uart_state_nxt.DATAB
mem_bw => uart_state_nxt.DATAB
mem_bw => uart_state_nxt.DATAB
mem_bw => uart_state_nxt.DATAB
mem_bw => uart_state_nxt.DATAB


|openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd
data_out <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
data_in => data_sync[0].DATAIN
rst => data_sync[0].ACLR
rst => data_sync[1].ACLR


|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0
irq_key <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
irq_sw <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
led[0] <= led_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led_ctrl[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led_ctrl[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led_ctrl[3].DB_MAX_OUTPUT_PORT_TYPE
led[4] <= led_ctrl[4].DB_MAX_OUTPUT_PORT_TYPE
led[5] <= led_ctrl[5].DB_MAX_OUTPUT_PORT_TYPE
led[6] <= led_ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
led[7] <= led_ctrl[7].DB_MAX_OUTPUT_PORT_TYPE
per_dout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[14] <= key_sw_irq_edge_rd[14].DB_MAX_OUTPUT_PORT_TYPE
per_dout[15] <= key_sw_irq_edge_rd[15].DB_MAX_OUTPUT_PORT_TYPE
mclk => mclk.IN6
key[0] => key[0].IN1
key[1] => key[1].IN1
sw[0] => sw[0].IN1
sw[1] => sw[1].IN1
sw[2] => sw[2].IN1
sw[3] => sw[3].IN1
per_addr[0] => Equal1.IN3
per_addr[0] => Equal2.IN3
per_addr[0] => Equal3.IN0
per_addr[0] => Equal4.IN0
per_addr[0] => Equal5.IN3
per_addr[1] => Equal1.IN2
per_addr[1] => Equal2.IN2
per_addr[1] => Equal3.IN3
per_addr[1] => Equal4.IN3
per_addr[1] => Equal5.IN0
per_addr[2] => Equal0.IN11
per_addr[3] => Equal0.IN1
per_addr[4] => Equal0.IN10
per_addr[5] => Equal0.IN9
per_addr[6] => Equal0.IN0
per_addr[7] => Equal0.IN8
per_addr[8] => Equal0.IN7
per_addr[9] => Equal0.IN6
per_addr[10] => Equal0.IN5
per_addr[11] => Equal0.IN4
per_addr[12] => Equal0.IN3
per_addr[13] => Equal0.IN2
per_din[0] => key_sw_irq_clr[0].IN1
per_din[0] => led_ctrl[0].DATAIN
per_din[0] => key_sw_irq_en[0].DATAIN
per_din[1] => key_sw_irq_clr[1].IN1
per_din[1] => led_ctrl[1].DATAIN
per_din[1] => key_sw_irq_en[1].DATAIN
per_din[2] => key_sw_irq_clr[2].IN1
per_din[2] => led_ctrl[2].DATAIN
per_din[2] => key_sw_irq_en[2].DATAIN
per_din[3] => key_sw_irq_clr[3].IN1
per_din[3] => led_ctrl[3].DATAIN
per_din[3] => key_sw_irq_en[3].DATAIN
per_din[4] => key_sw_irq_clr[4].IN1
per_din[4] => led_ctrl[4].DATAIN
per_din[4] => key_sw_irq_en[4].DATAIN
per_din[5] => key_sw_irq_clr[5].IN1
per_din[5] => led_ctrl[5].DATAIN
per_din[5] => key_sw_irq_en[5].DATAIN
per_din[6] => led_ctrl[6].DATAIN
per_din[7] => led_ctrl[7].DATAIN
per_din[8] => key_sw_irq_edge[0].DATAIN
per_din[9] => key_sw_irq_edge[1].DATAIN
per_din[10] => key_sw_irq_edge[2].DATAIN
per_din[11] => key_sw_irq_edge[3].DATAIN
per_din[12] => key_sw_irq_edge[4].DATAIN
per_din[13] => key_sw_irq_edge[5].DATAIN
per_din[14] => ~NO_FANOUT~
per_din[15] => ~NO_FANOUT~
per_en => reg_sel.IN1
per_we[0] => reg_lo_write.IN1
per_we[0] => WideNor0.IN0
per_we[1] => reg_hi_write.IN1
per_we[1] => WideNor0.IN1
puc_rst => puc_rst.IN6


|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1
signal_debounced <= signal_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_50mhz => signal_debounced~reg0.CLK
clk_50mhz => debounce_counter[0].CLK
clk_50mhz => debounce_counter[1].CLK
clk_50mhz => debounce_counter[2].CLK
clk_50mhz => debounce_counter[3].CLK
clk_50mhz => debounce_counter[4].CLK
clk_50mhz => debounce_counter[5].CLK
clk_50mhz => debounce_counter[6].CLK
clk_50mhz => debounce_counter[7].CLK
clk_50mhz => debounce_counter[8].CLK
clk_50mhz => debounce_counter[9].CLK
clk_50mhz => debounce_counter[10].CLK
clk_50mhz => debounce_counter[11].CLK
clk_50mhz => debounce_counter[12].CLK
clk_50mhz => debounce_counter[13].CLK
clk_50mhz => debounce_counter[14].CLK
clk_50mhz => debounce_counter[15].CLK
clk_50mhz => debounce_counter[16].CLK
clk_50mhz => debounce_counter[17].CLK
clk_50mhz => debounce_counter[18].CLK
clk_50mhz => sync_stage[0].CLK
clk_50mhz => sync_stage[1].CLK
rst => signal_debounced~reg0.ACLR
rst => debounce_counter[0].ACLR
rst => debounce_counter[1].ACLR
rst => debounce_counter[2].ACLR
rst => debounce_counter[3].ACLR
rst => debounce_counter[4].ACLR
rst => debounce_counter[5].ACLR
rst => debounce_counter[6].ACLR
rst => debounce_counter[7].ACLR
rst => debounce_counter[8].ACLR
rst => debounce_counter[9].ACLR
rst => debounce_counter[10].ACLR
rst => debounce_counter[11].ACLR
rst => debounce_counter[12].ACLR
rst => debounce_counter[13].ACLR
rst => debounce_counter[14].ACLR
rst => debounce_counter[15].ACLR
rst => debounce_counter[16].ACLR
rst => debounce_counter[17].ACLR
rst => debounce_counter[18].ACLR
rst => sync_stage[0].ACLR
rst => sync_stage[1].ACLR
signal_async => sync_stage[0].DATAIN


|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0
signal_debounced <= signal_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_50mhz => signal_debounced~reg0.CLK
clk_50mhz => debounce_counter[0].CLK
clk_50mhz => debounce_counter[1].CLK
clk_50mhz => debounce_counter[2].CLK
clk_50mhz => debounce_counter[3].CLK
clk_50mhz => debounce_counter[4].CLK
clk_50mhz => debounce_counter[5].CLK
clk_50mhz => debounce_counter[6].CLK
clk_50mhz => debounce_counter[7].CLK
clk_50mhz => debounce_counter[8].CLK
clk_50mhz => debounce_counter[9].CLK
clk_50mhz => debounce_counter[10].CLK
clk_50mhz => debounce_counter[11].CLK
clk_50mhz => debounce_counter[12].CLK
clk_50mhz => debounce_counter[13].CLK
clk_50mhz => debounce_counter[14].CLK
clk_50mhz => debounce_counter[15].CLK
clk_50mhz => debounce_counter[16].CLK
clk_50mhz => debounce_counter[17].CLK
clk_50mhz => debounce_counter[18].CLK
clk_50mhz => sync_stage[0].CLK
clk_50mhz => sync_stage[1].CLK
rst => signal_debounced~reg0.ACLR
rst => debounce_counter[0].ACLR
rst => debounce_counter[1].ACLR
rst => debounce_counter[2].ACLR
rst => debounce_counter[3].ACLR
rst => debounce_counter[4].ACLR
rst => debounce_counter[5].ACLR
rst => debounce_counter[6].ACLR
rst => debounce_counter[7].ACLR
rst => debounce_counter[8].ACLR
rst => debounce_counter[9].ACLR
rst => debounce_counter[10].ACLR
rst => debounce_counter[11].ACLR
rst => debounce_counter[12].ACLR
rst => debounce_counter[13].ACLR
rst => debounce_counter[14].ACLR
rst => debounce_counter[15].ACLR
rst => debounce_counter[16].ACLR
rst => debounce_counter[17].ACLR
rst => debounce_counter[18].ACLR
rst => sync_stage[0].ACLR
rst => sync_stage[1].ACLR
signal_async => sync_stage[0].DATAIN


|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3
signal_debounced <= signal_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_50mhz => signal_debounced~reg0.CLK
clk_50mhz => debounce_counter[0].CLK
clk_50mhz => debounce_counter[1].CLK
clk_50mhz => debounce_counter[2].CLK
clk_50mhz => debounce_counter[3].CLK
clk_50mhz => debounce_counter[4].CLK
clk_50mhz => debounce_counter[5].CLK
clk_50mhz => debounce_counter[6].CLK
clk_50mhz => debounce_counter[7].CLK
clk_50mhz => debounce_counter[8].CLK
clk_50mhz => debounce_counter[9].CLK
clk_50mhz => debounce_counter[10].CLK
clk_50mhz => debounce_counter[11].CLK
clk_50mhz => debounce_counter[12].CLK
clk_50mhz => debounce_counter[13].CLK
clk_50mhz => debounce_counter[14].CLK
clk_50mhz => debounce_counter[15].CLK
clk_50mhz => debounce_counter[16].CLK
clk_50mhz => debounce_counter[17].CLK
clk_50mhz => debounce_counter[18].CLK
clk_50mhz => sync_stage[0].CLK
clk_50mhz => sync_stage[1].CLK
rst => signal_debounced~reg0.ACLR
rst => debounce_counter[0].ACLR
rst => debounce_counter[1].ACLR
rst => debounce_counter[2].ACLR
rst => debounce_counter[3].ACLR
rst => debounce_counter[4].ACLR
rst => debounce_counter[5].ACLR
rst => debounce_counter[6].ACLR
rst => debounce_counter[7].ACLR
rst => debounce_counter[8].ACLR
rst => debounce_counter[9].ACLR
rst => debounce_counter[10].ACLR
rst => debounce_counter[11].ACLR
rst => debounce_counter[12].ACLR
rst => debounce_counter[13].ACLR
rst => debounce_counter[14].ACLR
rst => debounce_counter[15].ACLR
rst => debounce_counter[16].ACLR
rst => debounce_counter[17].ACLR
rst => debounce_counter[18].ACLR
rst => sync_stage[0].ACLR
rst => sync_stage[1].ACLR
signal_async => sync_stage[0].DATAIN


|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2
signal_debounced <= signal_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_50mhz => signal_debounced~reg0.CLK
clk_50mhz => debounce_counter[0].CLK
clk_50mhz => debounce_counter[1].CLK
clk_50mhz => debounce_counter[2].CLK
clk_50mhz => debounce_counter[3].CLK
clk_50mhz => debounce_counter[4].CLK
clk_50mhz => debounce_counter[5].CLK
clk_50mhz => debounce_counter[6].CLK
clk_50mhz => debounce_counter[7].CLK
clk_50mhz => debounce_counter[8].CLK
clk_50mhz => debounce_counter[9].CLK
clk_50mhz => debounce_counter[10].CLK
clk_50mhz => debounce_counter[11].CLK
clk_50mhz => debounce_counter[12].CLK
clk_50mhz => debounce_counter[13].CLK
clk_50mhz => debounce_counter[14].CLK
clk_50mhz => debounce_counter[15].CLK
clk_50mhz => debounce_counter[16].CLK
clk_50mhz => debounce_counter[17].CLK
clk_50mhz => debounce_counter[18].CLK
clk_50mhz => sync_stage[0].CLK
clk_50mhz => sync_stage[1].CLK
rst => signal_debounced~reg0.ACLR
rst => debounce_counter[0].ACLR
rst => debounce_counter[1].ACLR
rst => debounce_counter[2].ACLR
rst => debounce_counter[3].ACLR
rst => debounce_counter[4].ACLR
rst => debounce_counter[5].ACLR
rst => debounce_counter[6].ACLR
rst => debounce_counter[7].ACLR
rst => debounce_counter[8].ACLR
rst => debounce_counter[9].ACLR
rst => debounce_counter[10].ACLR
rst => debounce_counter[11].ACLR
rst => debounce_counter[12].ACLR
rst => debounce_counter[13].ACLR
rst => debounce_counter[14].ACLR
rst => debounce_counter[15].ACLR
rst => debounce_counter[16].ACLR
rst => debounce_counter[17].ACLR
rst => debounce_counter[18].ACLR
rst => sync_stage[0].ACLR
rst => sync_stage[1].ACLR
signal_async => sync_stage[0].DATAIN


|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1
signal_debounced <= signal_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_50mhz => signal_debounced~reg0.CLK
clk_50mhz => debounce_counter[0].CLK
clk_50mhz => debounce_counter[1].CLK
clk_50mhz => debounce_counter[2].CLK
clk_50mhz => debounce_counter[3].CLK
clk_50mhz => debounce_counter[4].CLK
clk_50mhz => debounce_counter[5].CLK
clk_50mhz => debounce_counter[6].CLK
clk_50mhz => debounce_counter[7].CLK
clk_50mhz => debounce_counter[8].CLK
clk_50mhz => debounce_counter[9].CLK
clk_50mhz => debounce_counter[10].CLK
clk_50mhz => debounce_counter[11].CLK
clk_50mhz => debounce_counter[12].CLK
clk_50mhz => debounce_counter[13].CLK
clk_50mhz => debounce_counter[14].CLK
clk_50mhz => debounce_counter[15].CLK
clk_50mhz => debounce_counter[16].CLK
clk_50mhz => debounce_counter[17].CLK
clk_50mhz => debounce_counter[18].CLK
clk_50mhz => sync_stage[0].CLK
clk_50mhz => sync_stage[1].CLK
rst => signal_debounced~reg0.ACLR
rst => debounce_counter[0].ACLR
rst => debounce_counter[1].ACLR
rst => debounce_counter[2].ACLR
rst => debounce_counter[3].ACLR
rst => debounce_counter[4].ACLR
rst => debounce_counter[5].ACLR
rst => debounce_counter[6].ACLR
rst => debounce_counter[7].ACLR
rst => debounce_counter[8].ACLR
rst => debounce_counter[9].ACLR
rst => debounce_counter[10].ACLR
rst => debounce_counter[11].ACLR
rst => debounce_counter[12].ACLR
rst => debounce_counter[13].ACLR
rst => debounce_counter[14].ACLR
rst => debounce_counter[15].ACLR
rst => debounce_counter[16].ACLR
rst => debounce_counter[17].ACLR
rst => debounce_counter[18].ACLR
rst => sync_stage[0].ACLR
rst => sync_stage[1].ACLR
signal_async => sync_stage[0].DATAIN


|openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0
signal_debounced <= signal_debounced~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_50mhz => signal_debounced~reg0.CLK
clk_50mhz => debounce_counter[0].CLK
clk_50mhz => debounce_counter[1].CLK
clk_50mhz => debounce_counter[2].CLK
clk_50mhz => debounce_counter[3].CLK
clk_50mhz => debounce_counter[4].CLK
clk_50mhz => debounce_counter[5].CLK
clk_50mhz => debounce_counter[6].CLK
clk_50mhz => debounce_counter[7].CLK
clk_50mhz => debounce_counter[8].CLK
clk_50mhz => debounce_counter[9].CLK
clk_50mhz => debounce_counter[10].CLK
clk_50mhz => debounce_counter[11].CLK
clk_50mhz => debounce_counter[12].CLK
clk_50mhz => debounce_counter[13].CLK
clk_50mhz => debounce_counter[14].CLK
clk_50mhz => debounce_counter[15].CLK
clk_50mhz => debounce_counter[16].CLK
clk_50mhz => debounce_counter[17].CLK
clk_50mhz => debounce_counter[18].CLK
clk_50mhz => sync_stage[0].CLK
clk_50mhz => sync_stage[1].CLK
rst => signal_debounced~reg0.ACLR
rst => debounce_counter[0].ACLR
rst => debounce_counter[1].ACLR
rst => debounce_counter[2].ACLR
rst => debounce_counter[3].ACLR
rst => debounce_counter[4].ACLR
rst => debounce_counter[5].ACLR
rst => debounce_counter[6].ACLR
rst => debounce_counter[7].ACLR
rst => debounce_counter[8].ACLR
rst => debounce_counter[9].ACLR
rst => debounce_counter[10].ACLR
rst => debounce_counter[11].ACLR
rst => debounce_counter[12].ACLR
rst => debounce_counter[13].ACLR
rst => debounce_counter[14].ACLR
rst => debounce_counter[15].ACLR
rst => debounce_counter[16].ACLR
rst => debounce_counter[17].ACLR
rst => debounce_counter[18].ACLR
rst => sync_stage[0].ACLR
rst => sync_stage[1].ACLR
signal_async => sync_stage[0].DATAIN


|openMSP430_fpga|omsp_timerA:timerA_0
irq_ta0 <= comb.DB_MAX_OUTPUT_PORT_TYPE
irq_ta1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ta_out0 <= ta_out0~reg0.DB_MAX_OUTPUT_PORT_TYPE
ta_out0_en <= tacctl0[8].DB_MAX_OUTPUT_PORT_TYPE
ta_out1 <= ta_out1~reg0.DB_MAX_OUTPUT_PORT_TYPE
ta_out1_en <= tacctl1[8].DB_MAX_OUTPUT_PORT_TYPE
ta_out2 <= ta_out2~reg0.DB_MAX_OUTPUT_PORT_TYPE
ta_out2_en <= tacctl2[8].DB_MAX_OUTPUT_PORT_TYPE
aclk_en => comb.DATAB
dbg_freeze => always1.IN1
inclk => inclk.IN1
irq_ta0_acc => tacctl0.IN1
irq_ta0_acc => tacctl0.IN1
mclk => mclk.IN5
per_addr[0] => Equal1.IN6
per_addr[0] => Equal2.IN6
per_addr[0] => Equal3.IN2
per_addr[0] => Equal4.IN3
per_addr[0] => Equal5.IN6
per_addr[0] => Equal6.IN6
per_addr[0] => Equal7.IN3
per_addr[0] => Equal8.IN4
per_addr[0] => Equal9.IN3
per_addr[1] => Equal1.IN5
per_addr[1] => Equal2.IN5
per_addr[1] => Equal3.IN6
per_addr[1] => Equal4.IN6
per_addr[1] => Equal5.IN2
per_addr[1] => Equal6.IN3
per_addr[1] => Equal7.IN2
per_addr[1] => Equal8.IN3
per_addr[1] => Equal9.IN2
per_addr[2] => Equal1.IN4
per_addr[2] => Equal2.IN4
per_addr[2] => Equal3.IN5
per_addr[2] => Equal4.IN5
per_addr[2] => Equal5.IN5
per_addr[2] => Equal6.IN5
per_addr[2] => Equal7.IN6
per_addr[2] => Equal8.IN6
per_addr[2] => Equal9.IN1
per_addr[3] => Equal1.IN3
per_addr[3] => Equal2.IN2
per_addr[3] => Equal3.IN4
per_addr[3] => Equal4.IN2
per_addr[3] => Equal5.IN4
per_addr[3] => Equal6.IN2
per_addr[3] => Equal7.IN5
per_addr[3] => Equal8.IN2
per_addr[3] => Equal9.IN6
per_addr[4] => Equal1.IN1
per_addr[4] => Equal2.IN1
per_addr[4] => Equal3.IN1
per_addr[4] => Equal4.IN1
per_addr[4] => Equal5.IN1
per_addr[4] => Equal6.IN1
per_addr[4] => Equal7.IN1
per_addr[4] => Equal8.IN1
per_addr[4] => Equal9.IN0
per_addr[5] => Equal1.IN0
per_addr[5] => Equal2.IN0
per_addr[5] => Equal3.IN0
per_addr[5] => Equal4.IN0
per_addr[5] => Equal5.IN0
per_addr[5] => Equal6.IN0
per_addr[5] => Equal7.IN0
per_addr[5] => Equal8.IN0
per_addr[5] => Equal9.IN5
per_addr[6] => Equal0.IN7
per_addr[7] => Equal0.IN0
per_addr[8] => Equal0.IN6
per_addr[9] => Equal0.IN5
per_addr[10] => Equal0.IN4
per_addr[11] => Equal0.IN3
per_addr[12] => Equal0.IN2
per_addr[13] => Equal0.IN1
per_din[0] => tactl.IN1
per_din[0] => tar.DATAB
per_din[0] => tacctl0.IN1
per_din[0] => taccr0.DATAB
per_din[0] => tacctl1.IN1
per_din[0] => taccr1.DATAB
per_din[0] => tacctl2.IN1
per_din[0] => taccr2.DATAB
per_din[1] => tar.DATAB
per_din[1] => tacctl0.IN1
per_din[1] => taccr0.DATAB
per_din[1] => tacctl1.IN1
per_din[1] => taccr1.DATAB
per_din[1] => tacctl2.IN1
per_din[1] => taccr2.DATAB
per_din[1] => comb.IN1
per_din[1] => comb.IN1
per_din[1] => comb.IN1
per_din[1] => tactl[1].DATAIN
per_din[2] => taclr.IN1
per_din[2] => tar.DATAB
per_din[2] => taccr0.DATAB
per_din[2] => taccr1.DATAB
per_din[2] => taccr2.DATAB
per_din[2] => tacctl0[2].DATAIN
per_din[2] => tacctl1[2].DATAIN
per_din[2] => tacctl2[2].DATAIN
per_din[3] => tar.DATAB
per_din[3] => taccr0.DATAB
per_din[3] => taccr1.DATAB
per_din[3] => taccr2.DATAB
per_din[4] => tar.DATAB
per_din[4] => taccr0.DATAB
per_din[4] => taccr1.DATAB
per_din[4] => taccr2.DATAB
per_din[4] => tactl[4].DATAIN
per_din[4] => tacctl0[4].DATAIN
per_din[4] => tacctl1[4].DATAIN
per_din[4] => tacctl2[4].DATAIN
per_din[5] => tar.DATAB
per_din[5] => taccr0.DATAB
per_din[5] => taccr1.DATAB
per_din[5] => taccr2.DATAB
per_din[5] => tactl[5].DATAIN
per_din[5] => tacctl0[5].DATAIN
per_din[5] => tacctl1[5].DATAIN
per_din[5] => tacctl2[5].DATAIN
per_din[6] => tar.DATAB
per_din[6] => taccr0.DATAB
per_din[6] => taccr1.DATAB
per_din[6] => taccr2.DATAB
per_din[6] => tactl[6].DATAIN
per_din[6] => tacctl0[6].DATAIN
per_din[6] => tacctl1[6].DATAIN
per_din[6] => tacctl2[6].DATAIN
per_din[7] => tar.DATAB
per_din[7] => taccr0.DATAB
per_din[7] => taccr1.DATAB
per_din[7] => taccr2.DATAB
per_din[7] => tactl[7].DATAIN
per_din[7] => tacctl0[7].DATAIN
per_din[7] => tacctl1[7].DATAIN
per_din[7] => tacctl2[7].DATAIN
per_din[8] => tar.DATAB
per_din[8] => taccr0.DATAB
per_din[8] => taccr1.DATAB
per_din[8] => taccr2.DATAB
per_din[8] => tactl[8].DATAIN
per_din[8] => tacctl0[8].DATAIN
per_din[8] => tacctl1[8].DATAIN
per_din[8] => tacctl2[8].DATAIN
per_din[9] => tar.DATAB
per_din[9] => taccr0.DATAB
per_din[9] => taccr1.DATAB
per_din[9] => taccr2.DATAB
per_din[9] => tactl[9].DATAIN
per_din[10] => tar.DATAB
per_din[10] => taccr0.DATAB
per_din[10] => taccr1.DATAB
per_din[10] => taccr2.DATAB
per_din[11] => tar.DATAB
per_din[11] => taccr0.DATAB
per_din[11] => taccr1.DATAB
per_din[11] => taccr2.DATAB
per_din[11] => tacctl0[11].DATAIN
per_din[11] => tacctl1[11].DATAIN
per_din[11] => tacctl2[11].DATAIN
per_din[12] => tar.DATAB
per_din[12] => taccr0.DATAB
per_din[12] => taccr1.DATAB
per_din[12] => taccr2.DATAB
per_din[12] => tacctl0[12].DATAIN
per_din[12] => tacctl1[12].DATAIN
per_din[12] => tacctl2[12].DATAIN
per_din[13] => tar.DATAB
per_din[13] => taccr0.DATAB
per_din[13] => taccr1.DATAB
per_din[13] => taccr2.DATAB
per_din[13] => tacctl0[13].DATAIN
per_din[13] => tacctl1[13].DATAIN
per_din[13] => tacctl2[13].DATAIN
per_din[14] => tar.DATAB
per_din[14] => taccr0.DATAB
per_din[14] => taccr1.DATAB
per_din[14] => taccr2.DATAB
per_din[14] => tacctl0[14].DATAIN
per_din[14] => tacctl1[14].DATAIN
per_din[14] => tacctl2[14].DATAIN
per_din[15] => tar.DATAB
per_din[15] => taccr0.DATAB
per_din[15] => taccr1.DATAB
per_din[15] => taccr2.DATAB
per_din[15] => tacctl0[15].DATAIN
per_din[15] => tacctl1[15].DATAIN
per_din[15] => tacctl2[15].DATAIN
per_en => reg_sel.IN1
per_we[0] => WideOr0.IN0
per_we[0] => WideNor0.IN0
per_we[1] => WideOr0.IN1
per_we[1] => WideNor0.IN1
puc_rst => puc_rst.IN5
smclk_en => comb.DATAB
ta_cci0a => cci0.DATAB
ta_cci0b => cci0.DATAB
ta_cci1a => cci1.DATAB
ta_cci1b => cci1.DATAB
ta_cci2a => cci2.DATAB
ta_cci2b => cci2.DATAB
taclk => taclk.IN1


|openMSP430_fpga|omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_taclk
data_out <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
data_in => data_sync[0].DATAIN
rst => data_sync[0].ACLR
rst => data_sync[1].ACLR


|openMSP430_fpga|omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_inclk
data_out <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
data_in => data_sync[0].DATAIN
rst => data_sync[0].ACLR
rst => data_sync[1].ACLR


|openMSP430_fpga|omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0
data_out <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
data_in => data_sync[0].DATAIN
rst => data_sync[0].ACLR
rst => data_sync[1].ACLR


|openMSP430_fpga|omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1
data_out <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
data_in => data_sync[0].DATAIN
rst => data_sync[0].ACLR
rst => data_sync[1].ACLR


|openMSP430_fpga|omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2
data_out <= data_sync[1].DB_MAX_OUTPUT_PORT_TYPE
clk => data_sync[0].CLK
clk => data_sync[1].CLK
data_in => data_sync[0].DATAIN
rst => data_sync[0].ACLR
rst => data_sync[1].ACLR


|openMSP430_fpga|ram_16x16k:pmem_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|openMSP430_fpga|ram_16x16k:pmem_0|altsyncram:altsyncram_component
wren_a => altsyncram_b1l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b1l1:auto_generated.data_a[0]
data_a[1] => altsyncram_b1l1:auto_generated.data_a[1]
data_a[2] => altsyncram_b1l1:auto_generated.data_a[2]
data_a[3] => altsyncram_b1l1:auto_generated.data_a[3]
data_a[4] => altsyncram_b1l1:auto_generated.data_a[4]
data_a[5] => altsyncram_b1l1:auto_generated.data_a[5]
data_a[6] => altsyncram_b1l1:auto_generated.data_a[6]
data_a[7] => altsyncram_b1l1:auto_generated.data_a[7]
data_a[8] => altsyncram_b1l1:auto_generated.data_a[8]
data_a[9] => altsyncram_b1l1:auto_generated.data_a[9]
data_a[10] => altsyncram_b1l1:auto_generated.data_a[10]
data_a[11] => altsyncram_b1l1:auto_generated.data_a[11]
data_a[12] => altsyncram_b1l1:auto_generated.data_a[12]
data_a[13] => altsyncram_b1l1:auto_generated.data_a[13]
data_a[14] => altsyncram_b1l1:auto_generated.data_a[14]
data_a[15] => altsyncram_b1l1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b1l1:auto_generated.address_a[0]
address_a[1] => altsyncram_b1l1:auto_generated.address_a[1]
address_a[2] => altsyncram_b1l1:auto_generated.address_a[2]
address_a[3] => altsyncram_b1l1:auto_generated.address_a[3]
address_a[4] => altsyncram_b1l1:auto_generated.address_a[4]
address_a[5] => altsyncram_b1l1:auto_generated.address_a[5]
address_a[6] => altsyncram_b1l1:auto_generated.address_a[6]
address_a[7] => altsyncram_b1l1:auto_generated.address_a[7]
address_a[8] => altsyncram_b1l1:auto_generated.address_a[8]
address_a[9] => altsyncram_b1l1:auto_generated.address_a[9]
address_a[10] => altsyncram_b1l1:auto_generated.address_a[10]
address_a[11] => altsyncram_b1l1:auto_generated.address_a[11]
address_a[12] => altsyncram_b1l1:auto_generated.address_a[12]
address_a[13] => altsyncram_b1l1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b1l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_b1l1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_b1l1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_b1l1:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b1l1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b1l1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b1l1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b1l1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b1l1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b1l1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b1l1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b1l1:auto_generated.q_a[7]
q_a[8] <= altsyncram_b1l1:auto_generated.q_a[8]
q_a[9] <= altsyncram_b1l1:auto_generated.q_a[9]
q_a[10] <= altsyncram_b1l1:auto_generated.q_a[10]
q_a[11] <= altsyncram_b1l1:auto_generated.q_a[11]
q_a[12] <= altsyncram_b1l1:auto_generated.q_a[12]
q_a[13] <= altsyncram_b1l1:auto_generated.q_a[13]
q_a[14] <= altsyncram_b1l1:auto_generated.q_a[14]
q_a[15] <= altsyncram_b1l1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|openMSP430_fpga|ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_jsa:decode3.data[0]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_iob:mux2.result[0]
q_a[1] <= mux_iob:mux2.result[1]
q_a[2] <= mux_iob:mux2.result[2]
q_a[3] <= mux_iob:mux2.result[3]
q_a[4] <= mux_iob:mux2.result[4]
q_a[5] <= mux_iob:mux2.result[5]
q_a[6] <= mux_iob:mux2.result[6]
q_a[7] <= mux_iob:mux2.result[7]
q_a[8] <= mux_iob:mux2.result[8]
q_a[9] <= mux_iob:mux2.result[9]
q_a[10] <= mux_iob:mux2.result[10]
q_a[11] <= mux_iob:mux2.result[11]
q_a[12] <= mux_iob:mux2.result[12]
q_a[13] <= mux_iob:mux2.result[13]
q_a[14] <= mux_iob:mux2.result[14]
q_a[15] <= mux_iob:mux2.result[15]
wren_a => decode_jsa:decode3.enable


|openMSP430_fpga|ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|decode_jsa:decode3
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|mux_iob:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|openMSP430_fpga|ram_16x8k:dmem_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|openMSP430_fpga|ram_16x8k:dmem_0|altsyncram:altsyncram_component
wren_a => altsyncram_b4j1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_b4j1:auto_generated.data_a[0]
data_a[1] => altsyncram_b4j1:auto_generated.data_a[1]
data_a[2] => altsyncram_b4j1:auto_generated.data_a[2]
data_a[3] => altsyncram_b4j1:auto_generated.data_a[3]
data_a[4] => altsyncram_b4j1:auto_generated.data_a[4]
data_a[5] => altsyncram_b4j1:auto_generated.data_a[5]
data_a[6] => altsyncram_b4j1:auto_generated.data_a[6]
data_a[7] => altsyncram_b4j1:auto_generated.data_a[7]
data_a[8] => altsyncram_b4j1:auto_generated.data_a[8]
data_a[9] => altsyncram_b4j1:auto_generated.data_a[9]
data_a[10] => altsyncram_b4j1:auto_generated.data_a[10]
data_a[11] => altsyncram_b4j1:auto_generated.data_a[11]
data_a[12] => altsyncram_b4j1:auto_generated.data_a[12]
data_a[13] => altsyncram_b4j1:auto_generated.data_a[13]
data_a[14] => altsyncram_b4j1:auto_generated.data_a[14]
data_a[15] => altsyncram_b4j1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b4j1:auto_generated.address_a[0]
address_a[1] => altsyncram_b4j1:auto_generated.address_a[1]
address_a[2] => altsyncram_b4j1:auto_generated.address_a[2]
address_a[3] => altsyncram_b4j1:auto_generated.address_a[3]
address_a[4] => altsyncram_b4j1:auto_generated.address_a[4]
address_a[5] => altsyncram_b4j1:auto_generated.address_a[5]
address_a[6] => altsyncram_b4j1:auto_generated.address_a[6]
address_a[7] => altsyncram_b4j1:auto_generated.address_a[7]
address_a[8] => altsyncram_b4j1:auto_generated.address_a[8]
address_a[9] => altsyncram_b4j1:auto_generated.address_a[9]
address_a[10] => altsyncram_b4j1:auto_generated.address_a[10]
address_a[11] => altsyncram_b4j1:auto_generated.address_a[11]
address_a[12] => altsyncram_b4j1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b4j1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_b4j1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_b4j1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_b4j1:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b4j1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b4j1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b4j1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b4j1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b4j1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b4j1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b4j1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b4j1:auto_generated.q_a[7]
q_a[8] <= altsyncram_b4j1:auto_generated.q_a[8]
q_a[9] <= altsyncram_b4j1:auto_generated.q_a[9]
q_a[10] <= altsyncram_b4j1:auto_generated.q_a[10]
q_a[11] <= altsyncram_b4j1:auto_generated.q_a[11]
q_a[12] <= altsyncram_b4j1:auto_generated.q_a[12]
q_a[13] <= altsyncram_b4j1:auto_generated.q_a[13]
q_a[14] <= altsyncram_b4j1:auto_generated.q_a[14]
q_a[15] <= altsyncram_b4j1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|openMSP430_fpga|ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|openMSP430_fpga|pll:pll_0
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|openMSP430_fpga|pll:pll_0|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|openMSP430_fpga|pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0
per_dout[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
per_dout[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
addr_out[0] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[8] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[9] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[10] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[11] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
addr_out[12] <= addr_out.DB_MAX_OUTPUT_PORT_TYPE
war <= omsp_qwark:qwark_0.war
mclk => mclk.IN1
per_addr[0] => Equal1.IN2
per_addr[0] => Equal2.IN0
per_addr[0] => Equal3.IN2
per_addr[0] => Equal4.IN1
per_addr[1] => Equal1.IN1
per_addr[1] => Equal2.IN2
per_addr[1] => Equal3.IN0
per_addr[1] => Equal4.IN0
per_addr[2] => Equal0.IN11
per_addr[3] => Equal0.IN2
per_addr[4] => Equal0.IN10
per_addr[5] => Equal0.IN9
per_addr[6] => Equal0.IN1
per_addr[7] => Equal0.IN0
per_addr[8] => Equal0.IN8
per_addr[9] => Equal0.IN7
per_addr[10] => Equal0.IN6
per_addr[11] => Equal0.IN5
per_addr[12] => Equal0.IN4
per_addr[13] => Equal0.IN3
per_din[0] => cntrl1.DATAB
per_din[0] => cntrl2[0].DATAIN
per_din[0] => cntrl3[0].DATAIN
per_din[0] => cntrl4[0].DATAIN
per_din[1] => cntrl1[1].DATAIN
per_din[1] => cntrl2[1].DATAIN
per_din[1] => cntrl3[1].DATAIN
per_din[1] => cntrl4[1].DATAIN
per_din[2] => cntrl1[2].DATAIN
per_din[2] => cntrl2[2].DATAIN
per_din[2] => cntrl3[2].DATAIN
per_din[2] => cntrl4[2].DATAIN
per_din[3] => cntrl1[3].DATAIN
per_din[3] => cntrl2[3].DATAIN
per_din[3] => cntrl3[3].DATAIN
per_din[3] => cntrl4[3].DATAIN
per_din[4] => cntrl1[4].DATAIN
per_din[4] => cntrl2[4].DATAIN
per_din[4] => cntrl3[4].DATAIN
per_din[4] => cntrl4[4].DATAIN
per_din[5] => cntrl1[5].DATAIN
per_din[5] => cntrl2[5].DATAIN
per_din[5] => cntrl3[5].DATAIN
per_din[5] => cntrl4[5].DATAIN
per_din[6] => cntrl1[6].DATAIN
per_din[6] => cntrl2[6].DATAIN
per_din[6] => cntrl3[6].DATAIN
per_din[6] => cntrl4[6].DATAIN
per_din[7] => cntrl1[7].DATAIN
per_din[7] => cntrl2[7].DATAIN
per_din[7] => cntrl3[7].DATAIN
per_din[7] => cntrl4[7].DATAIN
per_din[8] => cntrl1[8].DATAIN
per_din[8] => cntrl2[8].DATAIN
per_din[8] => cntrl3[8].DATAIN
per_din[8] => cntrl4[8].DATAIN
per_din[9] => cntrl1[9].DATAIN
per_din[9] => cntrl2[9].DATAIN
per_din[9] => cntrl3[9].DATAIN
per_din[9] => cntrl4[9].DATAIN
per_din[10] => cntrl1[10].DATAIN
per_din[10] => cntrl2[10].DATAIN
per_din[10] => cntrl3[10].DATAIN
per_din[10] => cntrl4[10].DATAIN
per_din[11] => cntrl1[11].DATAIN
per_din[11] => cntrl2[11].DATAIN
per_din[11] => cntrl3[11].DATAIN
per_din[11] => cntrl4[11].DATAIN
per_din[12] => cntrl1[12].DATAIN
per_din[12] => cntrl2[12].DATAIN
per_din[12] => cntrl3[12].DATAIN
per_din[12] => cntrl4[12].DATAIN
per_din[13] => cntrl1[13].DATAIN
per_din[13] => cntrl2[13].DATAIN
per_din[13] => cntrl3[13].DATAIN
per_din[13] => cntrl4[13].DATAIN
per_din[14] => cntrl1[14].DATAIN
per_din[14] => cntrl2[14].DATAIN
per_din[14] => cntrl3[14].DATAIN
per_din[14] => cntrl4[14].DATAIN
per_din[15] => cntrl1[15].DATAIN
per_din[15] => cntrl2[15].DATAIN
per_din[15] => cntrl3[15].DATAIN
per_din[15] => cntrl4[15].DATAIN
per_en => reg_sel.IN1
per_we[0] => WideOr0.IN0
per_we[0] => WideNor0.IN0
per_we[1] => WideOr0.IN1
per_we[1] => WideNor0.IN1
puc_rst => puc_rst.IN1
eu_addr[0] => dmem_addr[0].IN1
eu_addr[1] => dmem_addr[1].IN1
eu_addr[2] => dmem_addr[2].IN1
eu_addr[3] => dmem_addr[3].IN1
eu_addr[4] => dmem_addr[4].IN1
eu_addr[5] => dmem_addr[5].IN1
eu_addr[6] => dmem_addr[6].IN1
eu_addr[7] => dmem_addr[7].IN1
eu_addr[8] => dmem_addr[8].IN1
eu_addr[9] => dmem_addr[9].IN1
eu_addr[10] => dmem_addr[10].IN1
eu_addr[11] => dmem_addr[11].IN1
eu_addr[12] => dmem_addr[12].IN1
eu_addr[13] => dmem_addr[13].IN1
eu_addr[14] => Add0.IN4
eu_addr[15] => Add0.IN3
eu_en => _.IN1
eu_mb_wr[0] => _.IN1
eu_mb_wr[1] => _.IN1


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0
mclk => cam_bram:cam_read_buff.clk
mclk => cam_bram:cam_write_buff.clk
mclk => cam_bram:cam_tlb.clk
mclk => r5.CLK
mclk => r3.CLK
mclk => r1.CLK
mclk => rd_buff_ctr[0].CLK
mclk => rd_buff_ctr[1].CLK
mclk => rd_buff_ctr[2].CLK
mclk => tlb_buff_ctr[0].CLK
mclk => tlb_buff_ctr[1].CLK
mclk => tlb_buff_ctr[2].CLK
mclk => wr_buff_ctr[0].CLK
mclk => wr_buff_ctr[1].CLK
mclk => wr_buff_ctr[2].CLK
mclk => wr_buff_busy_writing[0].CLK
mclk => wr_buff_busy_writing[1].CLK
mclk => wr_buff_busy_writing[2].CLK
mclk => wr_buff_busy_writing[3].CLK
mclk => wr_buff_busy_writing[4].CLK
mclk => wr_buff_busy_writing[5].CLK
mclk => wr_buff_busy_writing[6].CLK
mclk => wr_buff_busy_writing[7].CLK
mclk => wr_buff_busy_writing[8].CLK
mclk => wr_buff_busy_writing[9].CLK
mclk => wr_buff_busy_writing[10].CLK
mclk => wr_buff_busy_writing[11].CLK
mclk => wr_buff_busy_writing[12].CLK
mclk => wr_buff_busy_writing[13].CLK
mclk => wr_buff_busy_writing[14].CLK
mclk => wr_buff_busy_writing[15].CLK
mclk => rd_buff_busy_writing[0].CLK
mclk => rd_buff_busy_writing[1].CLK
mclk => rd_buff_busy_writing[2].CLK
mclk => rd_buff_busy_writing[3].CLK
mclk => rd_buff_busy_writing[4].CLK
mclk => rd_buff_busy_writing[5].CLK
mclk => rd_buff_busy_writing[6].CLK
mclk => rd_buff_busy_writing[7].CLK
mclk => rd_buff_busy_writing[8].CLK
mclk => rd_buff_busy_writing[9].CLK
mclk => rd_buff_busy_writing[10].CLK
mclk => rd_buff_busy_writing[11].CLK
mclk => rd_buff_busy_writing[12].CLK
mclk => rd_buff_busy_writing[13].CLK
mclk => rd_buff_busy_writing[14].CLK
mclk => rd_buff_busy_writing[15].CLK
mclk => tlb_buff_wr_en.CLK
mclk => read_address[0].CLK
mclk => read_address[1].CLK
mclk => read_address[2].CLK
mclk => read_address[3].CLK
mclk => read_address[4].CLK
mclk => read_address[5].CLK
mclk => read_address[6].CLK
mclk => read_address[7].CLK
mclk => read_address[8].CLK
mclk => read_address[9].CLK
mclk => read_address[10].CLK
mclk => read_address[11].CLK
mclk => read_address[12].CLK
mclk => read_address[13].CLK
mclk => read_address[14].CLK
mclk => read_address[15].CLK
mclk => wr_buff_wr_en.CLK
mclk => rd_buff_wr_en.CLK
mclk => war_ctr[0].CLK
mclk => war_ctr[1].CLK
mclk => war_ctr[2].CLK
mclk_2 => ~NO_FANOUT~
en => always4.IN1
en => rd_buff_wr_en.OUTPUTSELECT
en => wr_buff_wr_en.OUTPUTSELECT
en => tlb_buff_wr_en.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
en => read_address.OUTPUTSELECT
puc_rst => war_ctr.OUTPUTSELECT
puc_rst => war_ctr.OUTPUTSELECT
puc_rst => war_ctr.OUTPUTSELECT
puc_rst => rd_buff_wr_en.OUTPUTSELECT
puc_rst => wr_buff_wr_en.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => read_address.OUTPUTSELECT
puc_rst => wr_buff_ctr.OUTPUTSELECT
puc_rst => wr_buff_ctr.OUTPUTSELECT
puc_rst => wr_buff_ctr.OUTPUTSELECT
puc_rst => tlb_buff_ctr.OUTPUTSELECT
puc_rst => tlb_buff_ctr.OUTPUTSELECT
puc_rst => tlb_buff_ctr.OUTPUTSELECT
puc_rst => rd_buff_ctr.OUTPUTSELECT
puc_rst => rd_buff_ctr.OUTPUTSELECT
puc_rst => rd_buff_ctr.OUTPUTSELECT
puc_rst => cam_bram:cam_read_buff.rst
puc_rst => cam_bram:cam_write_buff.rst
puc_rst => cam_bram:cam_tlb.rst
puc_rst => tlb_buff_wr_en.ENA
eu_addr[0] => LessThan0.IN32
eu_addr[0] => LessThan1.IN32
eu_addr[0] => tl_addr.DATAA
eu_addr[0] => Equal0.IN15
eu_addr[0] => Equal1.IN15
eu_addr[0] => read_address.DATAB
eu_addr[0] => cam_bram:cam_read_buff.write_data[0]
eu_addr[0] => cam_bram:cam_read_buff.compare_data[0]
eu_addr[0] => cam_bram:cam_write_buff.write_data[0]
eu_addr[0] => cam_bram:cam_write_buff.compare_data[0]
eu_addr[0] => cam_bram:cam_tlb.write_data[0]
eu_addr[0] => cam_bram:cam_tlb.compare_data[0]
eu_addr[1] => LessThan0.IN31
eu_addr[1] => LessThan1.IN31
eu_addr[1] => tl_addr.DATAA
eu_addr[1] => Equal0.IN14
eu_addr[1] => Equal1.IN14
eu_addr[1] => read_address.DATAB
eu_addr[1] => cam_bram:cam_read_buff.write_data[1]
eu_addr[1] => cam_bram:cam_read_buff.compare_data[1]
eu_addr[1] => cam_bram:cam_write_buff.write_data[1]
eu_addr[1] => cam_bram:cam_write_buff.compare_data[1]
eu_addr[1] => cam_bram:cam_tlb.write_data[1]
eu_addr[1] => cam_bram:cam_tlb.compare_data[1]
eu_addr[2] => LessThan0.IN30
eu_addr[2] => LessThan1.IN30
eu_addr[2] => tl_addr.DATAA
eu_addr[2] => Equal0.IN13
eu_addr[2] => Equal1.IN13
eu_addr[2] => read_address.DATAB
eu_addr[2] => cam_bram:cam_read_buff.write_data[2]
eu_addr[2] => cam_bram:cam_read_buff.compare_data[2]
eu_addr[2] => cam_bram:cam_write_buff.write_data[2]
eu_addr[2] => cam_bram:cam_write_buff.compare_data[2]
eu_addr[2] => cam_bram:cam_tlb.write_data[2]
eu_addr[2] => cam_bram:cam_tlb.compare_data[2]
eu_addr[3] => LessThan0.IN29
eu_addr[3] => LessThan1.IN29
eu_addr[3] => tl_addr.DATAA
eu_addr[3] => Equal0.IN12
eu_addr[3] => Equal1.IN12
eu_addr[3] => read_address.DATAB
eu_addr[3] => cam_bram:cam_read_buff.write_data[3]
eu_addr[3] => cam_bram:cam_read_buff.compare_data[3]
eu_addr[3] => cam_bram:cam_write_buff.write_data[3]
eu_addr[3] => cam_bram:cam_write_buff.compare_data[3]
eu_addr[3] => cam_bram:cam_tlb.write_data[3]
eu_addr[3] => cam_bram:cam_tlb.compare_data[3]
eu_addr[4] => LessThan0.IN28
eu_addr[4] => LessThan1.IN28
eu_addr[4] => tl_addr.DATAA
eu_addr[4] => Equal0.IN11
eu_addr[4] => Equal1.IN11
eu_addr[4] => read_address.DATAB
eu_addr[4] => cam_bram:cam_read_buff.write_data[4]
eu_addr[4] => cam_bram:cam_read_buff.compare_data[4]
eu_addr[4] => cam_bram:cam_write_buff.write_data[4]
eu_addr[4] => cam_bram:cam_write_buff.compare_data[4]
eu_addr[4] => cam_bram:cam_tlb.write_data[4]
eu_addr[4] => cam_bram:cam_tlb.compare_data[4]
eu_addr[5] => LessThan0.IN27
eu_addr[5] => LessThan1.IN27
eu_addr[5] => tl_addr.DATAA
eu_addr[5] => Equal0.IN10
eu_addr[5] => Equal1.IN10
eu_addr[5] => read_address.DATAB
eu_addr[5] => cam_bram:cam_read_buff.write_data[5]
eu_addr[5] => cam_bram:cam_read_buff.compare_data[5]
eu_addr[5] => cam_bram:cam_write_buff.write_data[5]
eu_addr[5] => cam_bram:cam_write_buff.compare_data[5]
eu_addr[5] => cam_bram:cam_tlb.write_data[5]
eu_addr[5] => cam_bram:cam_tlb.compare_data[5]
eu_addr[6] => LessThan0.IN26
eu_addr[6] => LessThan1.IN26
eu_addr[6] => tl_addr.DATAA
eu_addr[6] => Equal0.IN9
eu_addr[6] => Equal1.IN9
eu_addr[6] => read_address.DATAB
eu_addr[6] => cam_bram:cam_read_buff.write_data[6]
eu_addr[6] => cam_bram:cam_read_buff.compare_data[6]
eu_addr[6] => cam_bram:cam_write_buff.write_data[6]
eu_addr[6] => cam_bram:cam_write_buff.compare_data[6]
eu_addr[6] => cam_bram:cam_tlb.write_data[6]
eu_addr[6] => cam_bram:cam_tlb.compare_data[6]
eu_addr[7] => LessThan0.IN25
eu_addr[7] => LessThan1.IN25
eu_addr[7] => tl_addr.DATAA
eu_addr[7] => Equal0.IN8
eu_addr[7] => Equal1.IN8
eu_addr[7] => read_address.DATAB
eu_addr[7] => cam_bram:cam_read_buff.write_data[7]
eu_addr[7] => cam_bram:cam_read_buff.compare_data[7]
eu_addr[7] => cam_bram:cam_write_buff.write_data[7]
eu_addr[7] => cam_bram:cam_write_buff.compare_data[7]
eu_addr[7] => cam_bram:cam_tlb.write_data[7]
eu_addr[7] => cam_bram:cam_tlb.compare_data[7]
eu_addr[8] => LessThan0.IN24
eu_addr[8] => LessThan1.IN24
eu_addr[8] => tl_addr.DATAA
eu_addr[8] => Equal0.IN7
eu_addr[8] => Equal1.IN7
eu_addr[8] => read_address.DATAB
eu_addr[8] => cam_bram:cam_read_buff.write_data[8]
eu_addr[8] => cam_bram:cam_read_buff.compare_data[8]
eu_addr[8] => cam_bram:cam_write_buff.write_data[8]
eu_addr[8] => cam_bram:cam_write_buff.compare_data[8]
eu_addr[8] => cam_bram:cam_tlb.write_data[8]
eu_addr[8] => cam_bram:cam_tlb.compare_data[8]
eu_addr[9] => LessThan0.IN23
eu_addr[9] => LessThan1.IN23
eu_addr[9] => tl_addr.DATAA
eu_addr[9] => Equal0.IN6
eu_addr[9] => Equal1.IN6
eu_addr[9] => read_address.DATAB
eu_addr[9] => cam_bram:cam_read_buff.write_data[9]
eu_addr[9] => cam_bram:cam_read_buff.compare_data[9]
eu_addr[9] => cam_bram:cam_write_buff.write_data[9]
eu_addr[9] => cam_bram:cam_write_buff.compare_data[9]
eu_addr[9] => cam_bram:cam_tlb.write_data[9]
eu_addr[9] => cam_bram:cam_tlb.compare_data[9]
eu_addr[10] => LessThan0.IN22
eu_addr[10] => LessThan1.IN22
eu_addr[10] => tl_addr.DATAA
eu_addr[10] => Equal0.IN5
eu_addr[10] => Equal1.IN5
eu_addr[10] => read_address.DATAB
eu_addr[10] => cam_bram:cam_read_buff.write_data[10]
eu_addr[10] => cam_bram:cam_read_buff.compare_data[10]
eu_addr[10] => cam_bram:cam_write_buff.write_data[10]
eu_addr[10] => cam_bram:cam_write_buff.compare_data[10]
eu_addr[10] => cam_bram:cam_tlb.write_data[10]
eu_addr[10] => cam_bram:cam_tlb.compare_data[10]
eu_addr[11] => LessThan0.IN21
eu_addr[11] => LessThan1.IN21
eu_addr[11] => tl_addr.DATAA
eu_addr[11] => Equal0.IN4
eu_addr[11] => Equal1.IN4
eu_addr[11] => read_address.DATAB
eu_addr[11] => cam_bram:cam_read_buff.write_data[11]
eu_addr[11] => cam_bram:cam_read_buff.compare_data[11]
eu_addr[11] => cam_bram:cam_write_buff.write_data[11]
eu_addr[11] => cam_bram:cam_write_buff.compare_data[11]
eu_addr[11] => cam_bram:cam_tlb.write_data[11]
eu_addr[11] => cam_bram:cam_tlb.compare_data[11]
eu_addr[12] => LessThan0.IN20
eu_addr[12] => LessThan1.IN20
eu_addr[12] => tl_addr.DATAA
eu_addr[12] => Equal0.IN3
eu_addr[12] => Equal1.IN3
eu_addr[12] => read_address.DATAB
eu_addr[12] => cam_bram:cam_read_buff.write_data[12]
eu_addr[12] => cam_bram:cam_read_buff.compare_data[12]
eu_addr[12] => cam_bram:cam_write_buff.write_data[12]
eu_addr[12] => cam_bram:cam_write_buff.compare_data[12]
eu_addr[12] => cam_bram:cam_tlb.write_data[12]
eu_addr[12] => cam_bram:cam_tlb.compare_data[12]
eu_addr[13] => LessThan0.IN19
eu_addr[13] => LessThan1.IN19
eu_addr[13] => tl_addr.DATAA
eu_addr[13] => Equal0.IN2
eu_addr[13] => Equal1.IN2
eu_addr[13] => read_address.DATAB
eu_addr[13] => cam_bram:cam_read_buff.write_data[13]
eu_addr[13] => cam_bram:cam_read_buff.compare_data[13]
eu_addr[13] => cam_bram:cam_write_buff.write_data[13]
eu_addr[13] => cam_bram:cam_write_buff.compare_data[13]
eu_addr[13] => cam_bram:cam_tlb.write_data[13]
eu_addr[13] => cam_bram:cam_tlb.compare_data[13]
eu_addr[14] => LessThan0.IN18
eu_addr[14] => LessThan1.IN18
eu_addr[14] => tl_addr.DATAA
eu_addr[14] => Equal0.IN1
eu_addr[14] => Equal1.IN1
eu_addr[14] => read_address.DATAB
eu_addr[14] => cam_bram:cam_read_buff.write_data[14]
eu_addr[14] => cam_bram:cam_read_buff.compare_data[14]
eu_addr[14] => cam_bram:cam_write_buff.write_data[14]
eu_addr[14] => cam_bram:cam_write_buff.compare_data[14]
eu_addr[14] => cam_bram:cam_tlb.write_data[14]
eu_addr[14] => cam_bram:cam_tlb.compare_data[14]
eu_addr[15] => LessThan0.IN17
eu_addr[15] => LessThan1.IN17
eu_addr[15] => tl_addr.DATAA
eu_addr[15] => Equal0.IN0
eu_addr[15] => Equal1.IN0
eu_addr[15] => read_address.DATAB
eu_addr[15] => cam_bram:cam_read_buff.write_data[15]
eu_addr[15] => cam_bram:cam_read_buff.compare_data[15]
eu_addr[15] => cam_bram:cam_write_buff.write_data[15]
eu_addr[15] => cam_bram:cam_write_buff.compare_data[15]
eu_addr[15] => cam_bram:cam_tlb.write_data[15]
eu_addr[15] => cam_bram:cam_tlb.compare_data[15]
eu_en => rd_buff_wr_en.IN0
eu_en => wr_buff_wr_en.IN1
eu_mb_wr[0] => always4.IN0
eu_mb_wr[0] => rd_buff_wr_en.IN1
eu_mb_wr[1] => always4.IN1
eu_mb_wr[1] => rd_buff_wr_en.IN1
tl_addr[0] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[1] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[2] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[3] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[4] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[5] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[6] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[7] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[8] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[9] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[10] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[11] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[12] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[13] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[14] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
tl_addr[15] <= tl_addr.DB_MAX_OUTPUT_PORT_TYPE
war <= always4.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff
clk => ram_dp:slice[0].ram_inst.b_clk
clk => ram_dp:slice[1].ram_inst.b_clk
clk => ram_dp:slice[2].ram_inst.b_clk
clk => ram_dp:slice[3].ram_inst.b_clk
clk => write_data_padded_reg[0].CLK
clk => write_data_padded_reg[1].CLK
clk => write_data_padded_reg[2].CLK
clk => write_data_padded_reg[3].CLK
clk => write_data_padded_reg[4].CLK
clk => write_data_padded_reg[5].CLK
clk => write_data_padded_reg[6].CLK
clk => write_data_padded_reg[7].CLK
clk => write_data_padded_reg[8].CLK
clk => write_data_padded_reg[9].CLK
clk => write_data_padded_reg[10].CLK
clk => write_data_padded_reg[11].CLK
clk => write_data_padded_reg[12].CLK
clk => write_data_padded_reg[13].CLK
clk => write_data_padded_reg[14].CLK
clk => write_data_padded_reg[15].CLK
clk => write_addr_reg[0].CLK
clk => write_addr_reg[1].CLK
clk => write_addr_reg[2].CLK
clk => write_busy_reg.CLK
clk => count_reg[0].CLK
clk => count_reg[1].CLK
clk => count_reg[2].CLK
clk => count_reg[3].CLK
clk => synchro.CLK
clk => write_data_padded_reg_dly[0].CLK
clk => write_data_padded_reg_dly[1].CLK
clk => write_data_padded_reg_dly[2].CLK
clk => write_data_padded_reg_dly[3].CLK
clk => write_data_padded_reg_dly[4].CLK
clk => write_data_padded_reg_dly[5].CLK
clk => write_data_padded_reg_dly[6].CLK
clk => write_data_padded_reg_dly[7].CLK
clk => write_data_padded_reg_dly[8].CLK
clk => write_data_padded_reg_dly[9].CLK
clk => write_data_padded_reg_dly[10].CLK
clk => write_data_padded_reg_dly[11].CLK
clk => write_data_padded_reg_dly[12].CLK
clk => write_data_padded_reg_dly[13].CLK
clk => write_data_padded_reg_dly[14].CLK
clk => write_data_padded_reg_dly[15].CLK
clk => state_reg~1.DATAIN
clk => ram_dp:slice[0].ram_inst.a_clk
clk => ram_dp:slice[1].ram_inst.a_clk
clk => ram_dp:slice[2].ram_inst.a_clk
clk => ram_dp:slice[3].ram_inst.a_clk
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => write_busy_reg.OUTPUTSELECT
write_addr[0] => ShiftLeft0.IN11
write_addr[0] => ShiftLeft1.IN11
write_addr[0] => erase_ram.raddr_a[0].DATAB
write_addr[1] => ShiftLeft0.IN10
write_addr[1] => ShiftLeft1.IN10
write_addr[1] => erase_ram.raddr_a[1].DATAB
write_addr[2] => ShiftLeft0.IN9
write_addr[2] => ShiftLeft1.IN9
write_addr[2] => erase_ram.raddr_a[2].DATAB
write_data[0] => write_data_padded_reg[0].DATAIN
write_data[1] => write_data_padded_reg[1].DATAIN
write_data[2] => write_data_padded_reg[2].DATAIN
write_data[3] => write_data_padded_reg[3].DATAIN
write_data[4] => write_data_padded_reg[4].DATAIN
write_data[5] => write_data_padded_reg[5].DATAIN
write_data[6] => write_data_padded_reg[6].DATAIN
write_data[7] => write_data_padded_reg[7].DATAIN
write_data[8] => write_data_padded_reg[8].DATAIN
write_data[9] => write_data_padded_reg[9].DATAIN
write_data[10] => write_data_padded_reg[10].DATAIN
write_data[11] => write_data_padded_reg[11].DATAIN
write_data[12] => write_data_padded_reg[12].DATAIN
write_data[13] => write_data_padded_reg[13].DATAIN
write_data[14] => write_data_padded_reg[14].DATAIN
write_data[15] => write_data_padded_reg[15].DATAIN
write_delete => always7.IN0
write_delete => always7.IN0
write_enable => always7.IN1
write_enable => always7.IN1
write_busy <= write_busy_reg.DB_MAX_OUTPUT_PORT_TYPE
compare_data[0] => ram_dp:slice[0].ram_inst.a_addr[0]
compare_data[1] => ram_dp:slice[0].ram_inst.a_addr[1]
compare_data[2] => ram_dp:slice[0].ram_inst.a_addr[2]
compare_data[3] => ram_dp:slice[0].ram_inst.a_addr[3]
compare_data[4] => ram_dp:slice[1].ram_inst.a_addr[0]
compare_data[5] => ram_dp:slice[1].ram_inst.a_addr[1]
compare_data[6] => ram_dp:slice[1].ram_inst.a_addr[2]
compare_data[7] => ram_dp:slice[1].ram_inst.a_addr[3]
compare_data[8] => ram_dp:slice[2].ram_inst.a_addr[0]
compare_data[9] => ram_dp:slice[2].ram_inst.a_addr[1]
compare_data[10] => ram_dp:slice[2].ram_inst.a_addr[2]
compare_data[11] => ram_dp:slice[2].ram_inst.a_addr[3]
compare_data[12] => ram_dp:slice[3].ram_inst.a_addr[0]
compare_data[13] => ram_dp:slice[3].ram_inst.a_addr[1]
compare_data[14] => ram_dp:slice[3].ram_inst.a_addr[2]
compare_data[15] => ram_dp:slice[3].ram_inst.a_addr[3]
match_addr[0] <= priority_encoder:priority_encoder_inst.output_encoded
match_addr[1] <= priority_encoder:priority_encoder_inst.output_encoded
match_addr[2] <= priority_encoder:priority_encoder_inst.output_encoded
match <= priority_encoder:priority_encoder_inst.output_valid


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|priority_encoder:priority_encoder_inst
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
input_unencoded[4] => input_unencoded[4].IN1
input_unencoded[5] => input_unencoded[5].IN1
input_unencoded[6] => input_unencoded[6].IN1
input_unencoded[7] => input_unencoded[7].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[2] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1|priority_encoder:priority_encoder_inst1
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1|priority_encoder:priority_encoder_inst2
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2|priority_encoder:priority_encoder_inst1
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2|priority_encoder:priority_encoder_inst2
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[0].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[1].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[2].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_read_buff|ram_dp:slice[3].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff
clk => ram_dp:slice[0].ram_inst.b_clk
clk => ram_dp:slice[1].ram_inst.b_clk
clk => ram_dp:slice[2].ram_inst.b_clk
clk => ram_dp:slice[3].ram_inst.b_clk
clk => write_data_padded_reg[0].CLK
clk => write_data_padded_reg[1].CLK
clk => write_data_padded_reg[2].CLK
clk => write_data_padded_reg[3].CLK
clk => write_data_padded_reg[4].CLK
clk => write_data_padded_reg[5].CLK
clk => write_data_padded_reg[6].CLK
clk => write_data_padded_reg[7].CLK
clk => write_data_padded_reg[8].CLK
clk => write_data_padded_reg[9].CLK
clk => write_data_padded_reg[10].CLK
clk => write_data_padded_reg[11].CLK
clk => write_data_padded_reg[12].CLK
clk => write_data_padded_reg[13].CLK
clk => write_data_padded_reg[14].CLK
clk => write_data_padded_reg[15].CLK
clk => write_addr_reg[0].CLK
clk => write_addr_reg[1].CLK
clk => write_addr_reg[2].CLK
clk => write_busy_reg.CLK
clk => count_reg[0].CLK
clk => count_reg[1].CLK
clk => count_reg[2].CLK
clk => count_reg[3].CLK
clk => synchro.CLK
clk => write_data_padded_reg_dly[0].CLK
clk => write_data_padded_reg_dly[1].CLK
clk => write_data_padded_reg_dly[2].CLK
clk => write_data_padded_reg_dly[3].CLK
clk => write_data_padded_reg_dly[4].CLK
clk => write_data_padded_reg_dly[5].CLK
clk => write_data_padded_reg_dly[6].CLK
clk => write_data_padded_reg_dly[7].CLK
clk => write_data_padded_reg_dly[8].CLK
clk => write_data_padded_reg_dly[9].CLK
clk => write_data_padded_reg_dly[10].CLK
clk => write_data_padded_reg_dly[11].CLK
clk => write_data_padded_reg_dly[12].CLK
clk => write_data_padded_reg_dly[13].CLK
clk => write_data_padded_reg_dly[14].CLK
clk => write_data_padded_reg_dly[15].CLK
clk => state_reg~1.DATAIN
clk => ram_dp:slice[0].ram_inst.a_clk
clk => ram_dp:slice[1].ram_inst.a_clk
clk => ram_dp:slice[2].ram_inst.a_clk
clk => ram_dp:slice[3].ram_inst.a_clk
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => write_busy_reg.OUTPUTSELECT
write_addr[0] => ShiftLeft0.IN11
write_addr[0] => ShiftLeft1.IN11
write_addr[0] => erase_ram.raddr_a[0].DATAB
write_addr[1] => ShiftLeft0.IN10
write_addr[1] => ShiftLeft1.IN10
write_addr[1] => erase_ram.raddr_a[1].DATAB
write_addr[2] => ShiftLeft0.IN9
write_addr[2] => ShiftLeft1.IN9
write_addr[2] => erase_ram.raddr_a[2].DATAB
write_data[0] => write_data_padded_reg[0].DATAIN
write_data[1] => write_data_padded_reg[1].DATAIN
write_data[2] => write_data_padded_reg[2].DATAIN
write_data[3] => write_data_padded_reg[3].DATAIN
write_data[4] => write_data_padded_reg[4].DATAIN
write_data[5] => write_data_padded_reg[5].DATAIN
write_data[6] => write_data_padded_reg[6].DATAIN
write_data[7] => write_data_padded_reg[7].DATAIN
write_data[8] => write_data_padded_reg[8].DATAIN
write_data[9] => write_data_padded_reg[9].DATAIN
write_data[10] => write_data_padded_reg[10].DATAIN
write_data[11] => write_data_padded_reg[11].DATAIN
write_data[12] => write_data_padded_reg[12].DATAIN
write_data[13] => write_data_padded_reg[13].DATAIN
write_data[14] => write_data_padded_reg[14].DATAIN
write_data[15] => write_data_padded_reg[15].DATAIN
write_delete => always7.IN0
write_delete => always7.IN0
write_enable => always7.IN1
write_enable => always7.IN1
write_busy <= write_busy_reg.DB_MAX_OUTPUT_PORT_TYPE
compare_data[0] => ram_dp:slice[0].ram_inst.a_addr[0]
compare_data[1] => ram_dp:slice[0].ram_inst.a_addr[1]
compare_data[2] => ram_dp:slice[0].ram_inst.a_addr[2]
compare_data[3] => ram_dp:slice[0].ram_inst.a_addr[3]
compare_data[4] => ram_dp:slice[1].ram_inst.a_addr[0]
compare_data[5] => ram_dp:slice[1].ram_inst.a_addr[1]
compare_data[6] => ram_dp:slice[1].ram_inst.a_addr[2]
compare_data[7] => ram_dp:slice[1].ram_inst.a_addr[3]
compare_data[8] => ram_dp:slice[2].ram_inst.a_addr[0]
compare_data[9] => ram_dp:slice[2].ram_inst.a_addr[1]
compare_data[10] => ram_dp:slice[2].ram_inst.a_addr[2]
compare_data[11] => ram_dp:slice[2].ram_inst.a_addr[3]
compare_data[12] => ram_dp:slice[3].ram_inst.a_addr[0]
compare_data[13] => ram_dp:slice[3].ram_inst.a_addr[1]
compare_data[14] => ram_dp:slice[3].ram_inst.a_addr[2]
compare_data[15] => ram_dp:slice[3].ram_inst.a_addr[3]
match_addr[0] <= priority_encoder:priority_encoder_inst.output_encoded
match_addr[1] <= priority_encoder:priority_encoder_inst.output_encoded
match_addr[2] <= priority_encoder:priority_encoder_inst.output_encoded
match <= priority_encoder:priority_encoder_inst.output_valid


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|priority_encoder:priority_encoder_inst
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
input_unencoded[4] => input_unencoded[4].IN1
input_unencoded[5] => input_unencoded[5].IN1
input_unencoded[6] => input_unencoded[6].IN1
input_unencoded[7] => input_unencoded[7].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[2] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1|priority_encoder:priority_encoder_inst1
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1|priority_encoder:priority_encoder_inst2
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2|priority_encoder:priority_encoder_inst1
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2|priority_encoder:priority_encoder_inst2
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[0].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[1].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[2].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_write_buff|ram_dp:slice[3].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb
clk => ram_dp:slice[0].ram_inst.b_clk
clk => ram_dp:slice[1].ram_inst.b_clk
clk => ram_dp:slice[2].ram_inst.b_clk
clk => ram_dp:slice[3].ram_inst.b_clk
clk => write_data_padded_reg[0].CLK
clk => write_data_padded_reg[1].CLK
clk => write_data_padded_reg[2].CLK
clk => write_data_padded_reg[3].CLK
clk => write_data_padded_reg[4].CLK
clk => write_data_padded_reg[5].CLK
clk => write_data_padded_reg[6].CLK
clk => write_data_padded_reg[7].CLK
clk => write_data_padded_reg[8].CLK
clk => write_data_padded_reg[9].CLK
clk => write_data_padded_reg[10].CLK
clk => write_data_padded_reg[11].CLK
clk => write_data_padded_reg[12].CLK
clk => write_data_padded_reg[13].CLK
clk => write_data_padded_reg[14].CLK
clk => write_data_padded_reg[15].CLK
clk => write_addr_reg[0].CLK
clk => write_addr_reg[1].CLK
clk => write_addr_reg[2].CLK
clk => write_busy_reg.CLK
clk => count_reg[0].CLK
clk => count_reg[1].CLK
clk => count_reg[2].CLK
clk => count_reg[3].CLK
clk => synchro.CLK
clk => write_data_padded_reg_dly[0].CLK
clk => write_data_padded_reg_dly[1].CLK
clk => write_data_padded_reg_dly[2].CLK
clk => write_data_padded_reg_dly[3].CLK
clk => write_data_padded_reg_dly[4].CLK
clk => write_data_padded_reg_dly[5].CLK
clk => write_data_padded_reg_dly[6].CLK
clk => write_data_padded_reg_dly[7].CLK
clk => write_data_padded_reg_dly[8].CLK
clk => write_data_padded_reg_dly[9].CLK
clk => write_data_padded_reg_dly[10].CLK
clk => write_data_padded_reg_dly[11].CLK
clk => write_data_padded_reg_dly[12].CLK
clk => write_data_padded_reg_dly[13].CLK
clk => write_data_padded_reg_dly[14].CLK
clk => write_data_padded_reg_dly[15].CLK
clk => state_reg~1.DATAIN
clk => ram_dp:slice[0].ram_inst.a_clk
clk => ram_dp:slice[1].ram_inst.a_clk
clk => ram_dp:slice[2].ram_inst.a_clk
clk => ram_dp:slice[3].ram_inst.a_clk
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => count_reg.OUTPUTSELECT
rst => write_busy_reg.OUTPUTSELECT
write_addr[0] => ShiftLeft0.IN11
write_addr[0] => ShiftLeft1.IN11
write_addr[0] => erase_ram.raddr_a[0].DATAB
write_addr[1] => ShiftLeft0.IN10
write_addr[1] => ShiftLeft1.IN10
write_addr[1] => erase_ram.raddr_a[1].DATAB
write_addr[2] => ShiftLeft0.IN9
write_addr[2] => ShiftLeft1.IN9
write_addr[2] => erase_ram.raddr_a[2].DATAB
write_data[0] => write_data_padded_reg[0].DATAIN
write_data[1] => write_data_padded_reg[1].DATAIN
write_data[2] => write_data_padded_reg[2].DATAIN
write_data[3] => write_data_padded_reg[3].DATAIN
write_data[4] => write_data_padded_reg[4].DATAIN
write_data[5] => write_data_padded_reg[5].DATAIN
write_data[6] => write_data_padded_reg[6].DATAIN
write_data[7] => write_data_padded_reg[7].DATAIN
write_data[8] => write_data_padded_reg[8].DATAIN
write_data[9] => write_data_padded_reg[9].DATAIN
write_data[10] => write_data_padded_reg[10].DATAIN
write_data[11] => write_data_padded_reg[11].DATAIN
write_data[12] => write_data_padded_reg[12].DATAIN
write_data[13] => write_data_padded_reg[13].DATAIN
write_data[14] => write_data_padded_reg[14].DATAIN
write_data[15] => write_data_padded_reg[15].DATAIN
write_delete => always7.IN0
write_delete => always7.IN0
write_enable => always7.IN1
write_enable => always7.IN1
write_busy <= write_busy_reg.DB_MAX_OUTPUT_PORT_TYPE
compare_data[0] => ram_dp:slice[0].ram_inst.a_addr[0]
compare_data[1] => ram_dp:slice[0].ram_inst.a_addr[1]
compare_data[2] => ram_dp:slice[0].ram_inst.a_addr[2]
compare_data[3] => ram_dp:slice[0].ram_inst.a_addr[3]
compare_data[4] => ram_dp:slice[1].ram_inst.a_addr[0]
compare_data[5] => ram_dp:slice[1].ram_inst.a_addr[1]
compare_data[6] => ram_dp:slice[1].ram_inst.a_addr[2]
compare_data[7] => ram_dp:slice[1].ram_inst.a_addr[3]
compare_data[8] => ram_dp:slice[2].ram_inst.a_addr[0]
compare_data[9] => ram_dp:slice[2].ram_inst.a_addr[1]
compare_data[10] => ram_dp:slice[2].ram_inst.a_addr[2]
compare_data[11] => ram_dp:slice[2].ram_inst.a_addr[3]
compare_data[12] => ram_dp:slice[3].ram_inst.a_addr[0]
compare_data[13] => ram_dp:slice[3].ram_inst.a_addr[1]
compare_data[14] => ram_dp:slice[3].ram_inst.a_addr[2]
compare_data[15] => ram_dp:slice[3].ram_inst.a_addr[3]
match_addr[0] <= priority_encoder:priority_encoder_inst.output_encoded
match_addr[1] <= priority_encoder:priority_encoder_inst.output_encoded
match_addr[2] <= priority_encoder:priority_encoder_inst.output_encoded
match <= priority_encoder:priority_encoder_inst.output_valid


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|priority_encoder:priority_encoder_inst
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
input_unencoded[4] => input_unencoded[4].IN1
input_unencoded[5] => input_unencoded[5].IN1
input_unencoded[6] => input_unencoded[6].IN1
input_unencoded[7] => input_unencoded[7].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[2] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1|priority_encoder:priority_encoder_inst1
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst1|priority_encoder:priority_encoder_inst2
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2
input_unencoded[0] => input_unencoded[0].IN1
input_unencoded[1] => input_unencoded[1].IN1
input_unencoded[2] => input_unencoded[2].IN1
input_unencoded[3] => input_unencoded[3].IN1
output_valid <= output_valid.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= output_encoded.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[1] <= priority_encoder:priority_encoder_inst1.output_valid
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2|priority_encoder:priority_encoder_inst1
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|priority_encoder:priority_encoder_inst|priority_encoder:priority_encoder_inst2|priority_encoder:priority_encoder_inst2
input_unencoded[0] => WideOr0.IN0
input_unencoded[0] => ShiftLeft0.IN33
input_unencoded[0] => output_encoded[0].DATAIN
input_unencoded[1] => WideOr0.IN1
output_valid <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
output_encoded[0] <= input_unencoded[0].DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
output_unencoded[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[0].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[1].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[2].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|cam_bram:cam_tlb|ram_dp:slice[3].ram_inst
a_clk => mem.we_a.CLK
a_clk => mem.waddr_a[3].CLK
a_clk => mem.waddr_a[2].CLK
a_clk => mem.waddr_a[1].CLK
a_clk => mem.waddr_a[0].CLK
a_clk => mem.data_a[7].CLK
a_clk => mem.data_a[6].CLK
a_clk => mem.data_a[5].CLK
a_clk => mem.data_a[4].CLK
a_clk => mem.data_a[3].CLK
a_clk => mem.data_a[2].CLK
a_clk => mem.data_a[1].CLK
a_clk => mem.data_a[0].CLK
a_clk => a_dout_reg[0].CLK
a_clk => a_dout_reg[1].CLK
a_clk => a_dout_reg[2].CLK
a_clk => a_dout_reg[3].CLK
a_clk => a_dout_reg[4].CLK
a_clk => a_dout_reg[5].CLK
a_clk => a_dout_reg[6].CLK
a_clk => a_dout_reg[7].CLK
a_clk => mem.CLK0
a_we => mem.we_a.DATAIN
a_we => mem.WE
a_addr[0] => mem.waddr_a[0].DATAIN
a_addr[0] => mem.WADDR
a_addr[0] => mem.RADDR
a_addr[1] => mem.waddr_a[1].DATAIN
a_addr[1] => mem.WADDR1
a_addr[1] => mem.RADDR1
a_addr[2] => mem.waddr_a[2].DATAIN
a_addr[2] => mem.WADDR2
a_addr[2] => mem.RADDR2
a_addr[3] => mem.waddr_a[3].DATAIN
a_addr[3] => mem.WADDR3
a_addr[3] => mem.RADDR3
a_din[0] => mem.data_a[0].DATAIN
a_din[0] => mem.DATAIN
a_din[1] => mem.data_a[1].DATAIN
a_din[1] => mem.DATAIN1
a_din[2] => mem.data_a[2].DATAIN
a_din[2] => mem.DATAIN2
a_din[3] => mem.data_a[3].DATAIN
a_din[3] => mem.DATAIN3
a_din[4] => mem.data_a[4].DATAIN
a_din[4] => mem.DATAIN4
a_din[5] => mem.data_a[5].DATAIN
a_din[5] => mem.DATAIN5
a_din[6] => mem.data_a[6].DATAIN
a_din[6] => mem.DATAIN6
a_din[7] => mem.data_a[7].DATAIN
a_din[7] => mem.DATAIN7
a_dout[0] <= a_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
a_dout[1] <= a_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
a_dout[2] <= a_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
a_dout[3] <= a_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
a_dout[4] <= a_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
a_dout[5] <= a_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
a_dout[6] <= a_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
a_dout[7] <= a_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE
b_clk => mem.we_b.CLK
b_clk => mem.waddr_b[3].CLK
b_clk => mem.waddr_b[2].CLK
b_clk => mem.waddr_b[1].CLK
b_clk => mem.waddr_b[0].CLK
b_clk => mem.data_b[7].CLK
b_clk => mem.data_b[6].CLK
b_clk => mem.data_b[5].CLK
b_clk => mem.data_b[4].CLK
b_clk => mem.data_b[3].CLK
b_clk => mem.data_b[2].CLK
b_clk => mem.data_b[1].CLK
b_clk => mem.data_b[0].CLK
b_clk => b_dout_reg[0].CLK
b_clk => b_dout_reg[1].CLK
b_clk => b_dout_reg[2].CLK
b_clk => b_dout_reg[3].CLK
b_clk => b_dout_reg[4].CLK
b_clk => b_dout_reg[5].CLK
b_clk => b_dout_reg[6].CLK
b_clk => b_dout_reg[7].CLK
b_clk => mem.PORTBCLK0
b_we => mem.we_b.DATAIN
b_we => mem.PORTBWE
b_addr[0] => mem.waddr_b[0].DATAIN
b_addr[0] => mem.PORTBWADDR
b_addr[0] => mem.PORTBRADDR
b_addr[1] => mem.waddr_b[1].DATAIN
b_addr[1] => mem.PORTBWADDR1
b_addr[1] => mem.PORTBRADDR1
b_addr[2] => mem.waddr_b[2].DATAIN
b_addr[2] => mem.PORTBWADDR2
b_addr[2] => mem.PORTBRADDR2
b_addr[3] => mem.waddr_b[3].DATAIN
b_addr[3] => mem.PORTBWADDR3
b_addr[3] => mem.PORTBRADDR3
b_din[0] => mem.data_b[0].DATAIN
b_din[0] => mem.PORTBDATAIN
b_din[1] => mem.data_b[1].DATAIN
b_din[1] => mem.PORTBDATAIN1
b_din[2] => mem.data_b[2].DATAIN
b_din[2] => mem.PORTBDATAIN2
b_din[3] => mem.data_b[3].DATAIN
b_din[3] => mem.PORTBDATAIN3
b_din[4] => mem.data_b[4].DATAIN
b_din[4] => mem.PORTBDATAIN4
b_din[5] => mem.data_b[5].DATAIN
b_din[5] => mem.PORTBDATAIN5
b_din[6] => mem.data_b[6].DATAIN
b_din[6] => mem.PORTBDATAIN6
b_din[7] => mem.data_b[7].DATAIN
b_din[7] => mem.PORTBDATAIN7
b_dout[0] <= b_dout_reg[0].DB_MAX_OUTPUT_PORT_TYPE
b_dout[1] <= b_dout_reg[1].DB_MAX_OUTPUT_PORT_TYPE
b_dout[2] <= b_dout_reg[2].DB_MAX_OUTPUT_PORT_TYPE
b_dout[3] <= b_dout_reg[3].DB_MAX_OUTPUT_PORT_TYPE
b_dout[4] <= b_dout_reg[4].DB_MAX_OUTPUT_PORT_TYPE
b_dout[5] <= b_dout_reg[5].DB_MAX_OUTPUT_PORT_TYPE
b_dout[6] <= b_dout_reg[6].DB_MAX_OUTPUT_PORT_TYPE
b_dout[7] <= b_dout_reg[7].DB_MAX_OUTPUT_PORT_TYPE


