  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/alwaysff_unpacked_svi_noevent.sv,23): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 1 input port was not connected:
xmelab: (./testcases/alwaysff_unpacked_svi_noevent.sv,22): i_a

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  always_ff
          |
xmelab: *E,SVFFMT (./testcases/alwaysff_unpacked_svi_noevent.sv,12|10): The always_ff process requires one and only one event control.
FAILURE
