$date
	Sat Oct 22 21:31:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#328063
b110 !
1"
#328066
b110 &
b110 %
1$
#328067
0"
#328070
b11 &
b11 %
#328074
b1010 &
b1010 %
#328078
b101 &
b101 %
#328082
b10000 &
b10000 %
#328086
b1000 &
b1000 %
#328090
b100 &
b100 %
#328094
b10 &
b10 %
#328098
b1 &
b1 %
1#
#328102
b0 &
0#
b0 %
0$
#1283301
b1111 !
1"
#1283302
b1111 &
b1111 %
1$
#1283303
0"
#1283306
b101110 &
b101110 %
#1283310
b10111 &
b10111 %
#1283314
b1000110 &
b1000110 %
#1283318
b100011 &
b100011 %
#1283322
b1101010 &
b1101010 %
#1283326
b110101 &
b110101 %
#1283330
b10100000 &
b10100000 %
#1283334
b1010000 &
b1010000 %
#1283338
b101000 &
b101000 %
#1283342
b10100 &
b10100 %
#1283346
b1010 &
b1010 %
#1283350
b101 &
b101 %
#1283354
b10000 &
b10000 %
#1283358
b1000 &
b1000 %
#1283362
b100 &
b100 %
#1283366
b10 &
b10 %
#1283370
b1 &
b1 %
1#
#1283374
b0 &
0#
b0 %
0$
#2309414
b10000 &
b10000 %
1$
b10000 !
1"
#2309415
0"
#2309418
b1000 &
b1000 %
#2309422
b100 &
b100 %
#2309426
b10 &
b10 %
#2309430
b1 &
1#
b1 %
#2309434
b0 &
b0 %
0#
0$
#4500012
